
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-stylus 
Date:		Fri Aug 15 13:57:34 2025
Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[13:57:34.445369] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_4009869_coe-ece-taco_lunayang_qHsK7P.

Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> source _1_init.tcl 
#@ Begin verbose source (pre): source _1_init.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@@file 2: set_db init_power_nets VDD
@@file 3: set_db init_ground_nets VSS
@@file 4: read_mmmc top.mmmc
#@ Begin verbose source top.mmmc (pre)
@file 1: # Version:1.0 MMMC View Definition File
@file 2: # Do Not Remove Above Line
@file 3:
@file 4: # Library sets
@@file 5: create_library_set -name nangate_libset_fast \
   -timing \
    [list ../../lib/NangateOpenCellLibrary_fast_ccs.lib]
@file 8:
@@file 9: create_library_set -name nangate_libset_typical \
   -timing \
    [list ../../lib/NangateOpenCellLibrary_typical_ccs.lib]
@file 12:
@@file 13: create_library_set -name nangate_libset_worst \
   -timing \
    [list ../../lib/NangateOpenCellLibrary_worst_low_ccs.lib]
@file 16:
@file 17: # Timing conditions
@@file 18: create_timing_condition -name nangate_tc_fast \
   -library_sets [list nangate_libset_fast]
@file 20:
@@file 21: create_timing_condition -name nangate_tc_typical \
   -library_sets [list nangate_libset_typical]
@file 23:
@@file 24: create_timing_condition -name nangate_tc_worst \
   -library_sets [list nangate_libset_worst]
@file 26:
@file 27: # RC corner
@@file 28: create_rc_corner -name nangate_rc_typical \
   -pre_route_res 1 \
   -post_route_res 1 \
   -pre_route_cap 1 \
   -post_route_cap 1 \
   -post_route_cross_cap 1 \
   -pre_route_clock_res 0 \
   -pre_route_clock_cap 0
@file 36:
@file 37: # Delay corners
@@file 38: create_delay_corner -name nangate_delay_corner_fast \
   -timing_condition nangate_tc_fast \
   -rc_corner nangate_rc_typical
@file 41:
@@file 42: create_delay_corner -name nangate_delay_corner_typical \
   -timing_condition nangate_tc_typical \
   -rc_corner nangate_rc_typical
@file 45:
@@file 46: create_delay_corner -name nangate_delay_corner_worst \
   -timing_condition nangate_tc_worst \
   -rc_corner nangate_rc_typical
@file 49:
@file 50: # Constraint mode
@@file 51: create_constraint_mode -name nangate_constraint_mode \
   -sdc_files [list top.sdc]
@file 53:
@file 54: # Analysis views
@@file 55: create_analysis_view -name nangate_view_setup \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_worst
@file 58:
@@file 59: create_analysis_view -name nangate_view_hold \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_fast
@file 62:
@file 63: # Set analysis views
@@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
@file 65:
#@ End verbose source top.mmmc
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
@@file 5: read_physical -lef ../../lef/NangateOpenCellLibrary.lef

Loading LEF file ../../lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 6: read_netlist top.vg
#% Begin Load netlist data ... (date=08/15 13:57:56, mem=1035.6M)
*** Begin netlist parsing (mem=1119.3M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'top.vg'

*** Memory Usage v#1 (Current mem = 1119.305M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1119.3M) ***
#% End Load netlist data ... (date=08/15 13:57:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.7M, current mem=1045.7M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1141 stdCell insts.

*** Memory Usage v#1 (Current mem = 1175.719M, initial mem = 495.000M) ***
@@file 7: init_design
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'top.sdc' ...
Current (total cpu=0:00:15.6, real=0:00:23.0, peak res=1353.8M, current mem=1353.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 44).

INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.4M, current mem=1374.4M)
Current (total cpu=0:00:15.7, real=0:00:23.0, peak res=1374.4M, current mem=1374.4M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
@@file 8: set_io_flow_flag 0
@@file 9: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting core size to PlacementGrid : width :59.09 height : 58.8
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
@@file 10: set_db finish_floorplan_active_objs {core macro}
@@file 11: set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing}
@@file 12: set_db finish_floorplan_add_blockage_direction xy
@@file 13: set_db finish_floorplan_override false
@@file 14: finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1495.5M, mem_delta = 0.0M) ***
@@file 15: check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
Checking multi-layer pins......
Checking alignment of partition and clones......
Calling CheckPlace .....
Estimated cell power/ground rail width = 0.175 um
Begin checking placement ... (start mem=1495.5M, init mem=1623.7M)
*info: Placed = 0             
*info: Unplaced = 1141        
Placement Density:69.88%(2428/3474)
Placement Density (including fixed std cells):69.88%(2428/3474)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1623.7M)
Calling VerifyPowerDomain .....

Reporting Utilizations.....

Core utilization  = 69.882101
Effective Utilizations
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 9128 sites (2428 um^2) / alloc_area 13062 sites (3474 um^2).
Pin Density = 0.3581.
            = total # of pins 4678 / total area 13062.
Check bus guide ......

Checking Partition Overlapping relations .....
*** Message Summary: 0 warning(s), 0 error(s)

@@file 16: check_timing_library_consistency
Checking the Library binding for instance in active view 'nangate_view_setup'
Pass. All instances have library definition in view 'nangate_view_setup'
Checking the Library binding for instance in active view 'nangate_view_hold'
Pass. All instances have library definition in view 'nangate_view_hold'
@@file 17: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 18: save_global top.globals
**ERROR: (IMPSE-110):	File '_1_init.tcl' line 18: invalid command name "save_global".
#@ End verbose source _1_init.tcl
invalid command name "save_global"
invalid command name "save_global"
@innovus 2> nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical
source _2_power.tcl 

#@ Begin verbose source (pre): source _2_power.tcl 
@@file 1: delete_global_net_connections
@@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
@@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@@file 6: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 6: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 6: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 6: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 6: set_db add_rings_skip_shared_inner_ring none ;
@@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
@@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
@@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 6: set_db add_rings_orthogonal_only true ;
@@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
@@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=08/15 13:59:35, mem=1450.6M)


viaInitial starts at Fri Aug 15 13:59:35 2025
viaInitial ends at Fri Aug 15 13:59:35 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1661.7M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=08/15 13:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.9M, current mem=1453.9M)
@@file 8: set_db add_stripes_ignore_drc 1
add_stripes will ignore design rule checking when generating stripes.
@@file 9: set_db generate_special_via_ignore_drc 1
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
@file 10: # change -number_of_sets, start_offset, -stop_offset
@@file 11: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 11.25 -stop_offset 11.25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=08/15 13:59:35, mem=1453.9M)

Initialize fgc environment(mem: 1661.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1661.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1661.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1661.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1661.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       12       |        0       |
| metal10|        6       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=08/15 13:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.8M, current mem=1454.8M)
@file 12:
#@ End verbose source: _2_power.tcl
@innovus 4> gui_select -point {0.03900 0.01750}
@innovus 5> source _3_Sroute.tcl 
#@ Begin verbose source (pre): source _3_Sroute.tcl 
@@file 1: set_db route_special_via_connect_to_shape { stripe }
@@file 2: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
#% Begin route_special (date=08/15 13:59:53, mem=1632.6M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug 15 13:59:53 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/SIMAX/layout/layout_4
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3824.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 70 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 86
  Number of Followpin connections: 43
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3834.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 129 wires.
ViaGen created 1935 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       129      |       NA       |
|  via1  |       215      |        0       |
|  via2  |       215      |        0       |
|  via3  |       215      |        0       |
|  via4  |       215      |        0       |
|  via5  |       215      |        0       |
|  via6  |       215      |        0       |
|  via7  |       215      |        0       |
|  via8  |       215      |        0       |
|  via9  |       215      |        0       |
+--------+----------------+----------------+
#% End route_special (date=08/15 13:59:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1647.6M, current mem=1640.3M)
@file 3:
#@ End verbose source: _3_Sroute.tcl
@innovus 6> read_db top_import/

#% Begin load design ... (date=08/15 14:00:14, mem=1642.5M)


ERROR: **ERROR: (IMPIMEX-7031):	read_db more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the root attribute read_db_stop_at_design_in_memory to false and try again.


**ERROR: (IMPIMEX-7031):	read_db more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the root attribute read_db_stop_at_design_in_memory to false and try again.

    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

'**ERROR: (IMPIMEX-7031):	read_db more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the root attribute read_db_stop_at_design_in_memory to false and try again.
'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
*** Message Summary: 0 warning(s), 1 error(s)

'**ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the root attribute read_db_stop_at_design_in_memory to false and try again.
'.
'**ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the root attribute read_db_stop_at_design_in_memory to false and try again.
'.
@innovus 7> set_db read_db_stop_at_design_in_memory false
1 false
@innovus 8> read_db top_import/
% Begin load design ... (date=08/15 14:01:25, mem=1642.5M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2015.246M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 13:58:58 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 14:01:28, mem=1350.0M)
*** Begin netlist parsing (mem=2044.2M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.v.bin'

*** Memory Usage v#1 (Current mem = 2050.250M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2050.2M) ***
% End Load netlist data ... (date=08/15 14:01:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.9M, current mem=1356.9M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1141 stdCell insts.

*** Memory Usage v#1 (Current mem = 2082.164M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.gz (mem = 2339.9M).
% Begin Load floorplan data ... (date=08/15 14:01:29, mem=1625.7M)
*info: reset 1387 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1625.7M, current mem=1625.7M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 14:01:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1626.5M, current mem=1626.5M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 14:01:29, mem=1626.5M)
% End Load SymbolTable ... (date=08/15 14:01:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1626.9M, current mem=1626.9M)
Loading place ...
% Begin Load placement data ... (date=08/15 14:01:29, mem=1626.9M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2342.9M) ***
Total net length = 1.385e+00 (6.925e-01 6.925e-01) (ext = 6.200e-02)
% End Load placement data ... (date=08/15 14:01:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1627.0M, current mem=1627.0M)
% Begin Load routing data ... (date=08/15 14:01:29, mem=1627.0M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025 Format: 20.1) ...
*** Total 1387 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2343.9M) ***
% End Load routing data ... (date=08/15 14:01:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1631.0M, current mem=1631.0M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2346.9M) ***
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=08/15 14:01:30, mem=1634.0M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top_power_constraints.tcl
% End Load power constraints ... (date=08/15 14:01:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1634.0M, current mem=1634.0M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 14:01:30, mem=1650.1M)
% End load AAE data ... (date=08/15 14:01:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.1M, current mem=1650.1M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% End load design ... (date=08/15 14:01:30, total cpu=0:00:03.5, real=0:00:05.0, peak res=1680.6M, current mem=1650.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
*** Message Summary: 22 warning(s), 0 error(s)

0
@innovus 9> source _2_power.tcl 

#@ Begin verbose source (pre): source _2_power.tcl 
@@file 1: delete_global_net_connections
@@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
@@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@@file 6: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 6: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 6: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 6: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 6: set_db add_rings_skip_shared_inner_ring none ;
@@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
@@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
@@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 6: set_db add_rings_orthogonal_only true ;
@@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
@@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
% Begin add_rings (date=08/15 14:01:43, mem=1650.6M)


viaInitial starts at Fri Aug 15 14:01:43 2025
viaInitial ends at Fri Aug 15 14:01:43 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2361.2M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
% End add_rings (date=08/15 14:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.7M, current mem=1650.7M)
@@file 8: set_db add_stripes_ignore_drc 1
add_stripes will ignore design rule checking when generating stripes.
@@file 9: set_db generate_special_via_ignore_drc 1
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
@file 10: # change -number_of_sets, start_offset, -stop_offset
@@file 11: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 11.25 -stop_offset 11.25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
% Begin add_stripes (date=08/15 14:01:43, mem=1650.7M)

Initialize fgc environment(mem: 2361.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2361.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2361.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2361.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2361.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       12       |        0       |
| metal10|        6       |       NA       |
+--------+----------------+----------------+
% End add_stripes (date=08/15 14:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.7M, current mem=1650.7M)
@file 12:
#@ End verbose source: _2_power.tcl
@innovus 10> write_db top_power_planed
nangate_tc_fast nangate_tc_worst nangate_tc_typical
% Begin save design ... (date=08/15 14:02:08, mem=1650.6M)
% Begin Save ccopt configuration ... (date=08/15 14:02:08, mem=1650.6M)
% End Save ccopt configuration ... (date=08/15 14:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.6M, current mem=1650.6M)
% Begin Save netlist data ... (date=08/15 14:02:08, mem=1650.6M)
Writing Binary DB to top_power_planed/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/15 14:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.0M, current mem=1651.0M)
Saving symbol-table file ...
Saving congestion map file top_power_planed/top.route.congmap.gz ...
% Begin Save AAE data ... (date=08/15 14:02:08, mem=1651.3M)
Saving AAE Data ...
% End Save AAE data ... (date=08/15 14:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.3M, current mem=1651.3M)
Saving preference file top_power_planed/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=08/15 14:02:09, mem=1655.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/15 14:02:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1655.8M, current mem=1655.8M)
Saving PG file top_power_planed/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:02:09 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2369.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/15 14:02:09, mem=1655.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/15 14:02:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1656.0M, current mem=1656.0M)
% Begin Save routing data ... (date=08/15 14:02:10, mem=1656.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2369.7M) ***
% End Save routing data ... (date=08/15 14:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1656.1M, current mem=1656.1M)
Saving property file top_power_planed/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2372.7M) ***
% Begin Save power constraints data ... (date=08/15 14:02:10, mem=1656.1M)
% End Save power constraints data ... (date=08/15 14:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1656.1M, current mem=1656.1M)
nangate_rc_typical
Generated self-contained design top_power_planed
% End save design ... (date=08/15 14:02:10, total cpu=0:00:00.8, real=0:00:02.0, peak res=1687.2M, current mem=1656.8M)
*** Message Summary: 0 warning(s), 0 error(s)

0
@innovus 12> source _3_Sroute.tcl 
#@ Begin verbose source (pre): source _3_Sroute.tcl 
@@file 1: set_db route_special_via_connect_to_shape { stripe }
@@file 2: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
% Begin route_special (date=08/15 14:02:41, mem=1656.8M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug 15 14:02:41 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/SIMAX/layout/layout_4
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3924.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 70 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 86
  Number of Followpin connections: 43
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3927.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 129 wires.
ViaGen created 1935 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       129      |       NA       |
|  via1  |       215      |        0       |
|  via2  |       215      |        0       |
|  via3  |       215      |        0       |
|  via4  |       215      |        0       |
|  via5  |       215      |        0       |
|  via6  |       215      |        0       |
|  via7  |       215      |        0       |
|  via8  |       215      |        0       |
|  via9  |       215      |        0       |
+--------+----------------+----------------+
% End route_special (date=08/15 14:02:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.1M, current mem=1661.1M)
@file 3:
#@ End verbose source: _3_Sroute.tcl
@innovus 13> write_db top_Srouted
nangate_tc_fast nangate_tc_worst nangate_tc_typical
% Begin save design ... (date=08/15 14:02:57, mem=1661.0M)
% Begin Save ccopt configuration ... (date=08/15 14:02:57, mem=1661.0M)
% End Save ccopt configuration ... (date=08/15 14:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.0M, current mem=1661.0M)
% Begin Save netlist data ... (date=08/15 14:02:57, mem=1661.0M)
Writing Binary DB to top_Srouted/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/15 14:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.2M, current mem=1661.2M)
Saving symbol-table file ...
Saving congestion map file top_Srouted/top.route.congmap.gz ...
% Begin Save AAE data ... (date=08/15 14:02:58, mem=1661.2M)
Saving AAE Data ...
% End Save AAE data ... (date=08/15 14:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.2M, current mem=1661.2M)
Saving preference file top_Srouted/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=08/15 14:02:58, mem=1661.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/15 14:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.5M, current mem=1661.5M)
Saving PG file top_Srouted/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:02:59 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2386.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/15 14:02:59, mem=1661.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/15 14:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.5M, current mem=1661.5M)
% Begin Save routing data ... (date=08/15 14:02:59, mem=1661.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2386.7M) ***
% End Save routing data ... (date=08/15 14:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.5M, current mem=1661.5M)
Saving property file top_Srouted/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2389.7M) ***
% Begin Save power constraints data ... (date=08/15 14:02:59, mem=1661.5M)
% End Save power constraints data ... (date=08/15 14:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.5M, current mem=1661.5M)
nangate_rc_typical
Generated self-contained design top_Srouted
% End save design ... (date=08/15 14:02:59, total cpu=0:00:00.8, real=0:00:02.0, peak res=1692.2M, current mem=1660.4M)
*** Message Summary: 0 warning(s), 0 error(s)

@innovus 14> set_db finish_floorplan_active_objs {core macro} ; set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing} ; set_db finish_floorplan_add_blockage_direction xy ; set_db finish_floorplan_override false
@innovus 15> finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 2388.8M, mem_delta = 0.0M) ***
@innovus 16> read_db top_import/
% Begin load design ... (date=08/15 14:05:24, mem=1662.4M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2101.809M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 13:58:58 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 14:05:27, mem=1367.3M)
*** Begin netlist parsing (mem=2129.7M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.v.bin'

*** Memory Usage v#1 (Current mem = 2135.742M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2135.7M) ***
% End Load netlist data ... (date=08/15 14:05:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.5M, current mem=1374.5M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1141 stdCell insts.

*** Memory Usage v#1 (Current mem = 2143.742M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.gz (mem = 2397.9M).
% Begin Load floorplan data ... (date=08/15 14:05:28, mem=1639.4M)
*info: reset 1387 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.4M, current mem=1639.4M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.7M, current mem=1639.7M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 14:05:28, mem=1639.7M)
% End Load SymbolTable ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.9M, current mem=1639.9M)
Loading place ...
% Begin Load placement data ... (date=08/15 14:05:28, mem=1639.9M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2398.9M) ***
Total net length = 1.385e+00 (6.925e-01 6.925e-01) (ext = 6.200e-02)
% End Load placement data ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.9M, current mem=1639.9M)
% Begin Load routing data ... (date=08/15 14:05:28, mem=1639.9M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025 Format: 20.1) ...
*** Total 1387 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2399.9M) ***
% End Load routing data ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1643.9M, current mem=1643.9M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2402.9M) ***
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin Load power constraints ... (date=08/15 14:05:28, mem=1645.0M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top_power_constraints.tcl
% End Load power constraints ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1645.0M, current mem=1645.0M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 14:05:28, mem=1660.9M)
% End load AAE data ... (date=08/15 14:05:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1660.9M, current mem=1660.9M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% End load design ... (date=08/15 14:05:28, total cpu=0:00:03.5, real=0:00:04.0, peak res=1662.4M, current mem=1661.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
*** Message Summary: 22 warning(s), 0 error(s)

0
@innovus 17> source _2_fp.tcl 
#@ Begin verbose source (pre): source _2_fp.tcl 
@@file 1: delete_global_net_connections
@@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
@@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@@file 6: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 6: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 6: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 6: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 6: set_db add_rings_skip_shared_inner_ring none ;
@@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
@@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
@@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 6: set_db add_rings_orthogonal_only true ;
@@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
@@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
% Begin add_rings (date=08/15 14:05:37, mem=1661.2M)


viaInitial starts at Fri Aug 15 14:05:37 2025
viaInitial ends at Fri Aug 15 14:05:37 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2416.2M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
% End add_rings (date=08/15 14:05:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.2M, current mem=1661.2M)
@@file 8: set_db add_stripes_ignore_drc 1
add_stripes will ignore design rule checking when generating stripes.
@@file 9: set_db generate_special_via_ignore_drc 1
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
@file 10: # change -number_of_sets, start_offset, -stop_offset
@@file 11: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 11.25 -stop_offset 11.25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
% Begin add_stripes (date=08/15 14:05:37, mem=1661.2M)

Initialize fgc environment(mem: 2416.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2416.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2416.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2416.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2416.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       12       |        0       |
| metal10|        6       |       NA       |
+--------+----------------+----------------+
% End add_stripes (date=08/15 14:05:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1661.3M, current mem=1661.3M)
@@file 12: set_db route_special_via_connect_to_shape { stripe }
@@file 13: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
% Begin route_special (date=08/15 14:05:37, mem=1661.3M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug 15 14:05:37 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/SIMAX/layout/layout_4
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3959.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 70 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 86
  Number of Followpin connections: 43
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3962.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 129 wires.
ViaGen created 1935 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       129      |       NA       |
|  via1  |       215      |        0       |
|  via2  |       215      |        0       |
|  via3  |       215      |        0       |
|  via4  |       215      |        0       |
|  via5  |       215      |        0       |
|  via6  |       215      |        0       |
|  via7  |       215      |        0       |
|  via8  |       215      |        0       |
|  via9  |       215      |        0       |
+--------+----------------+----------------+
% End route_special (date=08/15 14:05:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1667.1M, current mem=1667.1M)
@@file 14: finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 2415.5M, mem_delta = 0.0M) ***
@@file 15: write_db top_fp	#check point 

Usage: write_db [-help] [-current_top_cell_only] [{{<out_dir> [[-def ] [-verilog ] [-common ]]} | {{-oa_lib_cell_view {<libname> <cellname> <viewname>} | -oa_view {<view_name>}} [-oa_used_libs_only | -oa_libs ]}} [-lib ] [[[-timing_graph [-no_constraint ]] [-sdc ] [-rc_extract ] [-gzip ] [-lib_to_ldb ] [-user_path [-keep_input_path ]] [-no_pvs_fill ] [-no_fill ] [-add_ignored_timing ] [-no_wait <string>] ] ]] [-def ] [-verilog ]

**ERROR: (IMPTCM-48):	"#check" is not a legal option for command "write_db". Either the current option or an option prior to it is not specified correctly.
**ERROR: (IMPSE-110):	File '_2_fp.tcl' line 15:   .
#@ End verbose source _2_fp.tcl
  
  
@innovus 18> gui_select -point {76.99100 -0.34950}
@innovus 19> read_db top_import/

% Begin load design ... (date=08/15 14:08:05, mem=1665.6M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2130.605M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 13:58:58 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 14:08:08, mem=1372.9M)
*** Begin netlist parsing (mem=2156.6M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.v.bin'

*** Memory Usage v#1 (Current mem = 2162.609M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2162.6M) ***
% End Load netlist data ... (date=08/15 14:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.1M, current mem=1381.1M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1141 stdCell insts.

*** Memory Usage v#1 (Current mem = 2170.609M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.gz (mem = 2425.5M).
% Begin Load floorplan data ... (date=08/15 14:08:08, mem=1646.5M)
*info: reset 1387 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.5M, current mem=1646.5M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1646.5M, current mem=1646.5M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 14:08:09, mem=1646.5M)
% End Load SymbolTable ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.6M, current mem=1646.6M)
Loading place ...
% Begin Load placement data ... (date=08/15 14:08:09, mem=1646.6M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2426.5M) ***
Total net length = 1.385e+00 (6.925e-01 6.925e-01) (ext = 6.200e-02)
% End Load placement data ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.6M, current mem=1646.6M)
% Begin Load routing data ... (date=08/15 14:08:09, mem=1646.6M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 13:58:58 2025 Format: 20.1) ...
*** Total 1387 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2427.5M) ***
% End Load routing data ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.6M, current mem=1650.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2430.5M) ***
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin Load power constraints ... (date=08/15 14:08:09, mem=1651.7M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_import/top_power_constraints.tcl
% End Load power constraints ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.7M, current mem=1651.7M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 14:08:09, mem=1667.6M)
% End load AAE data ... (date=08/15 14:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1667.6M, current mem=1667.6M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% End load design ... (date=08/15 14:08:09, total cpu=0:00:03.5, real=0:00:04.0, peak res=1698.7M, current mem=1667.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
*** Message Summary: 22 warning(s), 0 error(s)

0
@innovus 20> source _2_fp.tcl 
#@ Begin verbose source (pre): source _2_fp.tcl 
@@file 1: delete_global_net_connections
@@file 2: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@@file 3: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}
@@file 4: connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@@file 5: connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@@file 6: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 6: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 6: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 6: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 6: set_db add_rings_skip_shared_inner_ring none ;
@@file 6: set_db add_rings_stacked_via_top_layer metal10 ;
@@file 6: set_db add_rings_stacked_via_bottom_layer metal1 ;
@@file 6: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 6: set_db add_rings_orthogonal_only true ;
@@file 6: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 6: set_db add_rings_skip_via_on_wire_shape {  noshape }
@@file 7: add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
% Begin add_rings (date=08/15 14:08:12, mem=1667.1M)


viaInitial starts at Fri Aug 15 14:08:12 2025
viaInitial ends at Fri Aug 15 14:08:12 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2439.8M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
% End add_rings (date=08/15 14:08:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1667.1M, current mem=1667.1M)
@@file 8: set_db add_stripes_ignore_drc 1
add_stripes will ignore design rule checking when generating stripes.
@@file 9: set_db generate_special_via_ignore_drc 1
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
@file 10: # change -number_of_sets, start_offset, -stop_offset
@@file 11: add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 11.25 -stop_offset 11.25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
% Begin add_stripes (date=08/15 14:08:12, mem=1667.1M)

Initialize fgc environment(mem: 2439.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2439.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2439.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2439.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2439.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       12       |        0       |
| metal10|        6       |       NA       |
+--------+----------------+----------------+
% End add_stripes (date=08/15 14:08:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1667.1M, current mem=1667.1M)
@@file 12: set_db route_special_via_connect_to_shape { stripe }
@@file 13: route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) } 
% Begin route_special (date=08/15 14:08:12, mem=1667.1M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug 15 14:08:12 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/SIMAX/layout/layout_4
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3983.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 70 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 86
  Number of Followpin connections: 43
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3985.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 129 wires.
ViaGen created 1935 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       129      |       NA       |
|  via1  |       215      |        0       |
|  via2  |       215      |        0       |
|  via3  |       215      |        0       |
|  via4  |       215      |        0       |
|  via5  |       215      |        0       |
|  via6  |       215      |        0       |
|  via7  |       215      |        0       |
|  via8  |       215      |        0       |
|  via9  |       215      |        0       |
+--------+----------------+----------------+
% End route_special (date=08/15 14:08:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1671.8M, current mem=1671.8M)
@@file 14: finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 2440.1M, mem_delta = 0.0M) ***
@file 15:
@file 16: #check point 
@@file 17: write_db top_fp	
nangate_tc_fast nangate_tc_worst nangate_tc_typical
% Begin save design ... (date=08/15 14:08:12, mem=1671.8M)
% Begin Save ccopt configuration ... (date=08/15 14:08:12, mem=1671.8M)
% End Save ccopt configuration ... (date=08/15 14:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.8M, current mem=1670.1M)
% Begin Save netlist data ... (date=08/15 14:08:13, mem=1670.1M)
Writing Binary DB to top_fp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/15 14:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1670.1M, current mem=1670.1M)
Saving symbol-table file ...
Saving congestion map file top_fp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=08/15 14:08:13, mem=1670.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/15 14:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1670.1M, current mem=1670.1M)
Saving preference file top_fp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=08/15 14:08:14, mem=1672.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/15 14:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.5M, current mem=1672.5M)
Saving PG file top_fp/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:08:14 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2441.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/15 14:08:14, mem=1672.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/15 14:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.5M, current mem=1672.5M)
% Begin Save routing data ... (date=08/15 14:08:14, mem=1672.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2441.6M) ***
% End Save routing data ... (date=08/15 14:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.5M, current mem=1672.5M)
Saving property file top_fp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2444.6M) ***
% Begin Save power constraints data ... (date=08/15 14:08:14, mem=1672.5M)
% End Save power constraints data ... (date=08/15 14:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.5M, current mem=1672.5M)
nangate_rc_typical
Generated self-contained design top_fp
% End save design ... (date=08/15 14:08:14, total cpu=0:00:00.8, real=0:00:02.0, peak res=1703.2M, current mem=1672.8M)
*** Message Summary: 0 warning(s), 0 error(s)

#@ End verbose source: _2_fp.tcl
0
@innovus 21> gui_select -point {17.94200 -2.47600}
@innovus 22> source _3_placement.tcl 

#@ Begin verbose source (pre): source _3_placement.tcl 
@@file 1: place_opt_design 
**INFO: User settings:
setDelayCalMode -engine                        aae
design_process_node                            45
extract_rc_coupling_cap_threshold              0.1
extract_rc_engine                              pre_route
extract_rc_relative_cap_threshold              1.0
extract_rc_shrink_factor                       1.0
extract_rc_total_cap_threshold                 0.0
setActiveLogicViewMode -keepHighFanoutCriticalInsts false
getDelayCalMode -engine                        aae
getIlmMode -keepHighFanoutCriticalInsts        false
get_power_analysis_mode -honor_net_activity_for_tcf false
get_power_analysis_mode -honor_sublevel_activity true
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:53.7/0:11:21.9 (0.1), mem = 2443.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.8/0:11:21.9 (0.1), mem = 2451.9M
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 28 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 884 (65.0%) nets
3		: 261 (19.2%) nets
4     -	14	: 202 (14.9%) nets
15    -	39	: 9 (0.7%) nets
40    -	79	: 2 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1116 (0 fixed + 1116 movable) #buf cell=0 #inv cell=138 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1360 #term=4628 #term/net=3.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=62
stdCell: 1116 single + 0 double + 0 multi
Total standard cell length = 1.7199 (mm), area = 0.0024 (mm^2)
Average module density = 0.693.
Density for the design = 0.693.
       = stdcell_area 9052 sites (2408 um^2) / alloc_area 13062 sites (3474 um^2).
Pin Density = 0.3543.
            = total # of pins 4628 / total area 13062.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.898e-11 (5.52e-11 3.38e-11)
              Est.  stn bbox = 9.577e-11 (5.94e-11 3.63e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2533.8M
Iteration  2: Total net bbox = 8.898e-11 (5.52e-11 3.38e-11)
              Est.  stn bbox = 9.577e-11 (5.94e-11 3.63e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2533.8M
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
Iteration  3: Total net bbox = 6.397e+01 (2.57e+01 3.83e+01)
              Est.  stn bbox = 8.164e+01 (3.28e+01 4.88e+01)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2625.6M
Iteration  4: Total net bbox = 6.394e+03 (3.29e+03 3.10e+03)
              Est.  stn bbox = 7.615e+03 (4.02e+03 3.60e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2628.1M
Iteration  5: Total net bbox = 6.394e+03 (3.29e+03 3.10e+03)
              Est.  stn bbox = 7.615e+03 (4.02e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2628.1M
Iteration  6: Total net bbox = 7.267e+03 (3.46e+03 3.80e+03)
              Est.  stn bbox = 8.748e+03 (4.22e+03 4.53e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2625.1M

Iteration  7: Total net bbox = 1.396e+04 (6.57e+03 7.39e+03)
              Est.  stn bbox = 1.575e+04 (7.46e+03 8.29e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2626.5M
Iteration  8: Total net bbox = 1.396e+04 (6.57e+03 7.39e+03)
              Est.  stn bbox = 1.575e+04 (7.46e+03 8.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2626.5M
Iteration  9: Total net bbox = 8.230e+03 (3.78e+03 4.46e+03)
              Est.  stn bbox = 9.829e+03 (4.55e+03 5.28e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2658.5M
Iteration 10: Total net bbox = 1.419e+04 (6.58e+03 7.61e+03)
              Est.  stn bbox = 1.596e+04 (7.45e+03 8.51e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2626.5M
Iteration 11: Total net bbox = 1.419e+04 (6.58e+03 7.61e+03)
              Est.  stn bbox = 1.596e+04 (7.45e+03 8.51e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2626.5M
Finished Global Placement (cpu=0:00:01.9, real=0:00:03.0, mem=2626.5M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:55.9 mem=2626.5M) ***
Total net bbox length = 1.419e+04 (6.579e+03 7.607e+03) (ext = 5.236e+03)
Move report: Detail placement moves 1116 insts, mean move: 0.19 um, max move: 4.02 um 
	Max move on inst (result_reg_reg[0><4]): (23.45, 64.69) --> (22.23, 67.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2597.6MB
Summary Report:
Instances move: 1116 (out of 1116 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 4.02 um (Instance: result_reg_reg[0><4]) (23.4535, 64.685) -> (22.23, 67.48)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 1.356e+04 (6.080e+03 7.480e+03) (ext = 5.195e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2597.6MB
*** Finished place_detail (0:00:56.0 mem=2597.6M) ***
*** Finished Initial Placement (cpu=0:00:02.0, real=0:00:03.0, mem=2594.6M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1342 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1342
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1342 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.39% V. EstWL: 9.847600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        14( 0.44%)   ( 0.44%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2612.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4548 
[NR-eGR]  metal2   (2V)          3530   5796 
[NR-eGR]  metal3   (3H)          4638   1824 
[NR-eGR]  metal4   (4V)          2273    112 
[NR-eGR]  metal5   (5H)           181     88 
[NR-eGR]  metal6   (6V)           298      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        10921  12368 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13560um
[NR-eGR] Total length: 10921um, number of vias: 12368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 506um, number of vias: 510
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2612.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
***** Total cpu  0:0:2
***** Total real time  0:0:3
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 2612.6M **
AAE DB initialization (MEM=2637.5 CPU=0:00:00.0 REAL=0:00:00.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.790
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          56.63            687                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:04.0 (0.7), totSession cpu/real = 0:00:56.6/0:11:25.9 (0.1), mem = 2637.5M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1798.9M, totSessionCpu=0:00:57 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.6/0:11:25.9 (0.1), mem = 2637.5M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=2643.51 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1805.7M, totSessionCpu=0:00:57 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2643.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1342 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1342
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1342 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.47% V. EstWL: 9.910600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        16( 0.50%)   ( 0.50%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4548 
[NR-eGR]  metal2   (2V)          3537   5799 
[NR-eGR]  metal3   (3H)          4755   1759 
[NR-eGR]  metal4   (4V)          2236    111 
[NR-eGR]  metal5   (5H)           161     79 
[NR-eGR]  metal6   (6V)           301      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        10990  12296 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13560um
[NR-eGR] Total length: 10990um, number of vias: 12296
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 529um, number of vias: 487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2643.51 MB )
Extraction called for design 'top' of instances=1116 and nets=1362 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2643.512M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2660.36)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 1457
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2797.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2797.49 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:57.6 mem=2789.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.220  |
|           TNS (ns):| -5.293  |
|    Violating Paths:|   33    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.072   |      2 (2)       |
|   max_tran     |      1 (67)      |   -0.106   |      1 (67)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.300%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1858.0M, totSessionCpu=0:00:58 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:00:57.6/0:11:26.9 (0.1), mem = 2763.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2763.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2763.5M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.6/0:11:26.9 (0.1), mem = 2763.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:57.7/0:11:27.0 (0.1), mem = 2943.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.276
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.7/0:11:27.0 (0.1), mem = 2943.2M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:58.1/0:11:27.4 (0.1), mem = 2874.2M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.1/0:11:27.4 (0.1), mem = 2874.2M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:58.3/0:11:27.6 (0.1), mem = 2874.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.3/0:11:27.6 (0.1), mem = 2874.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|   102|    -0.14|     4|     4|    -0.08|     0|     0|     0|     0|    -0.22|    -5.29|       0|       0|       0| 69.30%|          |         |
Dumping Information for Job 2 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -6.39|       4|       0|       0| 69.41%| 0:00:01.0|  2965.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -6.39|       0|       0|       0| 69.41%| 0:00:00.0|  2965.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2965.2M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:58.5/0:11:27.8 (0.1), mem = 2885.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1965.0M, totSessionCpu=0:00:58 **

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.5/0:11:27.8 (0.1), mem = 2923.2M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.229  TNS Slack -6.392 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.229|  -6.392|   69.41%|   0:00:00.0| 2961.4M|nangate_view_setup|  default| acc_reg_out_reg[4]1/D    |
|  -0.105|  -2.263|   69.42%|   0:00:00.0| 2980.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.084|  -1.664|   69.49%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.077|  -1.359|   69.58%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.077|  -1.093|   69.71%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.068|  -0.959|   69.74%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -1.064|   69.79%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -1.026|   69.79%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -1.017|   69.86%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -0.804|   69.91%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -0.804|   69.91%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.057|  -0.804|   69.91%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.95%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.95%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.95%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.95%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.97%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
|  -0.051|  -0.705|   69.97%|   0:00:00.0| 2981.5M|nangate_view_setup|  default| acc_reg_out_reg[0]3/D    |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2981.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2981.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.051  TNS Slack -0.705 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:59.4/0:11:28.7 (0.1), mem = 2899.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.051
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.5/0:11:28.7 (0.1), mem = 2956.6M
Reclaim Optimization WNS Slack -0.051  TNS Slack -0.705 Density 69.97
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.97%|        -|  -0.051|  -0.705|   0:00:00.0| 2958.6M|
|   69.97%|        0|  -0.051|  -0.705|   0:00:00.0| 2958.6M|
|   69.97%|        3|  -0.051|  -0.705|   0:00:00.0| 2982.2M|
|   69.97%|        0|  -0.051|  -0.705|   0:00:00.0| 2982.2M|
|   69.89%|        4|  -0.051|  -0.700|   0:00:00.0| 2982.2M|
|   69.89%|        0|  -0.051|  -0.700|   0:00:00.0| 2982.2M|
|   69.89%|        0|  -0.051|  -0.700|   0:00:00.0| 2982.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.051  TNS Slack -0.700 Density 69.89
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:59.8/0:11:29.1 (0.1), mem = 2982.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2902.17M, totSessionCpu=0:01:00).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.8/0:11:29.1 (0.1), mem = 2902.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1352 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1352
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.050000e+02um
[NR-eGR] Layer group 2: route 1349 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.38% V. EstWL: 9.926000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        20( 0.63%)   ( 0.63%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        20( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2904.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  5: Total net bbox = 7.987e+03 (3.84e+03 4.15e+03)
              Est.  stn bbox = 9.420e+03 (4.56e+03 4.86e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2900.7M
Iteration  6: Total net bbox = 8.172e+03 (3.79e+03 4.39e+03)
              Est.  stn bbox = 9.697e+03 (4.51e+03 5.18e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2884.7M
Iteration  7: Total net bbox = 8.319e+03 (3.86e+03 4.46e+03)
              Est.  stn bbox = 9.859e+03 (4.60e+03 5.26e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2884.7M
Iteration  8: Total net bbox = 8.853e+03 (4.14e+03 4.72e+03)
              Est.  stn bbox = 1.040e+04 (4.88e+03 5.52e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2884.7M
Iteration  9: Total net bbox = 8.523e+03 (3.91e+03 4.61e+03)
              Est.  stn bbox = 1.004e+04 (4.64e+03 5.40e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2900.7M
Move report: Timing Driven Placement moves 1126 insts, mean move: 2.50 um, max move: 42.46 um 
	Max move on inst (FE_OFC13_n1240): (38.76, 57.68) --> (58.83, 35.29)

Finished Incremental Placement (cpu=0:00:01.4, real=0:00:01.0, mem=2884.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:01:01 mem=2884.7M) ***
Total net bbox length = 1.441e+04 (6.667e+03 7.743e+03) (ext = 5.187e+03)
Move report: Detail placement moves 1126 insts, mean move: 0.14 um, max move: 2.11 um 
	Max move on inst (U559): (29.20, 44.92) --> (31.16, 45.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2855.8MB
Summary Report:
Instances move: 1126 (out of 1126 movable)
Instances flipped: 0
Mean displacement: 0.14 um
Max displacement: 2.11 um (Instance: U559) (29.202, 44.9235) -> (31.16, 45.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 1.375e+04 (6.148e+03 7.604e+03) (ext = 5.154e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2855.8MB
*** Finished place_detail (0:01:01 mem=2855.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1352 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1352
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.106000e+02um
[NR-eGR] Layer group 2: route 1349 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.16% V. EstWL: 9.998800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         6( 0.19%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2855.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4568 
[NR-eGR]  metal2   (2V)          3563   5817 
[NR-eGR]  metal3   (3H)          4742   1766 
[NR-eGR]  metal4   (4V)          2250    113 
[NR-eGR]  metal5   (5H)           246     62 
[NR-eGR]  metal6   (6V)           273      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11073  12326 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13751um
[NR-eGR] Total length: 11073um, number of vias: 12326
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 493um, number of vias: 510
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2871.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.5, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2871.8M)
Extraction called for design 'top' of instances=1126 and nets=1372 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2871.777M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1955.5M, totSessionCpu=0:01:01 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2871.9)
Total number of fetched objects 1467
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2912.64 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2912.64 CPU=0:00:00.2 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:01.8/0:11:31.1 (0.1), mem = 2912.6M
*** Timing NOT met, worst failing slack is -0.049
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.8/0:11:31.2 (0.1), mem = 2928.6M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.049 TNS Slack -0.723 Density 69.89
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.015| 0.000|
|reg2reg   |-0.049|-0.723|
|HEPG      |-0.049|-0.723|
|All Paths |-0.049|-0.723|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.049|   -0.049|  -0.723|   -0.723|   69.89%|   0:00:00.0| 2963.7M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]3/D    |
|   0.001|    0.001|   0.000|    0.000|   70.32%|   0:00:00.0| 2983.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|   0.006|    0.006|   0.000|    0.000|   70.50%|   0:00:00.0| 2991.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]3/D    |
|   0.013|    0.021|   0.000|    0.000|   70.69%|   0:00:00.0| 2991.8M|                NA|       NA| NA                       |
|   0.013|    0.021|   0.000|    0.000|   70.69%|   0:00:00.0| 2991.8M|nangate_view_setup|       NA| NA                       |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2991.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2991.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.015|0.000|
|reg2reg   |0.021|0.000|
|HEPG      |0.021|0.000|
|All Paths |0.021|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.69
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:01:02.3/0:11:31.7 (0.1), mem = 2991.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.69%|        -|   0.000|   0.000|   0:00:00.0| 2991.8M|
|   70.60%|        3|   0.000|   0.000|   0:00:01.0| 2991.8M|
|   70.14%|       31|   0.000|   0.000|   0:00:00.0| 2992.8M|
|   70.14%|        0|   0.000|   0.000|   0:00:00.0| 2992.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 40 skipped = 0, called in commitmove = 31, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:02.6/0:11:32.0 (0.1), mem = 2992.8M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2992.81M, totSessionCpu=0:01:03).
*** Starting place_detail (0:01:03 mem=2992.8M) ***
Total net bbox length = 1.378e+04 (6.162e+03 7.619e+03) (ext = 5.154e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2992.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 59 insts, mean move: 1.13 um, max move: 2.92 um 
	Max move on inst (FE_RC_2_0): (65.36, 40.88) --> (66.88, 42.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2976.8MB
Summary Report:
Instances move: 59 (out of 1159 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 2.92 um (Instance: FE_RC_2_0) (65.36, 40.88) -> (66.88, 42.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X1
Total net bbox length = 1.385e+04 (6.200e+03 7.654e+03) (ext = 5.154e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2976.8MB
*** Finished place_detail (0:01:03 mem=2976.8M) ***
*** maximum move = 2.92 um ***
*** Finished re-routing un-routed nets (2976.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2992.8M) ***
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 70.14
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.015|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|   0.006|    0.006|   0.000|    0.000|   70.14%|   0:00:00.0| 2992.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]3/D   |
|   0.013|    0.020|   0.000|    0.000|   70.16%|   0:00:00.0| 2992.8M|                NA|       NA| NA                       |
|   0.013|    0.020|   0.000|    0.000|   70.16%|   0:00:00.0| 2992.8M|nangate_view_setup|       NA| NA                       |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2992.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2992.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.015|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.16
*** Starting place_detail (0:01:03 mem=2992.8M) ***
Total net bbox length = 1.385e+04 (6.200e+03 7.654e+03) (ext = 5.154e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2992.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2976.8MB
Summary Report:
Instances move: 0 (out of 1159 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.385e+04 (6.200e+03 7.654e+03) (ext = 5.154e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2976.8MB
*** Finished place_detail (0:01:03 mem=2976.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2976.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2992.8M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.16
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.015|0.000|
|reg2reg   |0.020|0.000|
|HEPG      |0.020|0.000|
|All Paths |0.020|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2992.8M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:02.8/0:11:32.2 (0.1), mem = 2910.7M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.8/0:11:32.2 (0.1), mem = 2968.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.16
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.16%|        -|   0.000|   0.000|   0:00:00.0| 2968.0M|
|   70.16%|        3|   0.000|   0.000|   0:00:00.0| 2992.6M|
|   70.07%|        4|   0.000|   0.000|   0:00:00.0| 2993.6M|
|   70.00%|        3|   0.000|   0.000|   0:00:00.0| 2993.6M|
|   70.00%|        0|   0.000|   0.000|   0:00:00.0| 2993.6M|
|   70.00%|        0|   0.000|   0.000|   0:00:00.0| 2993.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 8 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting place_detail (0:01:03 mem=2993.6M) ***
Total net bbox length = 1.385e+04 (6.202e+03 7.646e+03) (ext = 5.154e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2977.6MB
Summary Report:
Instances move: 0 (out of 1155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.385e+04 (6.202e+03 7.646e+03) (ext = 5.154e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2977.6MB
*** Finished place_detail (0:01:03 mem=2977.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2977.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2993.6M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:01:03.1/0:11:32.5 (0.1), mem = 2993.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2913.49M, totSessionCpu=0:01:03).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.1/0:11:32.5 (0.1), mem = 2913.5M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|       0| 70.02%| 0:00:00.0|  2998.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.02%| 0:00:00.0|  2998.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2998.8M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:03.2/0:11:32.6 (0.1), mem = 2916.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:01:03 mem=2916.7M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2916.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.40 um, max move: 1.40 um 
	Max move on inst (FE_OFC16_n1061): (53.01, 24.08) --> (53.01, 22.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2887.8MB
Summary Report:
Instances move: 1 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 1.40 um (Instance: FE_OFC16_n1061) (53.01, 24.08) -> (53.01, 22.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2887.8MB
*** Finished place_detail (0:01:03 mem=2887.8M) ***
Register exp ratio and priority group on 0 nets on 1396 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1156 and nets=1398 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2945.441M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2935.44)
Total number of fetched objects 1493
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2934.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2934.04 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:04 mem=2934.0M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 1.010520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         6( 0.19%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2942.04 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2000.0M, totSessionCpu=0:01:04 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  1.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.020%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:08, mem = 2003.5M, totSessionCpu=0:01:04 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.009 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            7.3              8          0.000 ns          0.009 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:10, real = 0:00:12, mem = 2813.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
*** Message Summary: 79 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:10.2/0:00:12.6 (0.8), totSession cpu/real = 0:01:04.0/0:11:34.5 (0.1), mem = 2813.2M
@@file 2: set_db route_early_global_bottom_routing_layer 2 ;
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
@@file 2: set_db route_early_global_top_routing_layer 10 ;
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
@@file 2: set_db route_early_global_honor_power_domain false ;
@@file 2: set_db route_early_global_honor_partition_pin_guide true
@@file 3: route_early_global 
% Begin route_early_global (date=08/15 14:09:09, mem=1906.5M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2813.22 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 1.010520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         6( 0.19%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3551   5952 
[NR-eGR]  metal3   (3H)          4848   1812 
[NR-eGR]  metal4   (4V)          2321     97 
[NR-eGR]  metal5   (5H)           209     64 
[NR-eGR]  metal6   (6V)           284      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11213  12578 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13849um
[NR-eGR] Total length: 11213um, number of vias: 12578
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 494um, number of vias: 512
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2803.71 MB )
% End route_early_global (date=08/15 14:09:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1906.5M, current mem=1873.9M)
@@file 4: reset_parasitics 
@@file 5: extract_rc
Extraction called for design 'top' of instances=1156 and nets=1398 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2794.707M)
@@file 6: time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
*** time_design #1 [begin] : totSession cpu/real = 0:01:04.1/0:11:34.6 (0.1), mem = 2794.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2794.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2800.73)
Total number of fetched objects 1493
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2835.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2835.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:04 mem=2835.9M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  1.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.020%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 2.0 sec
Total Memory Usage: 2806.121094 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:01.5 (0.3), totSession cpu/real = 0:01:04.5/0:11:36.1 (0.1), mem = 2806.1M
@@file 7: set_db opt_drv_fix_max_cap true ;
@@file 7: set_db opt_drv_fix_max_tran true ;
@@file 7: set_db opt_fix_fanout_load true
@@file 8: opt_design -pre_cts
Executing: place_opt_design -opt
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
*** place_opt_design #2 [begin] : totSession cpu/real = 0:01:10.6/0:11:42.2 (0.1), mem = 2806.1M
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:10.6/0:11:42.2 (0.1), mem = 2806.1M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.6/0:11:42.2 (0.1), mem = 2806.1M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1906.2M, totSessionCpu=0:01:11 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:10.6/0:11:42.2 (0.1), mem = 2806.1M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1910.8M, totSessionCpu=0:01:11 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2812.14 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.018080e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         4( 0.13%)   ( 0.13%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3573   5934 
[NR-eGR]  metal3   (3H)          4911   1811 
[NR-eGR]  metal4   (4V)          2297    107 
[NR-eGR]  metal5   (5H)           194     68 
[NR-eGR]  metal6   (6V)           296      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11272  12573 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13849um
[NR-eGR] Total length: 11272um, number of vias: 12573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 528um, number of vias: 502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2802.62 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=1156 and nets=1398 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2802.621M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2800.62)
Total number of fetched objects 1493
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2843.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2843.83 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:11 mem=2843.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.020%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1914.1M, totSessionCpu=0:01:11 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:11.3/0:11:43.0 (0.1), mem = 2814.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2814.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2814.8M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:11.4/0:11:43.0 (0.1), mem = 2814.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:11.4/0:11:43.1 (0.1), mem = 2993.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.276
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:11.5/0:11:43.1 (0.1), mem = 2993.0M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:11.7/0:11:43.3 (0.1), mem = 2924.0M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:11.7/0:11:43.4 (0.1), mem = 2962.1M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|   0.000|   0.000|   70.02%|   0:00:00.0| 2981.2M|nangate_view_setup|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2981.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2981.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:12.0/0:11:43.6 (0.1), mem = 2921.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:12.0/0:11:43.6 (0.1), mem = 2978.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.02
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.02%|        -|   0.000|   0.000|   0:00:00.0| 2980.4M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 2981.9M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 2981.9M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 2981.9M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 2981.9M|
|   70.02%|        0|   0.000|   0.000|   0:00:00.0| 2981.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.02
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:12.2/0:11:43.9 (0.1), mem = 2981.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2924.78M, totSessionCpu=0:01:12).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:12.3/0:11:43.9 (0.1), mem = 2924.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 1.010520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         6( 0.19%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2926.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  5: Total net bbox = 7.982e+03 (3.81e+03 4.17e+03)
              Est.  stn bbox = 9.423e+03 (4.54e+03 4.89e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2930.0M
Iteration  6: Total net bbox = 8.121e+03 (3.73e+03 4.39e+03)
              Est.  stn bbox = 9.652e+03 (4.46e+03 5.19e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2914.0M
Iteration  7: Total net bbox = 8.257e+03 (3.83e+03 4.42e+03)
              Est.  stn bbox = 9.799e+03 (4.58e+03 5.22e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2914.0M
Iteration  8: Total net bbox = 8.793e+03 (4.14e+03 4.66e+03)
              Est.  stn bbox = 1.036e+04 (4.89e+03 5.46e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2914.0M
Iteration  9: Total net bbox = 8.358e+03 (3.83e+03 4.53e+03)
              Est.  stn bbox = 9.874e+03 (4.56e+03 5.31e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2930.0M
Move report: Timing Driven Placement moves 1156 insts, mean move: 2.10 um, max move: 11.28 um 
	Max move on inst (U1094): (44.27, 32.48) --> (42.64, 42.13)

Finished Incremental Placement (cpu=0:00:01.3, real=0:00:01.0, mem=2914.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:01:14 mem=2914.0M) ***
Total net bbox length = 1.426e+04 (6.577e+03 7.679e+03) (ext = 5.182e+03)
Move report: Detail placement moves 1156 insts, mean move: 0.23 um, max move: 4.56 um 
	Max move on inst (U798): (33.81, 11.47) --> (29.26, 11.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2882.0MB
Summary Report:
Instances move: 1156 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.23 um
Max displacement: 4.56 um (Instance: U798) (33.8145, 11.473) -> (29.26, 11.48)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
Total net bbox length = 1.360e+04 (6.045e+03 7.551e+03) (ext = 5.113e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2882.0MB
*** Finished place_detail (0:01:14 mem=2882.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 9.980600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2890.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3676   5952 
[NR-eGR]  metal3   (3H)          4810   1705 
[NR-eGR]  metal4   (4V)          2168     92 
[NR-eGR]  metal5   (5H)           142     72 
[NR-eGR]  metal6   (6V)           279      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11075  12474 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13596um
[NR-eGR] Total length: 11075um, number of vias: 12474
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 499um, number of vias: 517
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2906.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.5, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2906.0M)
Extraction called for design 'top' of instances=1156 and nets=1398 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2905.957M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1984.1M, totSessionCpu=0:01:14 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2910.06)
Total number of fetched objects 1493
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2945.27 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2945.27 CPU=0:00:00.1 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:01:14.1/0:11:45.8 (0.1), mem = 2945.3M
*** Timing NOT met, worst failing slack is -0.001
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:14.1/0:11:45.9 (0.1), mem = 2961.3M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.003 Density 70.02
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.016| 0.000|
|reg2reg   |-0.001|-0.003|
|HEPG      |-0.001|-0.003|
|All Paths |-0.001|-0.003|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
|  -0.001|   -0.001|  -0.003|   -0.003|   70.02%|   0:00:00.0| 2996.3M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|   0.004|    0.004|   0.000|    0.000|   70.03%|   0:00:00.0| 3020.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|   0.013|    0.013|   0.000|    0.000|   70.06%|   0:00:00.0| 3020.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
|   0.013|    0.013|   0.000|    0.000|   70.06%|   0:00:00.0| 3020.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]1/D    |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3020.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3020.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.016|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.06
*** Starting place_detail (0:01:15 mem=3020.4M) ***
Total net bbox length = 1.360e+04 (6.045e+03 7.551e+03) (ext = 5.113e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3020.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um 
	Max move on inst (U788): (38.76, 57.68) --> (38.95, 57.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3004.4MB
Summary Report:
Instances move: 1 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.19 um (Instance: U788) (38.76, 57.68) -> (38.95, 57.68)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.360e+04 (6.045e+03 7.551e+03) (ext = 5.113e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3004.4MB
*** Finished place_detail (0:01:15 mem=3004.4M) ***
*** maximum move = 0.19 um ***
*** Finished re-routing un-routed nets (3004.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3020.4M) ***
** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.06
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.016|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3020.4M) ***

*** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:14.6/0:11:46.3 (0.1), mem = 2938.3M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:14.6/0:11:46.4 (0.1), mem = 2995.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.06%|        -|   0.000|   0.000|   0:00:00.0| 2995.6M|
|   70.06%|        0|   0.000|   0.000|   0:00:00.0| 2995.6M|
|   70.06%|        0|   0.000|   0.000|   0:00:00.0| 2996.6M|
|   70.01%|        3|   0.000|   0.000|   0:00:00.0| 3021.2M|
|   70.01%|        0|   0.000|   0.000|   0:00:00.0| 3021.2M|
|   70.01%|        0|   0.000|   0.000|   0:00:00.0| 3021.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.01
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting place_detail (0:01:15 mem=3021.2M) ***
Total net bbox length = 1.360e+04 (6.045e+03 7.550e+03) (ext = 5.113e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3005.2MB
Summary Report:
Instances move: 0 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.360e+04 (6.045e+03 7.550e+03) (ext = 5.113e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3005.2MB
*** Finished place_detail (0:01:15 mem=3005.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3005.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3021.2M) ***
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:14.8/0:11:46.5 (0.1), mem = 3021.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2941.11M, totSessionCpu=0:01:15).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:14.8/0:11:46.6 (0.1), mem = 2941.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.01%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       1| 70.02%| 0:00:00.0|  3023.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.02%| 0:00:00.0|  3023.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3023.9M) ***

*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:14.9/0:11:46.7 (0.1), mem = 2943.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:01:15 mem=2943.9M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2943.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2911.9MB
Summary Report:
Instances move: 0 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2911.9MB
*** Finished place_detail (0:01:15 mem=2911.9M) ***
Register exp ratio and priority group on 0 nets on 1396 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1156 and nets=1398 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2972.504M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2970.5)
Total number of fetched objects 1493
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2969.1 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2969.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:15 mem=2969.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 9.979200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 2977.10 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 2027.2M, totSessionCpu=0:01:15 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  1.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.020%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 2026.7M, totSessionCpu=0:01:16 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.009 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          11.69             14          0.000 ns          0.009 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 2851.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
*** Message Summary: 67 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:05.1/0:00:06.4 (0.8), totSession cpu/real = 0:01:15.7/0:11:48.5 (0.1), mem = 2851.3M
#@ End verbose source: _3_placement.tcl
@innovus 23> write_db top_Pre_CTS
nangate_tc_fast nangate_tc_worst nangate_tc_typical
% Begin save design ... (date=08/15 14:12:16, mem=1929.9M)
% Begin Save ccopt configuration ... (date=08/15 14:12:16, mem=1929.9M)
% End Save ccopt configuration ... (date=08/15 14:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1929.9M, current mem=1929.9M)
% Begin Save netlist data ... (date=08/15 14:12:16, mem=1929.9M)
Writing Binary DB to top_Pre_CTS/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/15 14:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1930.1M, current mem=1930.1M)
Saving symbol-table file ...
Saving congestion map file top_Pre_CTS/top.route.congmap.gz ...
% Begin Save AAE data ... (date=08/15 14:12:16, mem=1930.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/15 14:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1930.1M, current mem=1930.1M)
Saving preference file top_Pre_CTS/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=08/15 14:12:17, mem=1932.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/15 14:12:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1932.5M, current mem=1932.5M)
Saving PG file top_Pre_CTS/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2850.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/15 14:12:17, mem=1932.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/15 14:12:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1932.5M, current mem=1932.5M)
% Begin Save routing data ... (date=08/15 14:12:17, mem=1932.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2850.8M) ***
% End Save routing data ... (date=08/15 14:12:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1932.5M, current mem=1932.5M)
Saving property file top_Pre_CTS/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2853.8M) ***
Saving rc congestion map top_Pre_CTS/top.congmap.gz ...
% Begin Save power constraints data ... (date=08/15 14:12:18, mem=1932.5M)
% End Save power constraints data ... (date=08/15 14:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1932.5M, current mem=1932.5M)
nangate_rc_typical
Generated self-contained design top_Pre_CTS
% End save design ... (date=08/15 14:12:18, total cpu=0:00:00.9, real=0:00:02.0, peak res=1933.4M, current mem=1933.4M)
*** Message Summary: 0 warning(s), 0 error(s)

@innovus 24> source  _4_CTS.tcl 
#@ Begin verbose source (pre): source  _4_CTS.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@file 2: # CTS + Fix hold
@file 3:
@file 4: # Buffer information
@@file 5: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 6: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
@file 7:
@file 8: # CTS OPT : ccopt
@@file 9: ccopt_design
% Begin ccopt_design (date=08/15 14:14:57, mem=1933.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:25.5/0:17:22.0 (0.1), mem = 2849.6M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 165 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 165 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2854.3M, init mem=2854.3M)
*info: Placed = 1156          
*info: Unplaced = 0           
Placement Density:70.02%(2433/3474)
Placement Density (including fixed std cells):70.02%(2433/3474)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2854.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:31.2/0:17:27.8 (0.1), mem = 2854.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 165 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 165 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2843.32 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 9.979200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3674   5954 
[NR-eGR]  metal3   (3H)          4800   1705 
[NR-eGR]  metal4   (4V)          2178     92 
[NR-eGR]  metal5   (5H)           147     69 
[NR-eGR]  metal6   (6V)           273      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11072  12473 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13595um
[NR-eGR] Total length: 11072um, number of vias: 12473
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 500um, number of vias: 517
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2843.32 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3465.840um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       165
  Delay constrained sinks:     165
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 165 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:01:32 mem=2848.0M) ***
Total net bbox length = 1.369e+04 (6.100e+03 7.588e+03) (ext = 5.126e+03)
Move report: Detail placement moves 33 insts, mean move: 2.01 um, max move: 4.96 um 
	Max move on inst (U521): (18.43, 47.88) --> (17.67, 43.68)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2827.1MB
Summary Report:
Instances move: 33 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 2.01 um
Max displacement: 4.96 um (Instance: U521) (18.43, 47.88) -> (17.67, 43.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 1.375e+04 (6.114e+03 7.635e+03) (ext = 5.126e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2827.1MB
*** Finished place_detail (0:01:33 mem=2827.1M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 167).
    The largest move was 1.4 um for acc_reg_out_reg[14]1.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.138fF, leaf=51.801fF, total=54.940fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.208000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.674000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.433600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.901200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.833600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3607   5883 
[NR-eGR]  metal3   (3H)          4806   1731 
[NR-eGR]  metal4   (4V)          2267     97 
[NR-eGR]  metal5   (5H)           167     66 
[NR-eGR]  metal6   (6V)           272      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11119  12434 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11119um, number of vias: 12434
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           145   205 
[NR-eGR]  metal3   (3H)           235    95 
[NR-eGR]  metal4   (4V)           145     9 
[NR-eGR]  metal5   (5H)            23     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          547   478 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 194um
[NR-eGR] Total length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2840.25 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:32.7/0:17:29.3 (0.1), mem = 2840.3M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 687
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 9.601200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)         1( 0.03%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.02%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2840.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3556   5826 
[NR-eGR]  metal3   (3H)          4798   1810 
[NR-eGR]  metal4   (4V)          2193    140 
[NR-eGR]  metal5   (5H)           193    109 
[NR-eGR]  metal6   (6V)           470      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11210  12542 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11210um, number of vias: 12542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2840.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.4), totSession cpu/real = 0:01:32.7/0:17:29.4 (0.1), mem = 2840.3M
    Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2840.254M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
    wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.831fF, total=54.976fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.536fF, total=55.082fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.882fF, total=54.507fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=196.055fF fall=181.248fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.882fF, total=54.507fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.882fF, total=54.507fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=9.970um, total accepted move=9.970um, average move=9.970um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.575fF, total=53.382fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.575fF, total=53.382fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=249.437fF fall=234.630fF), of which (rise=53.382fF fall=53.382fF) is wire, and (rise=196.055fF fall=181.248fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:01:34 mem=2838.5M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2838.5MB
Summary Report:
Instances move: 0 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2838.5MB
*** Finished place_detail (0:01:34 mem=2838.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3552   5820 
[NR-eGR]  metal3   (3H)          4820   1816 
[NR-eGR]  metal4   (4V)          2184    133 
[NR-eGR]  metal5   (5H)           174    109 
[NR-eGR]  metal6   (6V)           470      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11200  12535 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13752um
[NR-eGR] Total length: 11200um, number of vias: 12535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2838.46 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2838.465M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.105fF, total=53.919fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.105fF, total=53.919fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by pin 'clk'.
100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.105fF, total=53.919fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.105fF, total=53.919fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.105fF, total=53.919fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:01:34 mem=2838.6M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 34 insts, mean move: 1.53 um, max move: 3.18 um 
	Max move on inst (U480): (19.95, 39.48) --> (20.33, 42.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2825.7MB
Summary Report:
Instances move: 34 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 3.18 um (Instance: U480) (19.95, 39.48) -> (20.33, 42.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2825.7MB
*** Finished place_detail (0:01:34 mem=2825.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3552   5820 
[NR-eGR]  metal3   (3H)          4820   1816 
[NR-eGR]  metal4   (4V)          2184    133 
[NR-eGR]  metal5   (5H)           174    109 
[NR-eGR]  metal6   (6V)           470      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11200  12535 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11200um, number of vias: 12535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2830.68 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug 15 14:15:06 2025
#
#num needed restored net=0
#need_extraction net=0 (total=1400)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 537 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 141 um.
#Total wire length on LAYER metal3 = 256 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 4 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 471
#Up-Via Summary (total 471):
#           
#-----------------------
# metal1            169
# metal2            199
# metal3            101
# metal4              2
#-----------------------
#                   471 
#
#Start routing data preparation on Fri Aug 15 14:15:06 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.22 (MB), peak = 2054.09 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1937.63 (MB), peak = 2054.09 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             877 ( 62.6%)
#          3             269 ( 19.2%)
#          4              53 (  3.8%)
#          5              54 (  3.9%)
#          6               6 (  0.4%)
#          7              16 (  1.1%)
#          8              20 (  1.4%)
#          9              13 (  0.9%)
#  10  -  19              66 (  4.7%)
#  20  -  29               2 (  0.1%)
#  60  -  69               1 (  0.1%)
#  80  -  89               2 (  0.1%)
#  100 - 199               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1400 nets, 1380 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            3 ( 0.2%)
#  Clock                          3
#  Extra space                    3
#  Prefer layer range          1380
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       1377 ( 99.8%)
#             metal3           metal4           3 (  0.2%)
#
#3 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.75 (MB)
#Total memory = 1942.63 (MB)
#Peak memory = 2054.09 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 127 um.
#Total wire length on LAYER metal3 = 254 um.
#Total wire length on LAYER metal4 = 134 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 483
#Up-Via Summary (total 483):
#           
#-----------------------
# metal1            169
# metal2            235
# metal3             79
#-----------------------
#                   483 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.24 (MB)
#Total memory = 1939.19 (MB)
#Peak memory = 2054.09 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.20 (MB), peak = 2054.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 554 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 294 um.
#Total wire length on LAYER metal4 = 207 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 467
#Up-Via Summary (total 467):
#           
#-----------------------
# metal1            169
# metal2            164
# metal3            134
#-----------------------
#                   467 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (MB)
#Total memory = 1942.20 (MB)
#Peak memory = 2054.09 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (MB)
#Total memory = 1942.20 (MB)
#Peak memory = 2054.09 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 23.73 (MB)
#Total memory = 1949.37 (MB)
#Peak memory = 2054.09 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug 15 14:15:07 2025
#
        NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2855.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.29% V. EstWL: 9.657200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        10( 0.31%)         1( 0.03%)   ( 0.34%) 
[NR-eGR]  metal3 ( 3)         2( 0.06%)         1( 0.03%)   ( 0.09%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.05%)         2( 0.01%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3477   5795 
[NR-eGR]  metal3   (3H)          4836   1841 
[NR-eGR]  metal4   (4V)          2273    159 
[NR-eGR]  metal5   (5H)           232    128 
[NR-eGR]  metal6   (6V)           447      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11267  12582 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11267um, number of vias: 12582
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2855.30 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.1 real=0:00:01.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2855.301M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     2      26.068      48.253
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         2      26.068      48.253
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              165
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                165
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        7.773
  Leaf       546.010
  Total      553.783
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        166.815
  Total       166.815
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     48.253     0.816     49.068
  Leaf     147.802    56.212    204.014
  Total    196.055    57.028    253.082
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  147.802     0.896       0.002      0.891    0.897
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       1       0.002       0.000      0.002    0.002    {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071       2       0.012       0.001      0.011    0.013    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X32    buffer      2        26.068
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2927.29)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2959.12 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2959.12 CPU=0:00:00.1 REAL=0:00:01.0)
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198297
	 Executing: set_clock_latency -source -early -min -rise -0.0198297 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198297
	 Executing: set_clock_latency -source -late -min -rise -0.0198297 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -early -min -fall -0.0191115 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -late -min -fall -0.0191115 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260539
	 Executing: set_clock_latency -source -early -max -rise -0.0260539 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260539
	 Executing: set_clock_latency -source -late -max -rise -0.0260539 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -early -max -fall -0.026443 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -late -max -fall -0.026443 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
  cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
  sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.212fF, total=57.028fF
  wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X32: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:10.8 real=0:00:10.9)
Runtime Summary
===============
Clock Runtime:  (62%) Core CTS           3.09 (Init 1.07, Construction 0.59, Implementation 0.91, eGRPC 0.15, PostConditioning 0.11, Other 0.27)
Clock Runtime:  (25%) CTS services       1.25 (RefinePlace 0.09, EarlyGlobalClock 0.26, NanoRoute 0.85, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          0.63 (Init 0.08, CongRepair/EGR-DP 0.14, TimingUpdate 0.41, Other 0.00)
Clock Runtime: (100%) Total              4.96

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.0/0:00:05.1 (1.0), totSession cpu/real = 0:01:36.2/0:17:32.9 (0.1), mem = 2844.0M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1954.7M, totSessionCpu=0:01:36 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:36.3/0:17:32.9 (0.1), mem = 2844.0M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1978.0M, totSessionCpu=0:01:37 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2868.0M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3069.23)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3064.75 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3064.75 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:37 mem=3064.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.770%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2086.7M, totSessionCpu=0:01:37 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:37.2/0:17:33.8 (0.1), mem = 2976.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.2/0:17:33.9 (0.1), mem = 2976.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:01:37.2/0:17:33.9 (0.1), mem = 2976.7M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.2/0:17:33.9 (0.1), mem = 2976.7M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:37.4/0:17:34.1 (0.1), mem = 2993.0M
*** Starting optimizing excluded clock nets MEM= 2993.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2993.0M) ***
*** Starting optimizing excluded clock nets MEM= 2993.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2993.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.5/0:17:34.1 (0.1), mem = 2993.0M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:01:37.5/0:17:34.2 (0.1), mem = 2993.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.5/0:17:34.2 (0.1), mem = 2993.1M
*info: 3 clock nets excluded
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|   0.000|   0.000|   70.77%|   0:00:00.0| 3051.4M|nangate_view_setup|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3051.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3051.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:37.8/0:17:34.5 (0.1), mem = 2992.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:37.8/0:17:34.5 (0.1), mem = 3047.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 70.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.77%|        -|   0.002|   0.000|   0:00:00.0| 3051.5M|
|   70.77%|        0|   0.002|   0.000|   0:00:01.0| 3056.0M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3056.0M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3056.0M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3056.0M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3056.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 70.77
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** Starting place_detail (0:01:38 mem=3054.0M) ***
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3038.0MB
Summary Report:
Instances move: 0 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3038.0MB
*** Finished place_detail (0:01:38 mem=3038.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3038.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3074.1M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:38.2/0:17:34.9 (0.1), mem = 3074.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2998.04M, totSessionCpu=0:01:38).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:01:38 mem=2998.0M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[1]
**WARN: [IO pin not placed] preload_addr[0]
**WARN: [IO pin not placed] preload_data[7]
**WARN: [IO pin not placed] preload_data[6]
**WARN: [IO pin not placed] preload_data[5]
**WARN: [IO pin not placed] preload_data[4]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 62 / 62 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 223931.2432911345968023
Move report: Detail placement moves 188 insts, mean move: 1.57 um, max move: 7.17 um 
	Max move on inst (U537): (18.43, 46.48) --> (22.80, 49.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2967.0MB
Summary Report:
Instances move: 188 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 7.17 um (Instance: U537) (18.43, 46.48) -> (22.8, 49.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2967.0MB
*** Finished place_detail (0:01:38 mem=2967.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2955.53)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3014.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3014.74 CPU=0:00:00.2 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.31% V. EstWL: 9.585800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.38%)   ( 0.38%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3488   5749 
[NR-eGR]  metal3   (3H)          4757   1809 
[NR-eGR]  metal4   (4V)          2265    149 
[NR-eGR]  metal5   (5H)           235    116 
[NR-eGR]  metal6   (6V)           422      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11168  12482 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13737um
[NR-eGR] Total length: 11168um, number of vias: 12482
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2968.22 MB )
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2968.223M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:38.9/0:17:35.6 (0.1), mem = 3003.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:01:39.0/0:17:35.6 (0.1), mem = 3003.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3001.3)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3026.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3026.97 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:39.3/0:17:35.9 (0.1), mem = 3027.0M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.77%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|       0| 70.79%| 0:00:00.0|  3097.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.79%| 0:00:00.0|  3097.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3097.1M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:39.4/0:17:36.1 (0.1), mem = 3014.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:01:39 mem=3014.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.400%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3014.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 2.16 um, max move: 2.16 um 
	Max move on inst (FE_OFC17_n570): (25.46, 50.68) --> (24.70, 49.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2985.1MB
Summary Report:
Instances move: 1 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 2.16 um (Instance: FE_OFC17_n570) (25.46, 50.68) -> (24.7, 49.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2985.1MB
*** Finished place_detail (0:01:39 mem=2985.1M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1399 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1159 and nets=1401 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3042.746M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3040.75)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3025.79 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3025.79 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:40 mem=3025.8M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:04, real = 0:00:03, mem = 2103.3M, totSessionCpu=0:01:40 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2103.9M, totSessionCpu=0:01:40 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           3.74              5          0.000 ns          0.006 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.91             10          0.000 ns          0.006 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 94 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:14.8/0:00:16.2 (0.9), totSession cpu/real = 0:01:40.3/0:17:38.2 (0.1), mem = 3038.1M
% End ccopt_design (date=08/15 14:15:13, total cpu=0:00:14.8, real=0:00:16.0, peak res=2122.6M, current mem=2005.0M)
@@file 10: set_db opt_drv_fix_max_cap true
@@file 11: set_db opt_drv_fix_max_tran true
@@file 12: set_db opt_fix_fanout_load true
@file 13:
@file 14: # Fix -hold
@@file 15: opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2005.0M, totSessionCpu=0:01:40 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #1 [begin] : totSession cpu/real = 0:01:40.3/0:17:38.2 (0.1), mem = 2906.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:40.3/0:17:38.2 (0.1), mem = 2906.1M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2009.5M, totSessionCpu=0:01:47 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2906.2M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:01:46.8/0:17:44.7 (0.1), mem = 3110.9M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:47 mem=3005.9M ***
*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:47.0/0:17:44.9 (0.1), mem = 3005.9M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3026.94)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3041.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3041.54 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:48 mem=3041.5M)

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:48 mem=3073.5M ***
OPTC: user 20.0
Done building hold timer [3983 node(s), 9194 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:48 mem=3073.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:48 mem=3073.5M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.020  | -0.134  |
|           TNS (ns):| -21.909 | -0.442  | -21.483 |
|    Violating Paths:|   245   |   31    |   216   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2114.1M, totSessionCpu=0:01:48 **
*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:01:48.2/0:17:46.1 (0.1), mem = 3016.7M
*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:48.2/0:17:46.1 (0.1), mem = 3016.7M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:48 mem=3073.9M density=70.793% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3083.9M|
|   1|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3083.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3083.9M|
|   1|  -0.185|   -25.54|     178|         79|       0(     0)|   72.70%|   0:00:00.0|  3125.1M|
|   2|  -0.185|   -25.49|     165|         13|       0(     0)|   73.00%|   0:00:00.0|  3125.1M|
|   3|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3125.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 92 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3133.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:49 mem=3133.1M density=72.998% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           33 cells of type 'BUF_X1' used
*info:           53 cells of type 'CLKBUF_X1' used
*info:            6 cells of type 'CLKBUF_X3' used

*** Starting place_detail (0:01:49 mem=3117.1M) ***
Total net bbox length = 1.398e+04 (6.247e+03 7.735e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3101.1MB
Summary Report:
Instances move: 0 (out of 1249 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.398e+04 (6.247e+03 7.735e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3101.1MB
*** Finished place_detail (0:01:49 mem=3101.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3101.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3117.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:49 mem=3127.1M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:48.9/0:17:46.8 (0.1), mem = 3034.0M
*** Steiner Routed Nets: 12.743%; Threshold: 100; Threshold for Hold: 100
Re-routed 18 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3034.027M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3022.51)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3049.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3049.72 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00425
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.795800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3081.72 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2091.0M, totSessionCpu=0:01:49 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3014.23)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3041.44 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3041.44 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:50 mem=3041.4M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2984.95)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3044.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3044.16 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:50 mem=3044.2M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2129.5M, totSessionCpu=0:01:50 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           10.3             11          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:00:10.3/0:00:11.5 (0.9), totSession cpu/real = 0:01:50.6/0:17:49.7 (0.1), mem = 3019.3M
@file 16:
@file 17: # Check timing
@@file 18: time_design -post_cts
*** time_design #2 [begin] : totSession cpu/real = 0:01:50.6/0:17:49.7 (0.1), mem = 3019.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2930.3M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.16 sec
Total Real time: 2.0 sec
Total Memory Usage: 2930.527344 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:00.2/0:00:01.3 (0.1), totSession cpu/real = 0:01:50.7/0:17:50.9 (0.1), mem = 2930.5M
@@file 19: time_design -post_cts -hold
*** time_design #3 [begin] : totSession cpu/real = 0:01:50.7/0:17:50.9 (0.1), mem = 2930.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2913.0M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2919.04)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2962.25 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2962.25 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:51 mem=2962.2M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.45 sec
Total Real time: 0.0 sec
Total Memory Usage: 2898.753906 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:51.2/0:17:51.4 (0.1), mem = 2898.8M
@file 20:
#@ End verbose source: _4_CTS.tcl
0
@innovus 25> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 26> opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2004.7M, totSessionCpu=0:01:52 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #2 [begin] : totSession cpu/real = 0:01:52.1/0:18:15.1 (0.1), mem = 2898.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:01:52.1/0:18:15.1 (0.1), mem = 2898.8M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2028.2M, totSessionCpu=0:01:59 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2924.3M)
*** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:01:59.0/0:18:22.0 (0.1), mem = 2924.3M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:59 mem=2930.3M ***
*** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:01:59.2/0:18:22.1 (0.1), mem = 2930.3M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2930.32)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2973.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2973.54 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:00 mem=2973.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:00 mem=2973.5M ***
OPTC: user 20.0
Done building hold timer [4166 node(s), 9376 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:00 mem=2989.5M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2978.02)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2973.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2973.54 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:00 mem=2973.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:00 mem=2973.5M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 | -0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2051.9M, totSessionCpu=0:02:00 **
*** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:02:00.3/0:18:23.3 (0.1), mem = 2945.5M
*** HoldOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:02:00.3/0:18:23.3 (0.1), mem = 2945.5M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:00 mem=3160.3M density=72.998% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3160.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:01 mem=3160.3M density=72.998% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:01 mem=3160.3M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:00.5/0:18:23.5 (0.1), mem = 3056.2M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3094.38 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.795800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 3094.38 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2146.7M, totSessionCpu=0:02:01 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3075.39)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3073.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3073.98 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:01 mem=3074.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:10, mem = 2180.0M, totSessionCpu=0:02:02 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          11.18             37          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #2 [finish] : cpu/real = 0:00:09.7/0:00:10.9 (0.9), totSession cpu/real = 0:02:01.8/0:18:25.9 (0.1), mem = 3073.8M
@innovus 27> 

@innovus 27> 
@innovus 27> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 28> opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2116.8M, totSessionCpu=0:02:06 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #3 [begin] : totSession cpu/real = 0:02:05.9/0:20:18.6 (0.1), mem = 2999.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:02:05.9/0:20:18.6 (0.1), mem = 2999.8M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2077.7M, totSessionCpu=0:02:13 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2956.8M)
*** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:06.8/0:00:06.9 (1.0), totSession cpu/real = 0:02:12.8/0:20:25.5 (0.1), mem = 2956.8M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:13 mem=2962.8M ***
*** BuildHoldData #1 [begin] (opt_design #3) : totSession cpu/real = 0:02:12.9/0:20:25.6 (0.1), mem = 2962.8M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2985.82)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3000.42 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3000.42 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:13 mem=3000.4M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:13 mem=3000.4M ***
OPTC: user 20.0
Done building hold timer [4166 node(s), 9376 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:14 mem=3016.4M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:14 mem=3051.4M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:09, mem = 2087.4M, totSessionCpu=0:02:14 **
*** BuildHoldData #1 [finish] (opt_design #3) : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:02:14.2/0:20:26.9 (0.1), mem = 2969.5M
*** HoldOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:02:14.2/0:20:26.9 (0.1), mem = 2969.5M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:02:14 mem=3184.3M density=72.998% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3184.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:02:14 mem=3184.3M density=72.998% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:02:14 mem=3184.3M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:14.4/0:20:27.1 (0.1), mem = 3083.2M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3121.37 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.795800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3121.37 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2185.9M, totSessionCpu=0:02:14 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3102.38)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3100.97 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3100.97 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:15 mem=3101.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:11, mem = 2223.2M, totSessionCpu=0:02:15 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          13.84            123          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #3 [finish] : cpu/real = 0:00:09.7/0:00:10.9 (0.9), totSession cpu/real = 0:02:15.6/0:20:29.5 (0.1), mem = 3112.7M
@innovus 29> gui_select -point {-2.50450 6.84750}
@innovus 30> ccopt_design 

% Begin ccopt_design (date=08/15 14:34:41, mem=2138.7M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:02:41.3/0:37:06.5 (0.1), mem = 3027.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5047):	Found 3 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3027.7M, init mem=3027.7M)
*info: Placed = 1251           (Fixed = 2)
*info: Unplaced = 0           
Placement Density:73.00%(2536/3474)
Placement Density (including fixed std cells):73.00%(2536/3474)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3027.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:47.0/0:37:12.1 (0.1), mem = 3027.7M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 165 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 165 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3027.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.795800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3523   5959 
[NR-eGR]  metal3   (3H)          4926   1855 
[NR-eGR]  metal4   (4V)          2324    160 
[NR-eGR]  metal5   (5H)           227    129 
[NR-eGR]  metal6   (6V)           442      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11442  12948 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13982um
[NR-eGR] Total length: 11442um, number of vias: 12948
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 3018.23 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
    cts_target_skew is set for at least one object
    cts_target_skew_wire is set for at least one object
  Private non-default attributes:
    cts_clock_nets_detailed_routed: true (default: false)
    cts_exp_use_early_global_min_max_route_layers: false (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3465.840um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       165
  Delay constrained sinks:     165
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 165 clock sinks

Clock DAG stats initial state:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
Clock DAG library cell distribution initial state {count}:
   Bufs: BUF_X32: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:02:48 mem=3008.4M) ***
Total net bbox length = 1.398e+04 (6.235e+03 7.744e+03) (ext = 5.126e+03)
Move report: Detail placement moves 12 insts, mean move: 1.85 um, max move: 4.58 um 
	Max move on inst (U442): (18.24, 47.88) --> (17.86, 52.08)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.4MB
Summary Report:
Instances move: 12 (out of 1251 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 4.58 um (Instance: U442) (18.24, 47.88) -> (17.86, 52.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Total net bbox length = 1.401e+04 (6.243e+03 7.768e+03) (ext = 5.126e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.4MB
*** Finished place_detail (0:02:48 mem=2995.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.122fF, leaf=52.123fF, total=55.245fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1473 nets ( ignored 1470 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.208000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.674000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.433600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.901200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.833600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3613   6000 
[NR-eGR]  metal3   (3H)          4868   1816 
[NR-eGR]  metal4   (4V)          2262    169 
[NR-eGR]  metal5   (5H)           250    129 
[NR-eGR]  metal6   (6V)           442      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11435  12959 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14011um
[NR-eGR] Total length: 11435um, number of vias: 12959
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           145   205 
[NR-eGR]  metal3   (3H)           235    95 
[NR-eGR]  metal4   (4V)           145     9 
[NR-eGR]  metal5   (5H)            23     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          547   478 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 194um
[NR-eGR] Total length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3008.60 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:02:48.4/0:37:13.7 (0.1), mem = 3008.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 687
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.27% V. EstWL: 9.830800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        15( 0.47%)         1( 0.03%)   ( 0.50%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        15( 0.06%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3008.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3580   5989 
[NR-eGR]  metal3   (3H)          4868   1848 
[NR-eGR]  metal4   (4V)          2266    167 
[NR-eGR]  metal5   (5H)           247    131 
[NR-eGR]  metal6   (6V)           502      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11463  12978 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14011um
[NR-eGR] Total length: 11463um, number of vias: 12978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 3008.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.7), totSession cpu/real = 0:02:48.5/0:37:13.7 (0.1), mem = 3008.6M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3008.598M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
    wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.136fF, leaf=52.007fF, total=55.143fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.545fF, leaf=53.704fF, total=55.249fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.628fF, leaf=54.071fF, total=54.699fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=196.055fF fall=181.248fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.628fF, leaf=54.071fF, total=54.699fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.628fF, leaf=54.071fF, total=54.699fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=9.970um, total accepted move=9.970um, average move=9.970um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.817fF, leaf=52.741fF, total=53.558fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.817fF, leaf=52.741fF, total=53.558fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=249.613fF fall=234.806fF), of which (rise=53.558fF fall=53.558fF) is wire, and (rise=196.055fF fall=181.248fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:02:50 mem=3008.8M) ***
Total net bbox length = 1.401e+04 (6.255e+03 7.758e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3008.8MB
Summary Report:
Instances move: 0 (out of 1251 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.401e+04 (6.255e+03 7.758e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3008.8MB
*** Finished place_detail (0:02:50 mem=3008.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1473 nets ( ignored 1470 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3576   5983 
[NR-eGR]  metal3   (3H)          4889   1854 
[NR-eGR]  metal4   (4V)          2258    160 
[NR-eGR]  metal5   (5H)           228    131 
[NR-eGR]  metal6   (6V)           502      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11453  12971 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14014um
[NR-eGR] Total length: 11453um, number of vias: 12971
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3008.81 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3008.809M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.824fF, leaf=53.247fF, total=54.071fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.824fF, leaf=53.247fF, total=54.071fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by pin 'clk'.
100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.824fF, leaf=53.247fF, total=54.071fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.824fF, leaf=53.247fF, total=54.071fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.824fF, leaf=53.247fF, total=54.071fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:02:50 mem=3009.0M) ***
Total net bbox length = 1.401e+04 (6.255e+03 7.758e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.0MB
Summary Report:
Instances move: 0 (out of 1251 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.401e+04 (6.255e+03 7.758e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2993.0MB
*** Finished place_detail (0:02:50 mem=2993.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1473 nets ( ignored 1470 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3576   5983 
[NR-eGR]  metal3   (3H)          4889   1854 
[NR-eGR]  metal4   (4V)          2258    160 
[NR-eGR]  metal5   (5H)           228    131 
[NR-eGR]  metal6   (6V)           502      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11453  12971 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14014um
[NR-eGR] Total length: 11453um, number of vias: 12971
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3000.96 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug 15 14:34:50 2025
#
#num needed restored net=0
#need_extraction net=0 (total=1493)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 537 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 141 um.
#Total wire length on LAYER metal3 = 256 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 4 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 471
#Up-Via Summary (total 471):
#           
#-----------------------
# metal1            169
# metal2            199
# metal3            101
# metal4              2
#-----------------------
#                   471 
#
#Start routing data preparation on Fri Aug 15 14:34:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2117.12 (MB), peak = 2268.81 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2121.17 (MB), peak = 2268.81 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             969 ( 64.9%)
#          3             269 ( 18.0%)
#          4              53 (  3.5%)
#          5              54 (  3.6%)
#          6               8 (  0.5%)
#          7              16 (  1.1%)
#          8              20 (  1.3%)
#          9              13 (  0.9%)
#  10  -  19              65 (  4.4%)
#  20  -  29               2 (  0.1%)
#  60  -  69               1 (  0.1%)
#  80  -  89               2 (  0.1%)
#  100 - 199               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1493 nets, 1473 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            3 ( 0.2%)
#  Clock                          3
#  Extra space                    3
#  Prefer layer range          1473
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       1470 ( 99.8%)
#             metal3           metal4           3 (  0.2%)
#
#3 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.77 (MB)
#Total memory = 2127.30 (MB)
#Peak memory = 2268.81 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 127 um.
#Total wire length on LAYER metal3 = 254 um.
#Total wire length on LAYER metal4 = 134 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 483
#Up-Via Summary (total 483):
#           
#-----------------------
# metal1            169
# metal2            235
# metal3             79
#-----------------------
#                   483 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.34 (MB)
#Total memory = 2125.35 (MB)
#Peak memory = 2268.81 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1491 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2128.55 (MB), peak = 2268.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 554 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 294 um.
#Total wire length on LAYER metal4 = 207 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 467
#Up-Via Summary (total 467):
#           
#-----------------------
# metal1            169
# metal2            164
# metal3            134
#-----------------------
#                   467 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.20 (MB)
#Total memory = 2128.55 (MB)
#Peak memory = 2268.81 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.20 (MB)
#Total memory = 2128.55 (MB)
#Peak memory = 2268.81 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.57 (MB)
#Total memory = 2122.44 (MB)
#Peak memory = 2268.81 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug 15 14:34:51 2025
#
        NanoRoute done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3018.61 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.30% V. EstWL: 9.830800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.38%)         1( 0.03%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         3( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        15( 0.06%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4843 
[NR-eGR]  metal2   (2V)          3531   5951 
[NR-eGR]  metal3   (3H)          4925   1862 
[NR-eGR]  metal4   (4V)          2336    158 
[NR-eGR]  metal5   (5H)           224    131 
[NR-eGR]  metal6   (6V)           453      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11470  12947 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14014um
[NR-eGR] Total length: 11470um, number of vias: 12947
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 3018.61 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3018.613M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1490 (unrouted=20, trialRouted=1470, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     2      26.068      48.253
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         2      26.068      48.253
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              165
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                165
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        7.773
  Leaf       546.010
  Total      553.783
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        166.815
  Total       166.815
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     48.253     0.817     49.070
  Leaf     147.802    56.391    204.193
  Total    196.055    57.209    253.263
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  147.802     0.896       0.002      0.891    0.897
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       1       0.002       0.000      0.002    0.002    {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071       2       0.012       0.001      0.011    0.013    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X32    buffer      2        26.068
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view nangate_view_setup
   - Root pin clk of SDC clock clk in view nangate_view_hold

Setting all clocks to propagated mode.
nangate_constraint_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
  cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
  sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=0.817fF, leaf=56.391fF, total=57.209fF
  wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X32: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:10.2 real=0:00:10.4)
Runtime Summary
===============
Clock Runtime:  (69%) Core CTS           3.17 (Init 1.07, Construction 0.60, Implementation 0.94, eGRPC 0.16, PostConditioning 0.11, Other 0.27)
Clock Runtime:  (23%) CTS services       1.10 (RefinePlace 0.10, EarlyGlobalClock 0.26, NanoRoute 0.69, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          0.31 (Init 0.11, CongRepair/EGR-DP 0.15, TimingUpdate 0.06, Other 0.00)
Clock Runtime: (100%) Total              4.57

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:04.6/0:00:04.7 (1.0), totSession cpu/real = 0:02:51.6/0:37:16.9 (0.1), mem = 2997.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2097.0M, totSessionCpu=0:02:52 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:51.6/0:37:16.9 (0.1), mem = 2997.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2101.6M, totSessionCpu=0:02:52 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2999.6M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3202.35)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3181.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3181.86 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:52 mem=3181.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.980  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2212.9M, totSessionCpu=0:02:52 **
*** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:52.5/0:37:17.8 (0.1), mem = 3097.9M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:52.5/0:37:17.8 (0.1), mem = 3097.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:02:52.5/0:37:17.8 (0.1), mem = 3097.9M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:52.5/0:37:17.8 (0.1), mem = 3097.9M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:52.8/0:37:18.0 (0.1), mem = 3115.1M
*** Starting optimizing excluded clock nets MEM= 3115.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3115.1M) ***
*** Starting optimizing excluded clock nets MEM= 3115.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3115.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:52.8/0:37:18.1 (0.1), mem = 3115.1M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:52.8/0:37:18.1 (0.1), mem = 3115.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:52.8/0:37:18.1 (0.1), mem = 3115.3M
*info: 3 clock nets excluded
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|   0.000|   0.000|   73.00%|   0:00:00.0| 3173.5M|nangate_view_setup|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3173.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3173.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:53.1/0:37:18.4 (0.1), mem = 3114.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:53.2/0:37:18.5 (0.1), mem = 3169.7M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 73.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.00%|        -|   0.005|   0.000|   0:00:00.0| 3173.7M|
|   73.00%|        0|   0.005|   0.000|   0:00:00.0| 3178.2M|
|   73.00%|        0|   0.005|   0.000|   0:00:00.0| 3178.2M|
|   70.79%|       92|   0.005|   0.000|   0:00:01.0| 3199.2M|
|   70.76%|        1|   0.005|   0.000|   0:00:00.0| 3203.8M|
|   70.76%|        0|   0.005|   0.000|   0:00:00.0| 3203.8M|
|   70.76%|        0|   0.005|   0.000|   0:00:00.0| 3203.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 70.76
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting place_detail (0:02:54 mem=3203.8M) ***
Total net bbox length = 1.377e+04 (6.111e+03 7.660e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3187.8MB
Summary Report:
Instances move: 0 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.377e+04 (6.111e+03 7.660e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3187.8MB
*** Finished place_detail (0:02:54 mem=3187.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3187.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3203.8M) ***
*** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:53.6/0:37:18.9 (0.1), mem = 3203.8M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3123.69M, totSessionCpu=0:02:54).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:02:54 mem=3123.7M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[1]
**WARN: [IO pin not placed] preload_addr[0]
**WARN: [IO pin not placed] preload_data[7]
**WARN: [IO pin not placed] preload_data[6]
**WARN: [IO pin not placed] preload_data[5]
**WARN: [IO pin not placed] preload_data[4]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 62 / 62 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 223205.1119251648487989
Move report: Detail placement moves 84 insts, mean move: 1.64 um, max move: 4.58 um 
	Max move on inst (U442): (17.86, 52.08) --> (18.24, 47.88)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3091.7MB
Summary Report:
Instances move: 84 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 1.64 um
Max displacement: 4.58 um (Instance: U442) (17.86, 52.08) -> (18.24, 47.88)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3091.7MB
*** Finished place_detail (0:02:54 mem=3091.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3080.18)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3139.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3139.39 CPU=0:00:00.2 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1381 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.37% V. EstWL: 9.562000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.38%)         1( 0.03%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         3( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4 ( 4)         1( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         1( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        17( 0.07%)         1( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4659 
[NR-eGR]  metal2   (2V)          3505   5750 
[NR-eGR]  metal3   (3H)          4800   1791 
[NR-eGR]  metal4   (4V)          2277    129 
[NR-eGR]  metal5   (5H)           194     97 
[NR-eGR]  metal6   (6V)           360      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11137  12426 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13729um
[NR-eGR] Total length: 11137um, number of vias: 12426
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 3091.87 MB )
Extraction called for design 'top' of instances=1159 and nets=1401 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3091.871M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:54.4/0:37:19.7 (0.1), mem = 3126.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:02:54.4/0:37:19.8 (0.1), mem = 3126.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3124.95)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3140.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3140.08 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:02:54.8/0:37:20.1 (0.1), mem = 3140.1M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.76%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.76%| 0:00:00.0|  3191.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3191.2M) ***

*** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:54.8/0:37:20.2 (0.1), mem = 3130.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:02:55 mem=3130.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.303%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3130.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3098.1MB
Summary Report:
Instances move: 0 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3098.1MB
*** Finished place_detail (0:02:55 mem=3098.1M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1399 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1159 and nets=1401 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3158.723M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3156.72)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3155.32 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3155.32 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:55 mem=3155.3M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:04, real = 0:00:03, mem = 2231.0M, totSessionCpu=0:02:55 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  1.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.763%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2231.6M, totSessionCpu=0:02:55 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.005 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           3.95              5          0.000 ns          0.005 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.73             10          0.000 ns          0.005 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-5046        3  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 98 warning(s), 1 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:14.6/0:00:15.9 (0.9), totSession cpu/real = 0:02:55.9/0:37:22.4 (0.1), mem = 3155.7M
% End ccopt_design (date=08/15 14:34:57, total cpu=0:00:14.6, real=0:00:16.0, peak res=2233.2M, current mem=2131.5M)
@innovus 31> man IMPCCOPT-2215

@innovus 32> read_db top_Pre_CTS/
% Begin load design ... (date=08/15 14:39:35, mem=2129.1M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Design top was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2701.855M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
**WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 14:12:18 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 14:39:37, mem=1753.7M)
*** Begin netlist parsing (mem=2735.9M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.v.bin'

*** Memory Usage v#1 (Current mem = 2741.859M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2741.9M) ***
% End Load netlist data ... (date=08/15 14:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1762.3M, current mem=1762.3M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1156 stdCell insts.

*** Memory Usage v#1 (Current mem = 2765.859M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on <default> path group
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group

viaInitial starts at Fri Aug 15 14:39:38 2025
viaInitial ends at Fri Aug 15 14:39:38 2025
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.gz (mem = 2995.1M).
% Begin Load floorplan data ... (date=08/15 14:39:38, mem=2030.5M)
*info: reset 1398 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2030.5M, current mem=2030.5M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=2030.5M, current mem=2030.5M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 14:39:39, mem=2030.5M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2030.9M, current mem=2030.9M)
Loading place ...
% Begin Load placement data ... (date=08/15 14:39:39, mem=2030.9M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2996.1M) ***
Total net length = 8.482e+03 (3.869e+03 4.613e+03) (ext = 5.150e+02)
% End Load placement data ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2031.0M, current mem=2031.0M)
Reading PG file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Aug 15 14:12:17 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2993.1M) ***
% Begin Load routing data ... (date=08/15 14:39:39, mem=2031.0M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025 Format: 20.1) ...
*** Total 1398 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2997.1M) ***
% End Load routing data ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2035.0M, current mem=2035.0M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3000.1M) ***
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin Load power constraints ... (date=08/15 14:39:39, mem=2035.6M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2035.6M, current mem=2035.6M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 14:39:39, mem=2057.1M)
AAE DB initialization (MEM=3025.17 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=08/15 14:39:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2057.7M, current mem=2057.7M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
% End load design ... (date=08/15 14:39:39, total cpu=0:00:04.0, real=0:00:04.0, peak res=2129.1M, current mem=2057.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 32 warning(s), 0 error(s)

0
@innovus 33> source  _4_CTS.tcl 
#@ Begin verbose source (pre): source  _4_CTS.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@file 2: # CTS + Fix hold
@file 3:
@file 4: # Buffer information
@@file 5: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 6: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
@file 7: set_ccopt_property buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
**ERROR: (IMPSE-110):	File '_4_CTS.tcl' line 7: invalid command name "set_ccopt_property".
#@ End verbose source _4_CTS.tcl
invalid command name "set_ccopt_property"
invalid command name "set_ccopt_property"
@innovus 34> set_ccopt_property buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
invalid command name "set_ccopt_property"
invalid command name "set_ccopt_property"
@innovus 35> source  _4_CTS.tcl 

#@ Begin verbose source (pre): source  _4_CTS.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@file 2: # CTS + Fix hold
@file 3:
@file 4: # Buffer information
@@file 5: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 6: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}  
@file 7:
@file 8: # CTS OPT : ccopt
@@file 9: ccopt_design
% Begin ccopt_design (date=08/15 14:40:22, mem=2057.8M)
Turning off fast DC mode.
*** ccopt_design #3 [begin] : totSession cpu/real = 0:03:08.8/0:42:46.9 (0.1), mem = 3025.2M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 165 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 165 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3035.2M, init mem=3035.3M)
*info: Placed = 1156          
*info: Unplaced = 0           
Placement Density:70.02%(2433/3474)
Placement Density (including fixed std cells):70.02%(2433/3474)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3035.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:14.6/0:42:52.7 (0.1), mem = 3035.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 165 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 165 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 9.979200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3662   5948 
[NR-eGR]  metal3   (3H)          4789   1701 
[NR-eGR]  metal4   (4V)          2182     96 
[NR-eGR]  metal5   (5H)           158     71 
[NR-eGR]  metal6   (6V)           271      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11062  12469 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13595um
[NR-eGR] Total length: 11062um, number of vias: 12469
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 500um, number of vias: 518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2980.31 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3465.840um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       165
  Delay constrained sinks:     165
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 165 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:03:16 mem=3036.2M) ***
Total net bbox length = 1.369e+04 (6.100e+03 7.588e+03) (ext = 5.126e+03)
Move report: Detail placement moves 33 insts, mean move: 2.01 um, max move: 4.96 um 
	Max move on inst (U521): (18.43, 47.88) --> (17.67, 43.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3007.2MB
Summary Report:
Instances move: 33 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 2.01 um
Max displacement: 4.96 um (Instance: U521) (18.43, 47.88) -> (17.67, 43.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 1.375e+04 (6.114e+03 7.635e+03) (ext = 5.126e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3007.2MB
*** Finished place_detail (0:03:16 mem=3007.2M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 167).
    The largest move was 1.4 um for acc_reg_out_reg[14]1.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.139fF, leaf=51.794fF, total=54.932fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.208000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.674000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.433600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.901200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.833600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3596   5876 
[NR-eGR]  metal3   (3H)          4793   1727 
[NR-eGR]  metal4   (4V)          2273    101 
[NR-eGR]  metal5   (5H)           178     68 
[NR-eGR]  metal6   (6V)           270      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11109  12429 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11109um, number of vias: 12429
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           145   205 
[NR-eGR]  metal3   (3H)           235    95 
[NR-eGR]  metal4   (4V)           145     9 
[NR-eGR]  metal5   (5H)            23     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          547   478 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 194um
[NR-eGR] Total length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3020.37 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #3) : totSession cpu/real = 0:03:16.1/0:42:54.2 (0.1), mem = 3020.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 687
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 9.601200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)         1( 0.03%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.02%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3020.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3555   5819 
[NR-eGR]  metal3   (3H)          4796   1802 
[NR-eGR]  metal4   (4V)          2191    142 
[NR-eGR]  metal5   (5H)           192    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11205  12531 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11205um, number of vias: 12531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 3020.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:03:16.1/0:42:54.3 (0.1), mem = 3020.4M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3020.371M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
    wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=196.055fF fall=181.248fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=9.970um, total accepted move=9.970um, average move=9.970um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.556fF, total=53.363fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.556fF, total=53.363fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=249.418fF fall=234.611fF), of which (rise=53.363fF fall=53.363fF) is wire, and (rise=196.055fF fall=181.248fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:03:18 mem=3020.6M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3020.6MB
Summary Report:
Instances move: 0 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3020.6MB
*** Finished place_detail (0:03:18 mem=3020.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3551   5813 
[NR-eGR]  metal3   (3H)          4817   1808 
[NR-eGR]  metal4   (4V)          2183    135 
[NR-eGR]  metal5   (5H)           173    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11195  12524 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13752um
[NR-eGR] Total length: 11195um, number of vias: 12524
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3020.58 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3020.582M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by pin 'clk'.
100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:03:18 mem=3020.7M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 34 insts, mean move: 1.53 um, max move: 3.18 um 
	Max move on inst (U480): (19.95, 39.48) --> (20.33, 42.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3007.8MB
Summary Report:
Instances move: 34 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 3.18 um (Instance: U480) (19.95, 39.48) -> (20.33, 42.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3007.8MB
*** Finished place_detail (0:03:18 mem=3007.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3551   5813 
[NR-eGR]  metal3   (3H)          4817   1808 
[NR-eGR]  metal4   (4V)          2183    135 
[NR-eGR]  metal5   (5H)           173    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11195  12524 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11195um, number of vias: 12524
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3012.79 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug 15 14:40:31 2025
#
#create default rule from bind_ndr_rule rule=0x7f3144ae4060 0x7f3121012018
#num needed restored net=0
#need_extraction net=0 (total=1400)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 537 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 141 um.
#Total wire length on LAYER metal3 = 256 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 4 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 471
#Up-Via Summary (total 471):
#           
#-----------------------
# metal1            169
# metal2            199
# metal3            101
# metal4              2
#-----------------------
#                   471 
#
#Start routing data preparation on Fri Aug 15 14:40:31 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.23 (MB), peak = 2268.81 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.29 (MB), peak = 2268.81 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             877 ( 62.6%)
#          3             269 ( 19.2%)
#          4              53 (  3.8%)
#          5              54 (  3.9%)
#          6               6 (  0.4%)
#          7              16 (  1.1%)
#          8              20 (  1.4%)
#          9              13 (  0.9%)
#  10  -  19              66 (  4.7%)
#  20  -  29               2 (  0.1%)
#  60  -  69               1 (  0.1%)
#  80  -  89               2 (  0.1%)
#  100 - 199               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1400 nets, 1380 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            3 ( 0.2%)
#  Clock                          3
#  Extra space                    3
#  Prefer layer range          1380
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       1377 ( 99.8%)
#             metal3           metal4           3 (  0.2%)
#
#3 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.58 (MB)
#Total memory = 2073.02 (MB)
#Peak memory = 2268.81 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 127 um.
#Total wire length on LAYER metal3 = 254 um.
#Total wire length on LAYER metal4 = 134 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 483
#Up-Via Summary (total 483):
#           
#-----------------------
# metal1            169
# metal2            235
# metal3             79
#-----------------------
#                   483 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.60 (MB)
#Total memory = 2071.26 (MB)
#Peak memory = 2268.81 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2072.99 (MB), peak = 2268.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 554 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 294 um.
#Total wire length on LAYER metal4 = 207 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 467
#Up-Via Summary (total 467):
#           
#-----------------------
# metal1            169
# metal2            164
# metal3            134
#-----------------------
#                   467 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.73 (MB)
#Total memory = 2072.99 (MB)
#Peak memory = 2268.81 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.73 (MB)
#Total memory = 2072.99 (MB)
#Peak memory = 2268.81 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.32 (MB)
#Total memory = 2066.57 (MB)
#Peak memory = 2268.81 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug 15 14:40:32 2025
#
        NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3039.08 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.29% V. EstWL: 9.657200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        10( 0.31%)         1( 0.03%)   ( 0.34%) 
[NR-eGR]  metal3 ( 3)         2( 0.06%)         1( 0.03%)   ( 0.09%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.05%)         2( 0.01%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3468   5793 
[NR-eGR]  metal3   (3H)          4809   1834 
[NR-eGR]  metal4   (4V)          2275    169 
[NR-eGR]  metal5   (5H)           259    134 
[NR-eGR]  metal6   (6V)           453      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11265  12589 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11265um, number of vias: 12589
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3039.08 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3039.082M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     2      26.068      48.253
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         2      26.068      48.253
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              165
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                165
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        7.773
  Leaf       546.010
  Total      553.783
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        166.815
  Total       166.815
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     48.253     0.816     49.068
  Leaf     147.802    56.184    203.986
  Total    196.055    57.000    253.055
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  147.802     0.896       0.002      0.891    0.897
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       1       0.002       0.000      0.002    0.002    {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071       2       0.012       0.001      0.011    0.013    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X32    buffer      2        26.068
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3110.81)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3169.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3169.71 CPU=0:00:00.2 REAL=0:00:01.0)
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260533
	 Executing: set_clock_latency -source -early -max -rise -0.0260533 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260533
	 Executing: set_clock_latency -source -late -max -rise -0.0260533 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -early -max -fall -0.026443 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -late -max -fall -0.026443 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198291
	 Executing: set_clock_latency -source -early -min -rise -0.0198291 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198291
	 Executing: set_clock_latency -source -late -min -rise -0.0198291 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -early -min -fall -0.0191115 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -late -min -fall -0.0191115 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
  cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
  sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
  wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X32: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:10.9 real=0:00:11.0)
Runtime Summary
===============
Clock Runtime:  (62%) Core CTS           3.16 (Init 1.08, Construction 0.60, Implementation 0.93, eGRPC 0.16, PostConditioning 0.11, Other 0.27)
Clock Runtime:  (25%) CTS services       1.27 (RefinePlace 0.10, EarlyGlobalClock 0.26, NanoRoute 0.88, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          0.65 (Init 0.09, CongRepair/EGR-DP 0.14, TimingUpdate 0.42, Other 0.00)
Clock Runtime: (100%) Total              5.08

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #3) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:03:19.7/0:42:58.0 (0.1), mem = 3051.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2061.9M, totSessionCpu=0:03:20 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:19.8/0:42:58.0 (0.1), mem = 3051.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2095.8M, totSessionCpu=0:03:20 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3075.6M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3276.82)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3272.34 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3272.34 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:21 mem=3272.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.770%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2215.9M, totSessionCpu=0:03:21 **
*** InitOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:20.7/0:42:58.9 (0.1), mem = 3184.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:20.7/0:42:58.9 (0.1), mem = 3186.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:20.7/0:42:58.9 (0.1), mem = 3186.3M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:20.7/0:42:58.9 (0.1), mem = 3186.3M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:20.9/0:42:59.1 (0.1), mem = 3200.6M
*** Starting optimizing excluded clock nets MEM= 3200.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3200.6M) ***
*** Starting optimizing excluded clock nets MEM= 3200.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3200.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:20.9/0:42:59.2 (0.1), mem = 3200.6M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:03:21.0/0:42:59.2 (0.1), mem = 3200.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:21.0/0:42:59.2 (0.1), mem = 3200.7M
*info: 3 clock nets excluded
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|   0.000|   0.000|   70.77%|   0:00:00.0| 3258.0M|nangate_view_setup|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3258.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3258.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:21.3/0:42:59.5 (0.1), mem = 3198.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:21.3/0:42:59.6 (0.1), mem = 3254.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 70.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.77%|        -|   0.002|   0.000|   0:00:00.0| 3258.1M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3258.1M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3258.1M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3258.1M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3258.1M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3258.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 70.77
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** Starting place_detail (0:03:22 mem=3258.1M) ***
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3242.1MB
Summary Report:
Instances move: 0 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3242.1MB
*** Finished place_detail (0:03:22 mem=3242.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3242.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3277.2M) ***
*** AreaOpt #1 [finish] (ccopt_design #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:21.7/0:42:59.9 (0.1), mem = 3277.2M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3201.14M, totSessionCpu=0:03:22).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:03:22 mem=3201.1M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[1]
**WARN: [IO pin not placed] preload_addr[0]
**WARN: [IO pin not placed] preload_data[7]
**WARN: [IO pin not placed] preload_data[6]
**WARN: [IO pin not placed] preload_data[5]
**WARN: [IO pin not placed] preload_data[4]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 62 / 62 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 223920.7086470286012627
Move report: Detail placement moves 188 insts, mean move: 1.57 um, max move: 7.17 um 
	Max move on inst (U537): (18.43, 46.48) --> (22.80, 49.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3169.1MB
Summary Report:
Instances move: 188 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 7.17 um (Instance: U537) (18.43, 46.48) -> (22.8, 49.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3169.1MB
*** Finished place_detail (0:03:22 mem=3169.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3157.62)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3216.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3216.83 CPU=0:00:00.2 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.32% V. EstWL: 9.585800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.38%)   ( 0.38%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3484   5749 
[NR-eGR]  metal3   (3H)          4751   1817 
[NR-eGR]  metal4   (4V)          2265    153 
[NR-eGR]  metal5   (5H)           249    118 
[NR-eGR]  metal6   (6V)           424      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11173  12496 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13737um
[NR-eGR] Total length: 11173um, number of vias: 12496
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3170.32 MB )
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3170.316M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:22.4/0:43:00.6 (0.1), mem = 3205.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:22.4/0:43:00.6 (0.1), mem = 3205.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3203.39)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3216.52 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3216.52 CPU=0:00:00.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #3) : totSession cpu/real = 0:03:22.6/0:43:00.9 (0.1), mem = 3216.5M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.77%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|       0| 70.79%| 0:00:00.0|  3291.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.79%| 0:00:00.0|  3291.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3291.2M) ***

*** DrvOpt #2 [finish] (ccopt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:03:22.8/0:43:01.0 (0.1), mem = 3208.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:03:23 mem=3208.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.400%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3208.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 2.16 um, max move: 2.16 um 
	Max move on inst (FE_OFC18_n570): (25.46, 50.68) --> (24.70, 49.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3179.2MB
Summary Report:
Instances move: 1 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 2.16 um (Instance: FE_OFC18_n570) (25.46, 50.68) -> (24.7, 49.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3179.2MB
*** Finished place_detail (0:03:23 mem=3179.2M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1399 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1159 and nets=1401 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3236.816M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3234.82)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3219.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3219.86 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:23 mem=3219.9M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2232.9M, totSessionCpu=0:03:23 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 2233.7M, totSessionCpu=0:03:23 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           3.66              5          0.000 ns          0.006 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.96             11          0.000 ns          0.006 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 103 warning(s), 1 error(s)

*** ccopt_design #3 [finish] : cpu/real = 0:00:14.9/0:00:16.1 (0.9), totSession cpu/real = 0:03:23.7/0:43:03.1 (0.1), mem = 3232.2M
% End ccopt_design (date=08/15 14:40:38, total cpu=0:00:14.9, real=0:00:16.0, peak res=2239.2M, current mem=2135.3M)
@@file 10: set_db opt_drv_fix_max_cap true
@@file 11: set_db opt_drv_fix_max_tran true
@@file 12: set_db opt_fix_fanout_load true
@file 13:
@file 14: # Fix -hold
@@file 15: opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2135.3M, totSessionCpu=0:03:24 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #4 [begin] : totSession cpu/real = 0:03:23.7/0:43:03.1 (0.1), mem = 3126.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:03:23.7/0:43:03.1 (0.1), mem = 3126.2M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2139.9M, totSessionCpu=0:03:30 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3126.2M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:03:30.3/0:43:09.7 (0.1), mem = 3301.3M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:30 mem=3197.3M ***
*** BuildHoldData #1 [begin] (opt_design #4) : totSession cpu/real = 0:03:30.4/0:43:09.8 (0.1), mem = 3197.3M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3218.32)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3232.92 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3232.92 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:31 mem=3232.9M)

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:31 mem=3264.9M ***
OPTC: user 20.0
Done building hold timer [3983 node(s), 9194 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:31 mem=3264.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:03:31 mem=3289.9M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.020  | -0.134  |
|           TNS (ns):| -21.909 | -0.442  | -21.483 |
|    Violating Paths:|   245   |   31    |   216   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2245.2M, totSessionCpu=0:03:32 **
*** BuildHoldData #1 [finish] (opt_design #4) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:31.6/0:43:11.0 (0.1), mem = 3220.0M
*** HoldOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:03:31.6/0:43:11.0 (0.1), mem = 3220.0M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:32 mem=3277.3M density=70.793% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3287.3M|
|   1|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3287.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3287.3M|
|   1|  -0.185|   -25.54|     178|         79|       0(     0)|   72.70%|   0:00:00.0|  3323.4M|
|   2|  -0.185|   -25.49|     165|         13|       0(     0)|   73.00%|   0:00:00.0|  3323.4M|
|   3|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3323.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 92 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3331.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:03:32 mem=3331.4M density=72.998% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           33 cells of type 'BUF_X1' used
*info:           53 cells of type 'CLKBUF_X1' used
*info:            6 cells of type 'CLKBUF_X3' used

*** Starting place_detail (0:03:32 mem=3318.4M) ***
Total net bbox length = 1.398e+04 (6.246e+03 7.736e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3302.4MB
Summary Report:
Instances move: 0 (out of 1249 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.398e+04 (6.246e+03 7.736e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3302.4MB
*** Finished place_detail (0:03:32 mem=3302.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3302.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3318.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:03:32 mem=3328.4M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:32.3/0:43:11.7 (0.1), mem = 3235.4M
*** Steiner Routed Nets: 12.743%; Threshold: 100; Threshold for Hold: 100
Re-routed 18 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3235.355M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3215.84)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3243.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3243.05 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00425
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.797200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3275.05 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2214.3M, totSessionCpu=0:03:33 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3206.56)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3233.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3233.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:33 mem=3233.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3178.28)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3237.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3237.49 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:34 mem=3237.5M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2252.3M, totSessionCpu=0:03:34 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          10.18             11          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #4 [finish] : cpu/real = 0:00:10.2/0:00:11.5 (0.9), totSession cpu/real = 0:03:33.9/0:43:14.5 (0.1), mem = 3210.7M
@file 16:
@file 17: # Check timing 
@@file 18: time_design -post_cts -hold
*** time_design #4 [begin] : totSession cpu/real = 0:03:33.9/0:43:14.6 (0.1), mem = 3210.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3131.2M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3137.18)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3180.39 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3180.39 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:34 mem=3180.4M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 1.0 sec
Total Memory Usage: 3114.894531 Mbytes
*** time_design #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:34.3/0:43:15.0 (0.1), mem = 3114.9M
@file 19:
#@ End verbose source: _4_CTS.tcl
0
@innovus 36> opt_design -post_cts -hold

**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2126.7M, totSessionCpu=0:03:35 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #5 [begin] : totSession cpu/real = 0:03:35.2/0:43:44.5 (0.1), mem = 3114.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #5) : totSession cpu/real = 0:03:35.2/0:43:44.5 (0.1), mem = 3114.9M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2150.0M, totSessionCpu=0:03:42 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3138.7M)
*** InitOpt #1 [finish] (opt_design #5) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:03:41.6/0:43:50.9 (0.1), mem = 3138.7M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:42 mem=3144.7M ***
*** BuildHoldData #1 [begin] (opt_design #5) : totSession cpu/real = 0:03:41.7/0:43:51.0 (0.1), mem = 3144.7M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3144.71)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3187.92 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3187.92 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:42 mem=3187.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:42 mem=3187.9M ***
OPTC: user 20.0
Done building hold timer [4166 node(s), 9376 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:42 mem=3203.9M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3192.4)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3187.92 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3187.92 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:43 mem=3187.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:43 mem=3187.9M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 | -0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2171.2M, totSessionCpu=0:03:43 **
*** BuildHoldData #1 [finish] (opt_design #5) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:42.7/0:43:52.1 (0.1), mem = 3154.9M
*** HoldOpt #1 [begin] (opt_design #5) : totSession cpu/real = 0:03:42.7/0:43:52.1 (0.1), mem = 3154.9M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:43 mem=3349.4M density=72.998% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
|   1|  -0.134|   -20.78|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3349.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:43 mem=3349.4M density=72.998% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:43 mem=3349.4M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #5) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:43.0/0:43:52.3 (0.1), mem = 3244.3M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3282.45 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.797200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3282.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2265.6M, totSessionCpu=0:03:43 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3263.46)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3262.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3262.05 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:43 mem=3262.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:10, mem = 2304.4M, totSessionCpu=0:03:44 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          10.26             40          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #5 [finish] : cpu/real = 0:00:08.9/0:00:10.1 (0.9), totSession cpu/real = 0:03:44.2/0:43:54.6 (0.1), mem = 3274.8M
0
@innovus 37> set_db assign_pins_edit_in_batch true
@innovus 38> edit_pin -fix_overlap 1 -side Top -layer 7 -assign 0.0 0.0 -pin preload_valid
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 39> set_db assign_pins_edit_in_batch false
@innovus 40> set_db assign_pins_edit_in_batch true
@innovus 41> edit_pin -fix_overlap 1 -side Top -layer 8 -assign 0.0 0.0 -pin clk
**WARN: (IMPPTN-1520):	Pin 'clk' of partition 'top' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [0.93 78.96].
Type 'man IMPPTN-1520' for more detail.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 42> set_db assign_pins_edit_in_batch false
@innovus 43> set_db assign_pins_edit_in_batch true
@innovus 44> edit_pin -pin_width 0.4 -pin_depth 0.4 -fix_overlap 1 -unit micron -spread_direction clockwise -side Top -layer 8 -spread_type start -spacing 0.8 -start 0.925 78.96 -pin clk
Successfully placed the IO pin clk at location (0.9250 78.9600) on layer metal8.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 45> set_db assign_pins_edit_in_batch false
@innovus 46> **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
set_db assign_pins_edit_in_batch true
@innovus 47> edit_pin -pin_width 0.4 -pin_depth 0.4 -fix_overlap 1 -side Top -layer 1 -assign 0.925 78.96 -pin clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 48> set_db assign_pins_edit_in_batch false
@innovus 49> set_db assign_pins_edit_in_batch true
@innovus 50> edit_pin -fix_overlap 1 -side Right -layer 8 -assign 0.0 0.0 -pin {{result_flat[0]} {result_flat[1]} {result_flat[2]} {result_flat[3]} {result_flat[4]} {result_flat[5]} {result_flat[6]} {result_flat[7]} {result_flat[8]} {result_flat[9]} {result_flat[10]} {result_flat[11]} {result_flat[12]} {result_flat[13]} {result_flat[14]} {result_flat[15]} {result_flat[16]} {result_flat[17]} {result_flat[18]} {result_flat[19]} {result_flat[20]} {result_flat[21]} {result_flat[22]} {result_flat[23]} {result_flat[24]} {result_flat[25]} {result_flat[26]} {result_flat[27]} {result_flat[28]} {result_flat[29]} {result_flat[30]} {result_flat[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
**WARN: (IMPPTN-1520):	Pin 'result_flat[0]' of partition 'top' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [79.23 78.19].
Type 'man IMPPTN-1520' for more detail.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 51> set_db assign_pins_edit_in_batch false
@innovus 52> set_db assign_pins_edit_in_batch true
@innovus 53> edit_pin -fix_overlap 1 -unit micron -spread_direction clockwise -side Right -layer 8 -spread_type center -spacing 0.8 -pin {{result_flat[0]} {result_flat[1]} {result_flat[2]} {result_flat[3]} {result_flat[4]} {result_flat[5]} {result_flat[6]} {result_flat[7]} {result_flat[8]} {result_flat[9]} {result_flat[10]} {result_flat[11]} {result_flat[12]} {result_flat[13]} {result_flat[14]} {result_flat[15]} {result_flat[16]} {result_flat[17]} {result_flat[18]} {result_flat[19]} {result_flat[20]} {result_flat[21]} {result_flat[22]} {result_flat[23]} {result_flat[24]} {result_flat[25]} {result_flat[26]} {result_flat[27]} {result_flat[28]} {result_flat[29]} {result_flat[30]} {result_flat[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3205.8M).
@innovus 54> set_db assign_pins_edit_in_batch false
@innovus 55> setPinAssignMode -top_layer M8 -bottom_layer M7
invalid command name "setPinAssignMode"
invalid command name "setPinAssignMode"
@innovus 56> read_db top_Pre_CTS/
% Begin load design ... (date=08/15 15:08:18, mem=2221.5M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2835.012M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
**WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 14:12:18 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 15:08:21, mem=1827.3M)
*** Begin netlist parsing (mem=2869.0M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.v.bin'

*** Memory Usage v#1 (Current mem = 2875.016M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2875.0M) ***
% End Load netlist data ... (date=08/15 15:08:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1836.4M, current mem=1836.4M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1156 stdCell insts.

*** Memory Usage v#1 (Current mem = 2899.016M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on <default> path group
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group

viaInitial starts at Fri Aug 15 15:08:22 2025
viaInitial ends at Fri Aug 15 15:08:22 2025
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.gz (mem = 3124.2M).
% Begin Load floorplan data ... (date=08/15 15:08:22, mem=2102.9M)
*info: reset 1398 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2104.9M, current mem=2104.9M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=2104.9M, current mem=2102.9M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 15:08:23, mem=2102.9M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2103.0M, current mem=2103.0M)
Loading place ...
% Begin Load placement data ... (date=08/15 15:08:23, mem=2103.0M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3125.2M) ***
Total net length = 8.482e+03 (3.869e+03 4.613e+03) (ext = 5.150e+02)
% End Load placement data ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2103.1M, current mem=2103.1M)
Reading PG file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Aug 15 14:12:17 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3122.2M) ***
% Begin Load routing data ... (date=08/15 15:08:23, mem=2103.1M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025 Format: 20.1) ...
*** Total 1398 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3126.2M) ***
% End Load routing data ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2107.1M, current mem=2107.1M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3129.2M) ***
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin Load power constraints ... (date=08/15 15:08:23, mem=2107.2M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2107.2M, current mem=2107.2M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 15:08:23, mem=2128.6M)
AAE DB initialization (MEM=3146.33 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=08/15 15:08:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2129.2M, current mem=2129.2M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
% End load design ... (date=08/15 15:08:23, total cpu=0:00:04.0, real=0:00:05.0, peak res=2221.5M, current mem=2129.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 32 warning(s), 0 error(s)

0
@innovus 65> source _4_CTS.tcl 

#@ Begin verbose source (pre): source _4_CTS.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@file 2: # CTS + Fix hold
@file 3:
@file 4: # Buffer information
@@file 5: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 6: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}  
@file 7:
@file 8: # CTS OPT : ccopt
@file 9: creat_clock_tree_spec
**ERROR: (IMPSE-110):	File '_4_CTS.tcl' line 9: invalid command name "creat_clock_tree_spec".
#@ End verbose source _4_CTS.tcl
invalid command name "creat_clock_tree_spec"
invalid command name "creat_clock_tree_spec"
@innovus 66> create_clock_tree_spec 

Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 165 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 165 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@innovus 67> read_db top_Pre_CTS/

% Begin load design ... (date=08/15 15:09:32, mem=2116.5M)
**WARN: (IMPIMEX-4017):	reset_design cannot reset some internal state of applications or global settings, so it is not reliable enough to use in a real flow.
**WARN: (IMPSYC-6379):	reset_design cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after reset_design.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2879.332M, initial mem = 495.000M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
**WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
Turning on fast DC mode.
Loading design 'top' saved by 'Innovus' '21.18-s099_1' on 'Fri Aug 15 14:12:18 2025'.
Reading nangate_libset_worst timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/SIMAX/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
nangate_tc_fast nangate_tc_worst nangate_tc_typical
nangate_rc_typical

Loading LEF file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/viewDefinition.tcl
% Begin Load netlist data ... (date=08/15 15:09:35, mem=1826.2M)
*** Begin netlist parsing (mem=2897.3M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.v.bin'

*** Memory Usage v#1 (Current mem = 2903.336M, initial mem = 495.000M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2903.3M) ***
% End Load netlist data ... (date=08/15 15:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1837.6M, current mem=1837.6M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 1156 stdCell insts.

*** Memory Usage v#1 (Current mem = 2903.336M, initial mem = 495.000M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on <default> path group
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group

viaInitial starts at Fri Aug 15 15:09:35 2025
viaInitial ends at Fri Aug 15 15:09:35 2025
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
**WARN: analysis view nangate_view_hold not found, use default_view_setup
**WARN: analysis view nangate_view_setup not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.gz (mem = 3126.5M).
% Begin Load floorplan data ... (date=08/15 15:09:35, mem=2104.0M)
*info: reset 1398 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 158460 157920)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2104.0M, current mem=2104.0M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=2104.0M, current mem=2104.0M)
Reading congestion map file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=08/15 15:09:36, mem=2104.0M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2104.1M, current mem=2104.1M)
Loading place ...
% Begin Load placement data ... (date=08/15 15:09:36, mem=2104.1M)
Reading placement file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3127.5M) ***
Total net length = 8.482e+03 (3.869e+03 4.613e+03) (ext = 5.150e+02)
% End Load placement data ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2104.2M, current mem=2104.2M)
Reading PG file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Aug 15 14:12:17 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3124.5M) ***
% Begin Load routing data ... (date=08/15 15:09:36, mem=2104.2M)
Reading routing file - /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Aug 15 14:12:17 2025 Format: 20.1) ...
*** Total 1398 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3128.5M) ***
% End Load routing data ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2108.2M, current mem=2108.2M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3131.5M) ***
add_rings command will ignore shorts while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
add_stripes will ignore design rule checking when generating stripes.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin Load power constraints ... (date=08/15 15:09:36, mem=2108.6M)
source /home/lunayang/Documents/SIMAX/layout/layout_4/top_Pre_CTS/top_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2108.6M, current mem=2108.6M)
nangate_delay_corner_typical nangate_delay_corner_fast nangate_delay_corner_worst
% Begin load AAE data ... (date=08/15 15:09:36, mem=2130.1M)
AAE DB initialization (MEM=3155.65 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=08/15 15:09:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2130.7M, current mem=2130.7M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
% End load design ... (date=08/15 15:09:36, total cpu=0:00:03.9, real=0:00:05.0, peak res=2130.9M, current mem=2130.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPSYC-6379          1  reset_design cannot completely reset all...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
WARNING   IMPIMEX-4017         1  reset_design cannot reset some internal ...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 32 warning(s), 0 error(s)

0
@innovus 68> source _4_CTS.tcl 
#@ Begin verbose source (pre): source _4_CTS.tcl 
@file 1: # Version 1.0 Yue Yang 8-15-2025
@file 2: # CTS + Fix hold
@file 3:
@file 4: # Buffer information
@@file 5: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 6: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}  
@file 7:
@file 8: # CTS OPT : ccopt
@@file 9: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 165 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 165 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@@file 10: ccopt_design
% Begin ccopt_design (date=08/15 15:09:40, mem=2118.0M)
Turning off fast DC mode.
*** ccopt_design #4 [begin] : totSession cpu/real = 0:04:39.1/1:12:05.5 (0.1), mem = 3110.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    {}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3110.7M, init mem=3110.8M)
*info: Placed = 1156          
*info: Unplaced = 0           
Placement Density:70.02%(2433/3474)
Placement Density (including fixed std cells):70.02%(2433/3474)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3110.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:44.7/1:12:11.1 (0.1), mem = 3110.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 165 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 165 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3110.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1378 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1378
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1378 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 9.979200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4653 
[NR-eGR]  metal2   (2V)          3662   5948 
[NR-eGR]  metal3   (3H)          4789   1701 
[NR-eGR]  metal4   (4V)          2182     96 
[NR-eGR]  metal5   (5H)           158     71 
[NR-eGR]  metal6   (6V)           271      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11062  12469 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13595um
[NR-eGR] Total length: 11062um, number of vias: 12469
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 500um, number of vias: 518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3110.79 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3465.840um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       165
  Delay constrained sinks:     165
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 165 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:04:46 mem=3166.6M) ***
Total net bbox length = 1.369e+04 (6.100e+03 7.588e+03) (ext = 5.126e+03)
Move report: Detail placement moves 33 insts, mean move: 2.01 um, max move: 4.96 um 
	Max move on inst (U521): (18.43, 47.88) --> (17.67, 43.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3137.7MB
Summary Report:
Instances move: 33 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 2.01 um
Max displacement: 4.96 um (Instance: U521) (18.43, 47.88) -> (17.67, 43.68)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 1.375e+04 (6.114e+03 7.635e+03) (ext = 5.126e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3137.7MB
*** Finished place_detail (0:04:46 mem=3137.7M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 167).
    The largest move was 1.4 um for acc_reg_out_reg[14]1.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.139fF, leaf=51.794fF, total=54.932fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.034, avg=0.027, sd=0.004], skew [0.013 vs 0.040], 100% {0.021, 0.034} (wid=0.016 ws=0.014) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.208000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.674000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.433600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.901200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.833600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3596   5876 
[NR-eGR]  metal3   (3H)          4793   1727 
[NR-eGR]  metal4   (4V)          2273    101 
[NR-eGR]  metal5   (5H)           178     68 
[NR-eGR]  metal6   (6V)           270      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11109  12429 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11109um, number of vias: 12429
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           145   205 
[NR-eGR]  metal3   (3H)           235    95 
[NR-eGR]  metal4   (4V)           145     9 
[NR-eGR]  metal5   (5H)            23     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          547   478 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 194um
[NR-eGR] Total length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 547um, number of vias: 478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3150.85 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #4) : totSession cpu/real = 0:04:46.1/1:12:12.6 (0.1), mem = 3150.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 687
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 9.601200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         5( 0.16%)         1( 0.03%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.02%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3150.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3555   5819 
[NR-eGR]  metal3   (3H)          4796   1802 
[NR-eGR]  metal4   (4V)          2191    142 
[NR-eGR]  metal5   (5H)           192    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11205  12531 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13749um
[NR-eGR] Total length: 11205um, number of vias: 12531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 3150.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #4) : cpu/real = 0:00:00.0/0:00:00.1 (0.6), totSession cpu/real = 0:04:46.2/1:12:12.6 (0.1), mem = 3150.8M
    Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3150.848M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
    wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035, avg=0.028, sd=0.004], skew [0.014 vs 0.040], 100% {0.021, 0.035} (wid=0.016 ws=0.014) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=3.145fF, leaf=51.812fF, total=54.957fF
      wire lengths     : top=0.000um, trunk=30.342um, leaf=495.924um, total=526.266um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=164.710um, total=164.710um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.014ns sd=0.003ns min=0.012ns max=0.016ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.035], skew [0.014 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
          wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
    wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029], skew [0.007 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=1.546fF, leaf=53.517fF, total=55.063fF
      wire lengths     : top=0.000um, trunk=14.893um, leaf=512.744um, total=527.637um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.029, avg=0.026, sd=0.002], skew [0.007 vs 0.040], 100% {0.022, 0.029} (wid=0.011 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=196.055fF fall=181.248fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.624fF, leaf=53.862fF, total=54.486fF
      wire lengths     : top=0.000um, trunk=5.809um, leaf=516.144um, total=521.953um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=170.425um, total=170.425um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.027, sd=0.002], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.012 ws=0.008) (gid=0.019 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=9.970um, total accepted move=9.970um, average move=9.970um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.556fF, total=53.363fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.807fF, leaf=52.556fF, total=53.363fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=503.624um, total=511.397um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.001ns min=0.012ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.030, avg=0.026, sd=0.003], skew [0.008 vs 0.040], 100% {0.022, 0.030} (wid=0.011 ws=0.008) (gid=0.019 gs=0.000)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=249.418fF fall=234.611fF), of which (rise=53.363fF fall=53.363fF) is wire, and (rise=196.055fF fall=181.248fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:04:48 mem=3151.1M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3151.1MB
Summary Report:
Instances move: 0 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3151.1MB
*** Finished place_detail (0:04:48 mem=3151.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3551   5813 
[NR-eGR]  metal3   (3H)          4817   1808 
[NR-eGR]  metal4   (4V)          2183    135 
[NR-eGR]  metal5   (5H)           173    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11195  12524 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13752um
[NR-eGR] Total length: 11195um, number of vias: 12524
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3151.06 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3151.059M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by pin 'clk'.
100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
            misc counts      : r=1, pp=0
            cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
            cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
            sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
            wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031], skew [0.009 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
          misc counts      : r=1, pp=0
          cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
          cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
          sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=0.815fF, leaf=53.088fF, total=53.902fF
          wire lengths     : top=0.000um, trunk=7.773um, leaf=529.810um, total=537.583um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=2 avg=0.013ns sd=0.002ns min=0.012ns max=0.014ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.021, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.021, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:04:48 mem=3151.2M) ***
Total net bbox length = 1.375e+04 (6.127e+03 7.626e+03) (ext = 5.150e+03)
Move report: Detail placement moves 34 insts, mean move: 1.53 um, max move: 3.18 um 
	Max move on inst (U480): (19.95, 39.48) --> (20.33, 42.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3138.3MB
Summary Report:
Instances move: 34 (out of 1158 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 3.18 um (Instance: U480) (19.95, 39.48) -> (20.33, 42.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3138.3MB
*** Finished place_detail (0:04:48 mem=3138.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 167).
  Restoring place_status_cts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8507 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8507
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1380 nets ( ignored 1377 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.012000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.562000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.429400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.902600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.865800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3551   5813 
[NR-eGR]  metal3   (3H)          4817   1808 
[NR-eGR]  metal4   (4V)          2183    135 
[NR-eGR]  metal5   (5H)           173    111 
[NR-eGR]  metal6   (6V)           472      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11195  12524 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11195um, number of vias: 12524
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   169 
[NR-eGR]  metal2   (2V)           141   199 
[NR-eGR]  metal3   (3H)           256   101 
[NR-eGR]  metal4   (4V)           136     2 
[NR-eGR]  metal5   (5H)             4     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          537   471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 172um
[NR-eGR] Total length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 537um, number of vias: 471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3143.27 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug 15 15:09:49 2025
#
#create default rule from bind_ndr_rule rule=0x7f311709e690 0x7f312fd1e018
#num needed restored net=0
#need_extraction net=0 (total=1400)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 537 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 141 um.
#Total wire length on LAYER metal3 = 256 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 4 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 471
#Up-Via Summary (total 471):
#           
#-----------------------
# metal1            169
# metal2            199
# metal3            101
# metal4              2
#-----------------------
#                   471 
#
#Start routing data preparation on Fri Aug 15 15:09:49 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2135.37 (MB), peak = 2345.15 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2139.43 (MB), peak = 2345.15 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             877 ( 62.6%)
#          3             269 ( 19.2%)
#          4              53 (  3.8%)
#          5              54 (  3.9%)
#          6               6 (  0.4%)
#          7              16 (  1.1%)
#          8              20 (  1.4%)
#          9              13 (  0.9%)
#  10  -  19              66 (  4.7%)
#  20  -  29               2 (  0.1%)
#  60  -  69               1 (  0.1%)
#  80  -  89               2 (  0.1%)
#  100 - 199               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1400 nets, 1380 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            3 ( 0.2%)
#  Clock                          3
#  Extra space                    3
#  Prefer layer range          1380
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       1377 ( 99.8%)
#             metal3           metal4           3 (  0.2%)
#
#3 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.51 (MB)
#Total memory = 2141.53 (MB)
#Peak memory = 2345.15 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 515 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 127 um.
#Total wire length on LAYER metal3 = 254 um.
#Total wire length on LAYER metal4 = 134 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 483
#Up-Via Summary (total 483):
#           
#-----------------------
# metal1            169
# metal2            235
# metal3             79
#-----------------------
#                   483 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.21 (MB)
#Total memory = 2139.79 (MB)
#Peak memory = 2345.15 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1398 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2145.04 (MB), peak = 2345.15 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 554 um.
#Total half perimeter of net bounding box = 178 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 294 um.
#Total wire length on LAYER metal4 = 207 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 467
#Up-Via Summary (total 467):
#           
#-----------------------
# metal1            169
# metal2            164
# metal3            134
#-----------------------
#                   467 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.26 (MB)
#Total memory = 2145.04 (MB)
#Peak memory = 2345.15 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.26 (MB)
#Total memory = 2145.04 (MB)
#Peak memory = 2345.15 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.65 (MB)
#Total memory = 2141.40 (MB)
#Peak memory = 2345.15 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug 15 15:09:50 2025
#
        NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3170.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.29% V. EstWL: 9.657200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        10( 0.31%)         1( 0.03%)   ( 0.34%) 
[NR-eGR]  metal3 ( 3)         2( 0.06%)         1( 0.03%)   ( 0.09%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.05%)         2( 0.01%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3468   5793 
[NR-eGR]  metal3   (3H)          4809   1834 
[NR-eGR]  metal4   (4V)          2275    169 
[NR-eGR]  metal5   (5H)           259    134 
[NR-eGR]  metal6   (6V)           453      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11265  12589 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13803um
[NR-eGR] Total length: 11265um, number of vias: 12589
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 3170.79 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 3170.785M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031], skew [0.009 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
      misc counts      : r=1, pp=0
      cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
      cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
      sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
      wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X32: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
        misc counts      : r=1, pp=0
        cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
        cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
        sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
        wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X32: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1397 (unrouted=20, trialRouted=1377, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
    misc counts      : r=1, pp=0
    cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
    cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
    sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
    wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X32: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     2      26.068      48.253
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         2      26.068      48.253
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              165
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                165
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        7.773
  Leaf       546.010
  Total      553.783
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        166.815
  Total       166.815
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     48.253     0.816     49.068
  Leaf     147.802    56.184    203.986
  Total    196.055    57.000    253.055
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  147.802     0.896       0.002      0.891    0.897
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       1       0.002       0.000      0.002    0.002    {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071       2       0.012       0.001      0.011    0.013    {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X32    buffer      2        26.068
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.022     0.031     0.009       0.040         0.009           0.009           0.026        0.003     100% {0.022, 0.031}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3242.51)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3296.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3296.89 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260533
	 Executing: set_clock_latency -source -early -max -rise -0.0260533 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.0260533
	 Executing: set_clock_latency -source -late -max -rise -0.0260533 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -early -max -fall -0.026443 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.026443
	 Executing: set_clock_latency -source -late -max -fall -0.026443 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198291
	 Executing: set_clock_latency -source -early -min -rise -0.0198291 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0198291
	 Executing: set_clock_latency -source -late -min -rise -0.0198291 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -early -min -fall -0.0191115 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0191115
	 Executing: set_clock_latency -source -late -min -fall -0.0191115 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=165, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=165
  misc counts      : r=1, pp=0
  cell areas       : b=26.068um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=26.068um^2
  cell capacitance : b=48.253fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=48.253fF
  sink capacitance : total=147.802fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=0.816fF, leaf=56.184fF, total=57.000fF
  wire lengths     : top=0.000um, trunk=7.773um, leaf=546.010um, total=553.783um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=166.815um, total=166.815um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=2 avg=0.012ns sd=0.001ns min=0.011ns max=0.013ns {2 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X32: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.022, max=0.031, avg=0.026, sd=0.003], skew [0.009 vs 0.040], 100% {0.022, 0.031} (wid=0.012 ws=0.009) (gid=0.019 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:10.8 real=0:00:10.9)
Runtime Summary
===============
Clock Runtime:  (63%) Core CTS           3.27 (Init 1.07, Construction 0.63, Implementation 1.00, eGRPC 0.17, PostConditioning 0.12, Other 0.27)
Clock Runtime:  (24%) CTS services       1.28 (RefinePlace 0.10, EarlyGlobalClock 0.26, NanoRoute 0.88, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:  (11%) Other CTS          0.59 (Init 0.09, CongRepair/EGR-DP 0.14, TimingUpdate 0.37, Other 0.00)
Clock Runtime: (100%) Total              5.14

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #4) : cpu/real = 0:00:05.2/0:00:05.3 (1.0), totSession cpu/real = 0:04:49.9/1:12:16.4 (0.1), mem = 3179.7M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2128.6M, totSessionCpu=0:04:50 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:49.9/1:12:16.4 (0.1), mem = 3179.7M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2165.9M, totSessionCpu=0:04:50 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3203.8M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3405)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3400.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3400.52 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:04:51 mem=3400.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.770%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2286.5M, totSessionCpu=0:04:51 **
*** InitOpt #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:50.7/1:12:17.2 (0.1), mem = 3313.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:50.8/1:12:17.3 (0.1), mem = 3315.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:04:50.8/1:12:17.3 (0.1), mem = 3315.5M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:50.8/1:12:17.3 (0.1), mem = 3315.5M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:51.0/1:12:17.5 (0.1), mem = 3329.8M
*** Starting optimizing excluded clock nets MEM= 3329.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3329.8M) ***
*** Starting optimizing excluded clock nets MEM= 3329.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3329.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:51.0/1:12:17.5 (0.1), mem = 3329.8M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:51.1/1:12:17.5 (0.1), mem = 3329.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:51.1/1:12:17.6 (0.1), mem = 3329.9M
*info: 3 clock nets excluded
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+
|   0.000|   0.000|   70.77%|   0:00:00.0| 3387.1M|nangate_view_setup|       NA| NA                       |
+--------+--------+---------+------------+--------+------------------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3387.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3387.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:51.3/1:12:17.8 (0.1), mem = 3328.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:51.4/1:12:17.9 (0.1), mem = 3383.3M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 70.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.77%|        -|   0.002|   0.000|   0:00:00.0| 3387.3M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3387.3M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3387.3M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3387.3M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3387.3M|
|   70.77%|        0|   0.002|   0.000|   0:00:00.0| 3387.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 70.77
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting place_detail (0:04:52 mem=3387.3M) ***
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3371.3MB
Summary Report:
Instances move: 0 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.380e+04 (6.144e+03 7.659e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3371.3MB
*** Finished place_detail (0:04:52 mem=3371.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3371.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3406.4M) ***
*** AreaOpt #1 [finish] (ccopt_design #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:51.7/1:12:18.2 (0.1), mem = 3406.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3330.32M, totSessionCpu=0:04:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:04:52 mem=3330.3M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[1]
**WARN: [IO pin not placed] preload_addr[0]
**WARN: [IO pin not placed] preload_data[7]
**WARN: [IO pin not placed] preload_data[6]
**WARN: [IO pin not placed] preload_data[5]
**WARN: [IO pin not placed] preload_data[4]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 62 / 62 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 223920.7086470286012627
Move report: Detail placement moves 188 insts, mean move: 1.57 um, max move: 7.17 um 
	Max move on inst (U537): (18.43, 46.48) --> (22.80, 49.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3298.3MB
Summary Report:
Instances move: 188 (out of 1156 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 7.17 um (Instance: U537) (18.43, 46.48) -> (22.8, 49.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3298.3MB
*** Finished place_detail (0:04:52 mem=3298.3M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3286.8)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3346.01 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3346.01 CPU=0:00:00.2 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1380 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 1377
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1377 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.32% V. EstWL: 9.585800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.38%)   ( 0.38%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   4657 
[NR-eGR]  metal2   (2V)          3484   5749 
[NR-eGR]  metal3   (3H)          4751   1817 
[NR-eGR]  metal4   (4V)          2265    153 
[NR-eGR]  metal5   (5H)           249    118 
[NR-eGR]  metal6   (6V)           424      2 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        11173  12496 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13737um
[NR-eGR] Total length: 11173um, number of vias: 12496
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3299.50 MB )
Extraction called for design 'top' of instances=1158 and nets=1400 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3299.496M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:52.5/1:12:19.0 (0.1), mem = 3334.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #4) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:52.5/1:12:19.0 (0.1), mem = 3334.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3332.57)
Total number of fetched objects 1495
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3345.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3345.7 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #4) : totSession cpu/real = 0:04:52.7/1:12:19.3 (0.1), mem = 3345.7M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.77%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|       0| 70.79%| 0:00:00.0|  3422.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 70.79%| 0:00:00.0|  3422.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3422.4M) ***

*** DrvOpt #2 [finish] (ccopt_design #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:52.9/1:12:19.4 (0.1), mem = 3342.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:04:53 mem=3342.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.400%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3342.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 2.16 um, max move: 2.16 um 
	Max move on inst (FE_OFC19_n570): (25.46, 50.68) --> (24.70, 49.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3313.4MB
Summary Report:
Instances move: 1 (out of 1157 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 2.16 um (Instance: FE_OFC19_n570) (25.46, 50.68) -> (24.7, 49.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3313.4MB
*** Finished place_detail (0:04:53 mem=3313.4M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1399 nets : 

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=1159 and nets=1401 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3370.996M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3369)
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3353.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3353.04 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:53 mem=3353.0M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:03, real = 0:00:04, mem = 2305.3M, totSessionCpu=0:04:53 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:05, mem = 2306.0M, totSessionCpu=0:04:53 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           3.58              5          0.000 ns          0.006 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           8.95             10          0.000 ns          0.006 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          62  %s : Net has unplaced terms or is connec...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 103 warning(s), 1 error(s)

*** ccopt_design #4 [finish] : cpu/real = 0:00:14.6/0:00:15.9 (0.9), totSession cpu/real = 0:04:53.7/1:12:21.4 (0.1), mem = 3365.4M
% End ccopt_design (date=08/15 15:09:56, total cpu=0:00:14.7, real=0:00:16.0, peak res=2308.0M, current mem=2207.7M)
@@file 11: set_db opt_drv_fix_max_cap true
@@file 12: set_db opt_drv_fix_max_tran true
@@file 13: set_db opt_fix_fanout_load true
@file 14:
@file 15: # Fix -hold
@@file 16: opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2207.7M, totSessionCpu=0:04:54 **
**WARN: (IMPOPT-576):	62 nets have unplaced terms. 
*** opt_design #6 [begin] : totSession cpu/real = 0:04:53.7/1:12:21.4 (0.1), mem = 3254.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #6) : totSession cpu/real = 0:04:53.7/1:12:21.4 (0.1), mem = 3254.4M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	x_vector_flat[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2212.5M, totSessionCpu=0:05:00 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3254.4M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #6) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:05:00.3/1:12:27.9 (0.1), mem = 3435.7M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:00 mem=3331.7M ***
*** BuildHoldData #1 [begin] (opt_design #6) : totSession cpu/real = 0:05:00.4/1:12:28.1 (0.1), mem = 3331.7M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3352.75)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1496
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3367.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3367.34 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:01 mem=3367.3M)

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:01 mem=3399.3M ***
OPTC: user 20.0
Done building hold timer [3983 node(s), 9194 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:05:01 mem=3399.3M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:01 mem=3424.4M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.020  | -0.134  |
|           TNS (ns):| -21.909 | -0.442  | -21.483 |
|    Violating Paths:|   245   |   31    |   216   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.793%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2317.3M, totSessionCpu=0:05:02 **
*** BuildHoldData #1 [finish] (opt_design #6) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:05:01.6/1:12:29.3 (0.1), mem = 3351.4M
*** HoldOpt #1 [begin] (opt_design #6) : totSession cpu/real = 0:05:01.6/1:12:29.3 (0.1), mem = 3351.4M
*info: Run opt_design holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:05:02 mem=3409.7M density=70.793% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3419.7M|
|   1|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3419.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.134|   -21.91|     245|          0|       0(     0)|   70.79%|   0:00:00.0|  3419.7M|
|   1|  -0.185|   -25.54|     178|         79|       0(     0)|   72.70%|   0:00:01.0|  3460.3M|
|   2|  -0.185|   -25.49|     165|         13|       0(     0)|   73.00%|   0:00:00.0|  3460.3M|
|   3|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3460.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 92 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
|   1|  -0.185|   -25.49|     165|          0|       0(     0)|   73.00%|   0:00:00.0|  3470.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:05:02 mem=3470.4M density=72.998% ***

*info:
*info: Added a total of 92 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           33 cells of type 'BUF_X1' used
*info:           53 cells of type 'CLKBUF_X1' used
*info:            6 cells of type 'CLKBUF_X3' used

*** Starting place_detail (0:05:02 mem=3457.4M) ***
Total net bbox length = 1.398e+04 (6.246e+03 7.736e+03) (ext = 5.150e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.4MB
Summary Report:
Instances move: 0 (out of 1249 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.398e+04 (6.246e+03 7.736e+03) (ext = 5.150e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.4MB
*** Finished place_detail (0:05:02 mem=3441.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3441.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3457.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:02 mem=3467.4M density=72.998%) ***
**INFO: total 489 insts, 460 nets marked don't touch
**INFO: total 489 insts, 460 nets marked don't touch DB property
**INFO: total 489 insts, 460 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #6) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:02.3/1:12:30.0 (0.1), mem = 3370.3M
*** Steiner Routed Nets: 12.743%; Threshold: 100; Threshold for Hold: 100
Re-routed 18 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'top' of instances=1251 and nets=1493 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3370.285M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3350.77)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3377.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3377.98 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00425
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 3709 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3709
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 576
[NR-eGR] Read 1473 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1470
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1470 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 9.797200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.41%)   ( 0.41%) 
[NR-eGR]  metal3 ( 3)         1( 0.03%)   ( 0.03%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 3409.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 2286.6M, totSessionCpu=0:05:03 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3341.49)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3368.7 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3368.7 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:05:03 mem=3368.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3315.21)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3374.42 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3374.42 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:03 mem=3374.4M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2326.8M, totSessionCpu=0:05:04 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.006 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          165
Multi-Bit FF Count           :            0
Total Bit Count              :          165
Total FF Count               :          165
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      147.802
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              165                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          10.09             11          0.000 ns          0.006 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #6 [finish] : cpu/real = 0:00:10.1/0:00:11.3 (0.9), totSession cpu/real = 0:05:03.9/1:12:32.6 (0.1), mem = 3348.6M
@file 17:
@file 18: # Check timing 
@@file 19: time_design -post_cts -hold
*** time_design #5 [begin] : totSession cpu/real = 0:05:03.9/1:12:32.6 (0.1), mem = 3348.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3263.1M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3269.11)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3312.32 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3312.32 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:05:04 mem=3312.3M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.134  | -0.000  | -0.134  |
|           TNS (ns):| -20.785 |  0.000  | -20.785 |
|    Violating Paths:|   166   |    1    |   165   |
|          All Paths:|   362   |   165   |   249   |
+--------------------+---------+---------+---------+

Density: 72.998%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 3246.824219 Mbytes
*** time_design #5 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:05:04.3/1:12:33.1 (0.1), mem = 3246.8M
@file 20:
#@ End verbose source: _4_CTS.tcl
0
@innovus 69> 