<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='203' ll='206' type='const llvm::CodeGenRegister::SuperRegList &amp; llvm::CodeGenRegister::getSuperRegs() const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='200'>// Get the list of super-registers in topological order, small to large.
    // This is valid after computeSubRegs visits all registers during RegBank
    // construction.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2417' u='c' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='926' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
