Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 11:53:27 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chua_uart_rng_control_sets_placed.rpt
| Design       : chua_uart_rng
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             118 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_tx_inst/tx1_out                        | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_tx_inst/bit_index[3]_i_1_n_0           | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_inst/E[0]                           | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | random_value                                | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_inst/baud_counter1                  | rst_IBUF         |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | uart_tx_inst/baud_counter[8]_i_1_n_0        | rst_IBUF         |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | uart_tx_inst/FSM_sequential_state_reg[0][0] | rst_IBUF         |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG |                                             | rst_IBUF         |               30 |            118 |         3.93 |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+


