# DigDesign
![DigDesign](https://github.com/JoeABR/DigDesign/settings)
This repo is about programming digital design circuits in Verilog, VHDL and System Verilog
i'll try to add even custome design circuits using mentor tanner tools
of course this repo is MIT License so feel free to copy and use the code as you like.
