INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/testbench_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_x_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_x_compare
INFO: [VRFC 10-311] analyzing module fifo_x_compare_0
INFO: [VRFC 10-311] analyzing module fifo_x_compare_1
INFO: [VRFC 10-311] analyzing module fifo_x_compare_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_x_memory
INFO: [VRFC 10-311] analyzing module fifo_x_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_x_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_x_wr_pf_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
WARNING: [VRFC 10-2845] overwriting previous definition of module crc [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
WARNING: [VRFC 10-2845] overwriting previous definition of module ethernet_port [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
WARNING: [VRFC 10-2845] overwriting previous definition of module ipsend [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
WARNING: [VRFC 10-2845] overwriting previous definition of module udp [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
