Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx/Neural_FPGA_Project/LearningNetwork/outputFullTest_isim_beh.exe -prj E:/Xilinx/Neural_FPGA_Project/LearningNetwork/outputFullTest_beh.prj work.outputFullTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/multiplier.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/weightUpdateOutput.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/WeightMult.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/Sigmoid.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/sigDerivative.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/OutputNode.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/outputFullTest.vhd" into library work
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/LearningNetwork/../Hardware_Neural_Net-master/Node/Node/outputFullTest.vhd" Line 61: Actual for formal port input is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity sigDerivative [sigderivative_default]
Compiling architecture behavioral of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity weightUpdateOutput [weightupdateoutput_default]
Compiling architecture behavioral of entity WeightMult [weightmult_default]
Compiling architecture behavioral of entity Sigmoid [sigmoid_default]
Compiling architecture behavioral of entity OutputNode [\OutputNode(3,('0','0','0','0','...]
Compiling architecture behavior of entity outputfulltest
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable E:/Xilinx/Neural_FPGA_Project/LearningNetwork/outputFullTest_isim_beh.exe
Fuse Memory Usage: 36648 KB
Fuse CPU Usage: 1045 ms
