# Module sqrt8_PC_state
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 107 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  go<1>, counter<2>
#  Outputs: state<2>
#
# NETLIST ANALYSIS:
#
#  Number of components: ........................ 11
#  Number of primitives: ......................... 8
#  Maximum primitive input bit width: ............ 5
#  Average primitive input bit width: .......... 2.0
#
#  Number of inputs: ............................. 2
#  Number of outputs: ............................ 1
#  Number of input bits: ......................... 3
#  Number of output bits: ........................ 2
#
#  Number of nets: .............................. 11
#  Maximum number of fanout per net: ............. 4
#  Average number of fanout per net: ........... 1.6
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output NOT gate ........................ 3
#  Single output selector ........................ 2
#  Register ...................................... 2
#  Single output  OR gate ........................ 1
#
#  Number of register bits: ...................... 2
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 5
#  Average selector total input bit width: ..... 4.5
#  Maximum selector input bit width: ............. 2
#  Average selector input bit width: ........... 1.5
#  Maximum selector selector bit width: .......... 3
#  Average selector selector bit width: ........ 3.0

.model sqrt8_PC_state
.inputs _clk_
.inputs go[0]
.inputs counter[1] counter[0]
.outputs state[1] state[0]
.latch n0 state[0] re _clk_ 0
.latch n1 state[1] re _clk_ 0
.names n4 n5 n3
1- 1
-1 1
.names n3 n2
0 1
.names go[0] state[0] state[1] state[0] n0
10-- 1
-01- 1
0001 1
.names go[0] state[0] state[1] n2 state[1] n1
-10-- 1
-011- 1
000-1 1
.names counter[0] n4
0 1
.names counter[1] n5
0 1
.end

