#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 16:33:43 2019
# Process ID: 6941
# Current directory: /home/users/manabe/2019/auto_drive/lsd/hdl/project
# Command line: vivado
# Log file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.log
# Journal file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/users/manabe/2019/auto_drive/lsd/hdl/project2/project_1' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/katayama/study/hdmi/for_manabe/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 6746.973 ; gain = 131.473 ; free physical = 123701 ; free virtual = 130181
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv] -no_script -reset -force -quiet
remove_files  /home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv
add_files -norecurse /home/users/manabe/2019/auto_drive/lsd/hdl/common/arctan_calc.v
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 7542.367 ; gain = 7.000 ; free physical = 122887 ; free virtual = 129432
Restored from archive | CPU: 0.370000 secs | Memory: 8.266884 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 7542.367 ; gain = 7.000 ; free physical = 122887 ; free virtual = 129432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7542.367 ; gain = 0.000 ; free physical = 122888 ; free virtual = 129433
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 7789.207 ; gain = 956.074 ; free physical = 122731 ; free virtual = 129276
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Wed Oct 30 16:37:42 2019] Launched synth_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 30 16:37:42 2019] Launched impl_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Wed Oct 30 16:38:50 2019] Launched synth_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 30 16:38:50 2019] Launched impl_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 7854.465 ; gain = 0.000 ; free physical = 122696 ; free virtual = 129259
Restored from archive | CPU: 0.410000 secs | Memory: 8.376541 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 7854.465 ; gain = 0.000 ; free physical = 122696 ; free virtual = 129259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7854.465 ; gain = 0.000 ; free physical = 122698 ; free virtual = 129261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 17:07:09 2019...
