// Seed: 1940193359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  assign id_7 = id_3 && 1'b0 ? 1 : id_6;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3,
    input supply1 id_4
    , id_24,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    input wire id_13,
    output wor id_14,
    input tri id_15,
    input wand id_16,
    output tri id_17,
    input uwire id_18,
    output supply0 id_19,
    output tri1 id_20,
    output tri0 id_21,
    output tri1 id_22
);
  logic [7:0] id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
  assign modCall_1.id_7 = 0;
  assign id_25[1] = 1;
endmodule
