# TSP Companion Bibliography (2025) — Primary Sources & Links

> Curated references that map the adjacent state of the art around chiplets/3D‑IC, multiphysics EDA, resonance/synchronization theory, and photonic/mmWave links. Organized for quick citation.

---

## 1) Chiplets, Standards & Packaging (2.5D/3D)

* **UCIe 3.0 & 2.0 press releases** — UCIe Consortium (2025, 2024):
  [https://www.uciexpress.org/press-releases](https://www.uciexpress.org/press-releases)
* **UCIe 2.0 technical deck** — Manageability & 3D packaging (Das Sharma, 2024, PDF):
  [https://files.futurememorystorage.com/proceedings/2024/20240808_SPOS-301-1_UCIe_Consortium_Das_Sharma.pdf](https://files.futurememorystorage.com/proceedings/2024/20240808_SPOS-301-1_UCIe_Consortium_Das_Sharma.pdf)
* **IMEC on chiplets (Electronic Design, 2025)** — “The When, Where, and Why of Using Chiplets” (PDF mirror):
  [https://img.electronicdesign.com/files/base/ebm/electronicdesign/document/2025/07/6877af1a9490aefd8b32212e-imec.pdf](https://img.electronicdesign.com/files/base/ebm/electronicdesign/document/2025/07/6877af1a9490aefd8b32212e-imec.pdf)
* **SemiEngineering Knowledge Center — Chiplets** (living glossary/overview):
  [https://semiengineering.com/knowledge_centers/packaging/advanced-packaging/chiplets/](https://semiengineering.com/knowledge_centers/packaging/advanced-packaging/chiplets/)
* **Siemens EDA (2024) — Known‑good die may not behave in 3D IC** (multiphysics challenge blog):
  [https://blogs.sw.siemens.com/semiconductor-packaging/2024/08/05/the-multi-physics-challenge-known-good-die-may-not-behave-in-3d-ic-as-stand-alone/](https://blogs.sw.siemens.com/semiconductor-packaging/2024/08/05/the-multi-physics-challenge-known-good-die-may-not-behave-in-3d-ic-as-stand-alone/)
* **Siemens EDA (2025) — Driving 3D‑IC innovation with Calibre multiphysics**:
  [https://blogs.sw.siemens.com/calibre/2025/09/18/driving-3d-ic-innovation-with-calibre-multiphysics-a-holistic-approach-for-next-generation-design/](https://blogs.sw.siemens.com/calibre/2025/09/18/driving-3d-ic-innovation-with-calibre-multiphysics-a-holistic-approach-for-next-generation-design/)
* **Siemens EDA (2025) — Revolutionizing 3D‑IC design with integrated multiphysics**:
  [https://blogs.sw.siemens.com/calibre/2025/08/12/revolutionizing-3d-ic-design-with-integrated-multiphysics-verification/](https://blogs.sw.siemens.com/calibre/2025/08/12/revolutionizing-3d-ic-design-with-integrated-multiphysics-verification/)

### Hybrid Bonding / 3D Interconnect Platforms

* **TSMC SoIC® official overview** (3DFabric):
  [https://3dfabric.tsmc.com/english/dedicatedFoundry/technology/SoIC.htm](https://3dfabric.tsmc.com/english/dedicatedFoundry/technology/SoIC.htm)
* **Adeia hybrid bonding portfolio / news**:
  [https://investors.adeia.com/news-releases/news-release-details/adeias-pioneering-hybrid-bonding-technology-continues-capture](https://investors.adeia.com/news-releases/news-release-details/adeias-pioneering-hybrid-bonding-technology-continues-capture)
* **Context (news)** — Adeia litigation referencing hybrid bonding tech (2025):
  [https://www.reuters.com/legal/litigation/adeia-sues-amd-patent-infringement-over-semiconductor-technology-2025-11-03/](https://www.reuters.com/legal/litigation/adeia-sues-amd-patent-infringement-over-semiconductor-technology-2025-11-03/)
  [https://www.tomshardware.com/tech-industry/semiconductors/adeia-sues-amd-over-hybrid-bonding-tech-behind-3d-v-cache](https://www.tomshardware.com/tech-industry/semiconductors/adeia-sues-amd-over-hybrid-bonding-tech-behind-3d-v-cache)
* **SoIC coverage (IEDM 2024/2025)** — explainer/summary:
  [https://www.latitudeds.com/post/iedm2024-tsmc-s-next-generation-soic-system-level-chip-integration-platform](https://www.latitudeds.com/post/iedm2024-tsmc-s-next-generation-soic-system-level-chip-integration-platform)

---

## 2) Resonance, Synchronization & Coherence (Theory & Practice)

* **IBM resonant clocking** — “Resonant clock mega‑mesh for the IBM z13” (paper index):
  [https://www.semanticscholar.org/paper/Resonant-clock-mega-mesh-for-the-IBM-z13TM-Shan-Restle/a9208e91ab8d2876e514a046237293e92d2bf234](https://www.semanticscholar.org/paper/Resonant-clock-mega-mesh-for-the-IBM-z13TM-Shan-Restle/a9208e91ab8d2876e514a046237293e92d2bf234)
* **Kuramoto synchronization (large networks)** — recent review article (2024):
  [https://www.mdpi.com/1099-4300/26/12/1074](https://www.mdpi.com/1099-4300/26/12/1074)
* **Synchronization conditions (control theory, 2025)**:
  [https://www.sciencedirect.com/science/article/pii/S0005109825000718](https://www.sciencedirect.com/science/article/pii/S0005109825000718)
* **Resonance in packages — glass interposers (2025)**:
  [https://www.mdpi.com/2072-666X/16/1/112](https://www.mdpi.com/2072-666X/16/1/112)

---

## 3) Photonic, EM & mmWave Chip‑to‑Chip Links

* **Optical/photonic chiplet trend surveys & patents (general entry points)**:
  (Vendor whitepapers/patents vary; representative ecosystems include Ayar Labs, Intel CPO, Cisco/Acacia.)
* **Dielectric/mmWave chip‑to‑chip links** — survey/starting points:
  (Look for IEEE MTT‑S and ECTC papers on dielectric waveguide interconnects, 2019–2025.)
* **Wireless silicon photonics / nanoantenna concepts** (background reading):
  (Search terms: “wireless silicon photonics nanoantenna intra‑chip communication”.)

> *Note:* For Section 3, specific patent numbers vary by vendor/year; use the above entry points plus IEEE Xplore/USPTO search with these keywords: *“co‑packaged optics”, “photonic chiplet”, “optical I/O chiplet”, “dielectric waveguide interconnect”, “in‑package mmWave link”.*

---

## 4) TSP‑Adjacent Multiphysics EDA

* **Siemens EDA multiphysics cockpit & 3D‑IC verification (2024–2025)** — see links in Section 1 above.
* Additional vendors/tools to monitor: Ansys (HFSS/Icepak), Cadence (Clarity Celsius Integrity 3D‑IC), Synopsys (3DIC Compiler) — consult vendor sites for latest.

---

## 5) Suggested Search Strings (for rapid deep dives)

* “**UCIe 3.0 manageability 64 GT/s**”
* “**Cu‑Cu hybrid bonding patent Adeia**”
* “**resonant clock mesh IBM paper**”
* “**Kuramoto synchronization large graphs review 2024**”
* “**glass package resonance signal integrity 2025**”
* “**co‑packaged optics photonic chiplet patent**”
* “**dielectric waveguide chip‑to‑chip link**”
* “**3D‑IC multiphysics verification Siemens**”

---

### Notes

* Links above favor **primary/official** or **peer‑reviewed** sources when available (consortium sites, vendor tech pages, journals).
* For patent due diligence, use **USPTO/Google Patents** with the keywords provided; portfolios are extensive and change rapidly.
