#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct 25 22:26:00 2018
# Process ID: 12256
# Current directory: /home/carson/poly/cpe439/hdmi_in
# Command line: vivado project_1.xpr
# Log file: /home/carson/poly/cpe439/hdmi_in/vivado.log
# Journal file: /home/carson/poly/cpe439/hdmi_in/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
remove_files -fileset dvi2rgb_0 /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci
file delete -force /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/ip/dvi2rgb_0
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.4 dvi2rgb_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
set_property location {0.5 -126 -153} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dvi2rgb_0/RefClk]
set_property location {1 -130 -156} [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I -type clk clk_in1
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property location {3.5 624 -160} [get_bd_cells rgb2vga_0]
set_property location {1 -161 -80} [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I TMDS_Clk_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_p] [get_bd_ports TMDS_Clk_p]
endgroup
startgroup
create_bd_port -dir I TMDS_Clk_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_n] [get_bd_ports TMDS_Clk_n]
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 TMDS_Data_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_p] [get_bd_ports TMDS_Data_p]
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 TMDS_Data_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_n] [get_bd_ports TMDS_Data_n]
endgroup
set_property location {1 -130 84} [get_bd_cells clk_wiz_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 DDC
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/DDC] [get_bd_intf_ports DDC]
endgroup
set_property location {3 652 23} [get_bd_cells rgb2vga_0]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins rgb2vga_0/vid_in]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2vga_0/PixelClk]
set_property location {3 680 -52} [get_bd_cells rgb2vga_0]
startgroup
create_bd_port -dir O -from 4 -to 0 vga_pRed
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pRed] [get_bd_ports vga_pRed]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_pGreen
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_pGreen]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_pBlue
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_pBlue]
endgroup
startgroup
create_bd_port -dir O vga_pHSync
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pHSync] [get_bd_ports vga_pHSync]
endgroup
startgroup
create_bd_port -dir O vga_pVSync
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pVSync] [get_bd_ports vga_pVSync]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name Vdd [get_bd_cells xlconstant_0]
set_property location {1 -148 266} [get_bd_cells Vdd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name Gnd [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins Vdd/dout] [get_bd_pins dvi2rgb_0/aRst]
connect_bd_net [get_bd_pins Vdd/dout] [get_bd_pins dvi2rgb_0/pRst]
set_property location {2 14 173} [get_bd_cells Vdd]
set_property location {0.5 -262 235} [get_bd_cells Gnd]
connect_bd_net [get_bd_pins Gnd/dout] [get_bd_pins clk_wiz_0/reset]
undo
undo
delete_bd_objs [get_bd_cells Gnd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name Gnd [get_bd_cells xlconstant_0]
set_property location {0.5 -266 214} [get_bd_cells Gnd]
connect_bd_net [get_bd_pins Gnd/dout] [get_bd_pins clk_wiz_0/reset]
startgroup
create_bd_port -dir O -from 0 -to 0 dout
connect_bd_net [get_bd_pins /Gnd/dout] [get_bd_ports dout]
endgroup
set_property name HDMI_OUT_EN [get_bd_ports dout]
startgroup
create_bd_port -dir O -from 0 -to 0 dout
connect_bd_net [get_bd_pins /Vdd/dout] [get_bd_ports dout]
endgroup
set_property name HDMI_HPD [get_bd_ports dout]
save_bd_design
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
add_files -fileset constrs_1 -norecurse /home/carson/poly/cpe439/hdmi_in/constraints.xdc
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells dvi2rgb_0]
endgroup
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKIN1_PERIOD {8.0} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk_in1]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
endgroup
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
open_run synth_1 -name synth_1
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
