

================================================================
== Vivado HLS Report for 'kernel_seidel_2d_optimized'
================================================================
* Date:           Fri Aug 31 21:59:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  4362617321|  4362617321|  4362617321|  4362617321|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_int_57_div9_fu_206  |int_57_div9  |   86|   86|   86|   86|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  4362617320|  4362617320|  218130866|          -|          -|    20|    no    |
        | + Loop 1.1      |   218130864|   218130864|     218568|          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |      218562|      218562|        219|          -|          -|   998|    no    |
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     806|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      0|    2515|    2148|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     761|
|Register         |        -|      -|    1096|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|    3611|    3715|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  | LUT |
    +--------------------------+----------------------+---------+-------+------+-----+
    |grp_int_57_div9_fu_206    |int_57_div9           |        0|      0|   246|  453|
    |kernel_seidel_2d_bkb_U10  |kernel_seidel_2d_bkb  |        0|      0|  1225|  821|
    |kernel_seidel_2d_cud_U11  |kernel_seidel_2d_cud  |        0|      0|   522|  437|
    |kernel_seidel_2d_dEe_U12  |kernel_seidel_2d_dEe  |        0|      0|   522|  437|
    +--------------------------+----------------------+---------+-------+------+-----+
    |Total                     |                      |        0|      0|  2515| 2148|
    +--------------------------+----------------------+---------+-------+------+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |kernel_seidel_2d_eOg_U13  |kernel_seidel_2d_eOg  |  i0 * i1  |
    |kernel_seidel_2d_eOg_U14  |kernel_seidel_2d_eOg  |  i0 * i1  |
    |kernel_seidel_2d_eOg_U15  |kernel_seidel_2d_eOg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_263_p2                  |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_316_p2                  |     +    |      0|  0|  17|           1|          10|
    |shift_V_1_fu_462_p2            |     +    |      0|  0|  18|           2|          11|
    |t_1_fu_245_p2                  |     +    |      0|  0|  15|           5|           1|
    |tmp_14_fu_303_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_15_fu_346_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_16_fu_350_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_17_fu_325_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_18_fu_354_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_19_fu_358_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_5_fu_285_p2                |     +    |      0|  0|  17|           2|          10|
    |tmp_6_fu_294_p2                |     +    |      0|  0|  27|          20|          20|
    |tmp_7_fu_334_p2                |     +    |      0|  0|  27|          20|          20|
    |tmp_9_fu_342_p2                |     +    |      0|  0|  27|          20|          20|
    |tmp_fu_257_p2                  |     +    |      0|  0|  17|          10|           2|
    |xf_V_6_fu_569_p2               |     +    |      0|  0|  64|           3|          57|
    |new_exp_V_fu_471_p2            |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_457_p2              |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_i_fu_485_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_i_fu_508_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_251_p2            |   icmp   |      0|  0|  13|          10|           6|
    |exitcond2_fu_239_p2            |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_279_p2             |   icmp   |      0|  0|  13|          10|           6|
    |icmp3_fu_434_p2                |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_418_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_i_fu_467_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_i_fu_520_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_i_fu_447_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_i_fu_452_p2              |   icmp   |      0|  0|  13|          11|          11|
    |sel_tmp2_demorgan_i_fu_475_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_i_fu_587_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_591_p3            |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_598_p3            |  select  |      0|  0|  52|           1|          52|
    |p_i_fu_580_p3                  |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_490_p3            |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_496_p3            |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_513_p3            |  select  |      0|  0|  11|           1|          11|
    |shift_V_i_cast_cast_fu_440_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_5_fu_563_p3               |  select  |      0|  0|  57|           1|          57|
    |xf_V_7_fu_548_p3               |  select  |      0|  0|  57|           1|          57|
    |sel_tmp2_i_fu_479_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_i_fu_503_p2           |    xor   |      0|  0|   6|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 806|         322|         551|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A_address0     |   33|          6|   20|        120|
    |A_address1     |   33|          6|   20|        120|
    |ap_NS_fsm      |  629|        141|    1|        141|
    |grp_fu_223_p0  |   15|          3|   64|        192|
    |grp_fu_223_p1  |   15|          3|   64|        192|
    |i_reg_182      |    9|          2|   10|         20|
    |j_reg_194      |    9|          2|   10|         20|
    |reg_227        |    9|          2|   64|        128|
    |t_reg_171      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  761|        167|  258|        943|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |A_addr_4_reg_794                     |   20|   0|   20|          0|
    |A_load_1_reg_732                     |   64|   0|   64|          0|
    |ap_CS_fsm                            |  140|   0|  140|          0|
    |grp_int_57_div9_fu_206_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_650                          |   10|   0|   10|          0|
    |i_reg_182                            |   10|   0|   10|          0|
    |icmp3_reg_848                        |    1|   0|    1|          0|
    |icmp_reg_843                         |    1|   0|    1|          0|
    |j_1_reg_737                          |   10|   0|   10|          0|
    |j_reg_194                            |   10|   0|   10|          0|
    |new_exp_V_1_reg_825                  |   11|   0|   11|          0|
    |new_exp_V_reg_890                    |   11|   0|   11|          0|
    |new_mant_V_1_reg_836                 |   52|   0|   52|          0|
    |p_Repl2_1_reg_944                    |   11|   0|   11|          0|
    |p_Repl2_2_reg_820                    |    1|   0|    1|          0|
    |p_Repl2_s_reg_949                    |   52|   0|   52|          0|
    |r_V_1_reg_928                        |   57|   0|   57|          0|
    |r_V_reg_923                          |   52|   0|   52|          0|
    |reg_227                              |   64|   0|   64|          0|
    |reg_234                              |   64|   0|   64|          0|
    |shift_V_1_reg_880                    |   11|   0|   11|          0|
    |shift_V_4_reg_895                    |   11|   0|   11|          0|
    |shift_V_i_cast_cast_reg_854          |    3|   0|   11|          8|
    |shift_V_reg_875                      |   11|   0|   11|          0|
    |t_1_reg_637                          |    5|   0|    5|          0|
    |t_reg_171                            |    5|   0|    5|          0|
    |tmp_14_reg_717                       |   20|   0|   20|          0|
    |tmp_15_reg_774                       |   20|   0|   20|          0|
    |tmp_16_reg_779                       |   20|   0|   20|          0|
    |tmp_17_reg_749                       |   20|   0|   20|          0|
    |tmp_18_reg_784                       |   20|   0|   20|          0|
    |tmp_19_reg_789                       |   20|   0|   20|          0|
    |tmp_1_i_reg_885                      |    1|   0|    1|          0|
    |tmp_2_i_reg_901                      |    1|   0|    1|          0|
    |tmp_3_i_reg_861                      |    1|   0|    1|          0|
    |tmp_3_reg_678                        |   20|   0|   20|          0|
    |tmp_4_i_reg_869                      |    1|   0|    1|          0|
    |tmp_4_reg_685                        |   20|   0|   20|          0|
    |tmp_5_reg_695                        |   10|   0|   10|          0|
    |tmp_6_cast_reg_700                   |   10|   0|   20|         10|
    |tmp_6_reg_706                        |   20|   0|   20|          0|
    |tmp_7_cast_reg_711                   |   10|   0|   20|         10|
    |tmp_7_reg_759                        |   20|   0|   20|          0|
    |tmp_9_cast_reg_743                   |   10|   0|   20|         10|
    |tmp_9_reg_769                        |   20|   0|   20|          0|
    |tmp_reg_645                          |   10|   0|   10|          0|
    |tmp_s_reg_671                        |   20|   0|   20|          0|
    |xf_V_6_reg_939                       |   57|   0|   57|          0|
    |xf_V_7_reg_933                       |   57|   0|   57|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1096|   0| 1134|         38|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------+-----+-----+------------+----------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|ap_start    |  in |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|ap_done     | out |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|ap_idle     | out |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|ap_ready    | out |    1| ap_ctrl_hs | kernel_seidel_2d_optimized | return value |
|tsteps      |  in |   32|   ap_none  |           tsteps           |    scalar    |
|n           |  in |   32|   ap_none  |              n             |    scalar    |
|A_address0  | out |   20|  ap_memory |              A             |     array    |
|A_ce0       | out |    1|  ap_memory |              A             |     array    |
|A_q0        |  in |   64|  ap_memory |              A             |     array    |
|A_address1  | out |   20|  ap_memory |              A             |     array    |
|A_ce1       | out |    1|  ap_memory |              A             |     array    |
|A_we1       | out |    1|  ap_memory |              A             |     array    |
|A_d1        | out |   64|  ap_memory |              A             |     array    |
|A_q1        |  in |   64|  ap_memory |              A             |     array    |
+------------+-----+-----+------------+----------------------------+--------------+

