// Seed: 2459324056
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    input supply0 id_18
    , id_23,
    input uwire id_19,
    output supply0 id_20,
    input tri id_21
);
  wire id_24;
  assign id_11 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri   id_3,
    input  tri0  id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_0,
      id_1,
      id_4,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0
  );
  wire id_8, id_9;
endmodule
