Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 15:07:34 2024
| Host         : 8x8-Bit running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
| Design       : main_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |             177 |           61 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             246 |          110 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
| ~InstrLoad_CLK_IBUF_BUFG | main_i/Pipelining_WriteBack_0/U0/Is_ALU_OP_out   |                  |                3 |              6 |         2.00 |
| ~InstrLoad_CLK_IBUF_BUFG |                                                  | Reset_IBUF       |                3 |              9 |         3.00 |
| ~InstrLoad_CLK_IBUF_BUFG |                                                  |                  |                2 |             10 |         5.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg0_0                       |                  |                9 |             16 |         1.78 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg1_1                       |                  |                4 |             16 |         4.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg2_2                       |                  |                9 |             16 |         1.78 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/RegB_10                      |                  |                8 |             16 |         2.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg9_9                       |                  |               11 |             16 |         1.45 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/RegA                         |                  |                8 |             16 |         2.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg3_3                       |                  |                5 |             16 |         3.20 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/RegC_11                      |                  |                7 |             16 |         2.29 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/RegD_12                      |                  |               13 |             16 |         1.23 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg7_7                       |                  |                4 |             16 |         4.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/RegE_13                      |                  |                9 |             16 |         1.78 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg6_6                       |                  |                5 |             16 |         3.20 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg8_8                       |                  |                6 |             16 |         2.67 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg4_4                       |                  |                6 |             16 |         2.67 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/RegFile_0/U0/Reg5_5                       |                  |                3 |             16 |         5.33 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1_n_0 | Reset_IBUF       |                4 |             16 |         4.00 |
| ~InstrLoad_CLK_IBUF_BUFG | main_i/Pipelining_Execution_0/U0/RAM_Write_out   |                  |               16 |             64 |         4.00 |
|  InstrLoad_CLK_IBUF_BUFG |                                                  | Reset_IBUF       |               58 |            168 |         2.90 |
+--------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


