
CargaSecundaria.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c0c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000d18  08000d18  00010d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d38  08000d38  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000d38  08000d38  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d38  08000d38  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d38  08000d38  00010d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d3c  08000d3c  00010d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000d4c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000d4c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002269  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000aaa  00000000  00000000  0002229e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000350  00000000  00000000  00022d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002e8  00000000  00000000  00023098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000115f4  00000000  00000000  00023380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000338a  00000000  00000000  00034974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000637f4  00000000  00000000  00037cfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009b4f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000b88  00000000  00000000  0009b544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000d00 	.word	0x08000d00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000d00 	.word	0x08000d00

0800014c <main>:

/* USER CODE END 0 */


int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0



  SystemClock_Config();
 8000150:	f000 f801 	bl	8000156 <SystemClock_Config>


  while (1)
 8000154:	e7fe      	b.n	8000154 <main+0x8>

08000156 <SystemClock_Config>:
  }

}

void SystemClock_Config(void)
{
 8000156:	b580      	push	{r7, lr}
 8000158:	b090      	sub	sp, #64	; 0x40
 800015a:	af00      	add	r7, sp, #0


  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800015c:	f107 0318 	add.w	r3, r7, #24
 8000160:	2228      	movs	r2, #40	; 0x28
 8000162:	2100      	movs	r1, #0
 8000164:	4618      	mov	r0, r3
 8000166:	f000 fdc3 	bl	8000cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800016a:	1d3b      	adds	r3, r7, #4
 800016c:	2200      	movs	r2, #0
 800016e:	601a      	str	r2, [r3, #0]
 8000170:	605a      	str	r2, [r3, #4]
 8000172:	609a      	str	r2, [r3, #8]
 8000174:	60da      	str	r2, [r3, #12]
 8000176:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000178:	2302      	movs	r3, #2
 800017a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800017c:	2301      	movs	r3, #1
 800017e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000180:	2310      	movs	r3, #16
 8000182:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000184:	2300      	movs	r3, #0
 8000186:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000188:	f107 0318 	add.w	r3, r7, #24
 800018c:	4618      	mov	r0, r3
 800018e:	f000 f9a3 	bl	80004d8 <HAL_RCC_OscConfig>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d001      	beq.n	800019c <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000198:	f000 f818 	bl	80001cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800019c:	230f      	movs	r3, #15
 800019e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001a4:	2300      	movs	r3, #0
 80001a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001a8:	2300      	movs	r3, #0
 80001aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ac:	2300      	movs	r3, #0
 80001ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001b0:	1d3b      	adds	r3, r7, #4
 80001b2:	2100      	movs	r1, #0
 80001b4:	4618      	mov	r0, r3
 80001b6:	f000 fc11 	bl	80009dc <HAL_RCC_ClockConfig>
 80001ba:	4603      	mov	r3, r0
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d001      	beq.n	80001c4 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001c0:	f000 f804 	bl	80001cc <Error_Handler>
  }
}
 80001c4:	bf00      	nop
 80001c6:	3740      	adds	r7, #64	; 0x40
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}

080001cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001d0:	b672      	cpsid	i
}
 80001d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001d4:	e7fe      	b.n	80001d4 <Error_Handler+0x8>

080001d6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80001d6:	b480      	push	{r7}
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80001da:	e7fe      	b.n	80001da <NMI_Handler+0x4>

080001dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80001e0:	e7fe      	b.n	80001e0 <HardFault_Handler+0x4>

080001e2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80001e2:	b480      	push	{r7}
 80001e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80001e6:	e7fe      	b.n	80001e6 <MemManage_Handler+0x4>

080001e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80001ec:	e7fe      	b.n	80001ec <BusFault_Handler+0x4>

080001ee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80001ee:	b480      	push	{r7}
 80001f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80001f2:	e7fe      	b.n	80001f2 <UsageFault_Handler+0x4>

080001f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80001f8:	bf00      	nop
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr

08000200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr

0800020c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	bc80      	pop	{r7}
 8000216:	4770      	bx	lr

08000218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800021c:	f000 f88c 	bl	8000338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000220:	bf00      	nop
 8000222:	bd80      	pop	{r7, pc}

08000224 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000228:	4b15      	ldr	r3, [pc, #84]	; (8000280 <SystemInit+0x5c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a14      	ldr	r2, [pc, #80]	; (8000280 <SystemInit+0x5c>)
 800022e:	f043 0301 	orr.w	r3, r3, #1
 8000232:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000234:	4b12      	ldr	r3, [pc, #72]	; (8000280 <SystemInit+0x5c>)
 8000236:	685a      	ldr	r2, [r3, #4]
 8000238:	4911      	ldr	r1, [pc, #68]	; (8000280 <SystemInit+0x5c>)
 800023a:	4b12      	ldr	r3, [pc, #72]	; (8000284 <SystemInit+0x60>)
 800023c:	4013      	ands	r3, r2
 800023e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000240:	4b0f      	ldr	r3, [pc, #60]	; (8000280 <SystemInit+0x5c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a0e      	ldr	r2, [pc, #56]	; (8000280 <SystemInit+0x5c>)
 8000246:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800024a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800024e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000250:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <SystemInit+0x5c>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <SystemInit+0x5c>)
 8000256:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800025a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800025c:	4b08      	ldr	r3, [pc, #32]	; (8000280 <SystemInit+0x5c>)
 800025e:	685b      	ldr	r3, [r3, #4]
 8000260:	4a07      	ldr	r2, [pc, #28]	; (8000280 <SystemInit+0x5c>)
 8000262:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000266:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <SystemInit+0x5c>)
 800026a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800026e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000270:	4b05      	ldr	r3, [pc, #20]	; (8000288 <SystemInit+0x64>)
 8000272:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000276:	609a      	str	r2, [r3, #8]
#endif 
}
 8000278:	bf00      	nop
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr
 8000280:	40021000 	.word	0x40021000
 8000284:	f8ff0000 	.word	0xf8ff0000
 8000288:	e000ed00 	.word	0xe000ed00

0800028c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800028c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800028e:	e003      	b.n	8000298 <LoopCopyDataInit>

08000290 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000292:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000294:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000296:	3104      	adds	r1, #4

08000298 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000298:	480a      	ldr	r0, [pc, #40]	; (80002c4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800029c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800029e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80002a0:	d3f6      	bcc.n	8000290 <CopyDataInit>
  ldr r2, =_sbss
 80002a2:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80002a4:	e002      	b.n	80002ac <LoopFillZerobss>

080002a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80002a6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80002a8:	f842 3b04 	str.w	r3, [r2], #4

080002ac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80002ac:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80002ae:	429a      	cmp	r2, r3
  bcc FillZerobss
 80002b0:	d3f9      	bcc.n	80002a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80002b2:	f7ff ffb7 	bl	8000224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002b6:	f000 fcf7 	bl	8000ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ba:	f7ff ff47 	bl	800014c <main>
  bx lr
 80002be:	4770      	bx	lr
  ldr r3, =_sidata
 80002c0:	08000d40 	.word	0x08000d40
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80002c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80002cc:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80002d0:	2000002c 	.word	0x2000002c

080002d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d4:	e7fe      	b.n	80002d4 <ADC1_2_IRQHandler>
	...

080002d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002e0:	4b12      	ldr	r3, [pc, #72]	; (800032c <HAL_InitTick+0x54>)
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	4b12      	ldr	r3, [pc, #72]	; (8000330 <HAL_InitTick+0x58>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	4619      	mov	r1, r3
 80002ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80002f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 f8e2 	bl	80004c0 <HAL_SYSTICK_Config>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000302:	2301      	movs	r3, #1
 8000304:	e00e      	b.n	8000324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	2b0f      	cmp	r3, #15
 800030a:	d80a      	bhi.n	8000322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800030c:	2200      	movs	r2, #0
 800030e:	6879      	ldr	r1, [r7, #4]
 8000310:	f04f 30ff 	mov.w	r0, #4294967295
 8000314:	f000 f8b8 	bl	8000488 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000318:	4a06      	ldr	r2, [pc, #24]	; (8000334 <HAL_InitTick+0x5c>)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800031e:	2300      	movs	r3, #0
 8000320:	e000      	b.n	8000324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000322:	2301      	movs	r3, #1
}
 8000324:	4618      	mov	r0, r3
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	20000000 	.word	0x20000000
 8000330:	20000008 	.word	0x20000008
 8000334:	20000004 	.word	0x20000004

08000338 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800033c:	4b05      	ldr	r3, [pc, #20]	; (8000354 <HAL_IncTick+0x1c>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	461a      	mov	r2, r3
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <HAL_IncTick+0x20>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4413      	add	r3, r2
 8000348:	4a03      	ldr	r2, [pc, #12]	; (8000358 <HAL_IncTick+0x20>)
 800034a:	6013      	str	r3, [r2, #0]
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	20000008 	.word	0x20000008
 8000358:	20000028 	.word	0x20000028

0800035c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  return uwTick;
 8000360:	4b02      	ldr	r3, [pc, #8]	; (800036c <HAL_GetTick+0x10>)
 8000362:	681b      	ldr	r3, [r3, #0]
}
 8000364:	4618      	mov	r0, r3
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr
 800036c:	20000028 	.word	0x20000028

08000370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000374:	4b04      	ldr	r3, [pc, #16]	; (8000388 <__NVIC_GetPriorityGrouping+0x18>)
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	0a1b      	lsrs	r3, r3, #8
 800037a:	f003 0307 	and.w	r3, r3, #7
}
 800037e:	4618      	mov	r0, r3
 8000380:	46bd      	mov	sp, r7
 8000382:	bc80      	pop	{r7}
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	e000ed00 	.word	0xe000ed00

0800038c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	4603      	mov	r3, r0
 8000394:	6039      	str	r1, [r7, #0]
 8000396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039c:	2b00      	cmp	r3, #0
 800039e:	db0a      	blt.n	80003b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	b2da      	uxtb	r2, r3
 80003a4:	490c      	ldr	r1, [pc, #48]	; (80003d8 <__NVIC_SetPriority+0x4c>)
 80003a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003aa:	0112      	lsls	r2, r2, #4
 80003ac:	b2d2      	uxtb	r2, r2
 80003ae:	440b      	add	r3, r1
 80003b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003b4:	e00a      	b.n	80003cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	b2da      	uxtb	r2, r3
 80003ba:	4908      	ldr	r1, [pc, #32]	; (80003dc <__NVIC_SetPriority+0x50>)
 80003bc:	79fb      	ldrb	r3, [r7, #7]
 80003be:	f003 030f 	and.w	r3, r3, #15
 80003c2:	3b04      	subs	r3, #4
 80003c4:	0112      	lsls	r2, r2, #4
 80003c6:	b2d2      	uxtb	r2, r2
 80003c8:	440b      	add	r3, r1
 80003ca:	761a      	strb	r2, [r3, #24]
}
 80003cc:	bf00      	nop
 80003ce:	370c      	adds	r7, #12
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bc80      	pop	{r7}
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	e000e100 	.word	0xe000e100
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b089      	sub	sp, #36	; 0x24
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	60b9      	str	r1, [r7, #8]
 80003ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	f003 0307 	and.w	r3, r3, #7
 80003f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003f4:	69fb      	ldr	r3, [r7, #28]
 80003f6:	f1c3 0307 	rsb	r3, r3, #7
 80003fa:	2b04      	cmp	r3, #4
 80003fc:	bf28      	it	cs
 80003fe:	2304      	movcs	r3, #4
 8000400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	3304      	adds	r3, #4
 8000406:	2b06      	cmp	r3, #6
 8000408:	d902      	bls.n	8000410 <NVIC_EncodePriority+0x30>
 800040a:	69fb      	ldr	r3, [r7, #28]
 800040c:	3b03      	subs	r3, #3
 800040e:	e000      	b.n	8000412 <NVIC_EncodePriority+0x32>
 8000410:	2300      	movs	r3, #0
 8000412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000414:	f04f 32ff 	mov.w	r2, #4294967295
 8000418:	69bb      	ldr	r3, [r7, #24]
 800041a:	fa02 f303 	lsl.w	r3, r2, r3
 800041e:	43da      	mvns	r2, r3
 8000420:	68bb      	ldr	r3, [r7, #8]
 8000422:	401a      	ands	r2, r3
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000428:	f04f 31ff 	mov.w	r1, #4294967295
 800042c:	697b      	ldr	r3, [r7, #20]
 800042e:	fa01 f303 	lsl.w	r3, r1, r3
 8000432:	43d9      	mvns	r1, r3
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000438:	4313      	orrs	r3, r2
         );
}
 800043a:	4618      	mov	r0, r3
 800043c:	3724      	adds	r7, #36	; 0x24
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr

08000444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	3b01      	subs	r3, #1
 8000450:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000454:	d301      	bcc.n	800045a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000456:	2301      	movs	r3, #1
 8000458:	e00f      	b.n	800047a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800045a:	4a0a      	ldr	r2, [pc, #40]	; (8000484 <SysTick_Config+0x40>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	3b01      	subs	r3, #1
 8000460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000462:	210f      	movs	r1, #15
 8000464:	f04f 30ff 	mov.w	r0, #4294967295
 8000468:	f7ff ff90 	bl	800038c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <SysTick_Config+0x40>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000472:	4b04      	ldr	r3, [pc, #16]	; (8000484 <SysTick_Config+0x40>)
 8000474:	2207      	movs	r2, #7
 8000476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000478:	2300      	movs	r3, #0
}
 800047a:	4618      	mov	r0, r3
 800047c:	3708      	adds	r7, #8
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	e000e010 	.word	0xe000e010

08000488 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000488:	b580      	push	{r7, lr}
 800048a:	b086      	sub	sp, #24
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	60b9      	str	r1, [r7, #8]
 8000492:	607a      	str	r2, [r7, #4]
 8000494:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000496:	2300      	movs	r3, #0
 8000498:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800049a:	f7ff ff69 	bl	8000370 <__NVIC_GetPriorityGrouping>
 800049e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004a0:	687a      	ldr	r2, [r7, #4]
 80004a2:	68b9      	ldr	r1, [r7, #8]
 80004a4:	6978      	ldr	r0, [r7, #20]
 80004a6:	f7ff ff9b 	bl	80003e0 <NVIC_EncodePriority>
 80004aa:	4602      	mov	r2, r0
 80004ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004b0:	4611      	mov	r1, r2
 80004b2:	4618      	mov	r0, r3
 80004b4:	f7ff ff6a 	bl	800038c <__NVIC_SetPriority>
}
 80004b8:	bf00      	nop
 80004ba:	3718      	adds	r7, #24
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004c8:	6878      	ldr	r0, [r7, #4]
 80004ca:	f7ff ffbb 	bl	8000444 <SysTick_Config>
 80004ce:	4603      	mov	r3, r0
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d101      	bne.n	80004ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	e272      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f003 0301 	and.w	r3, r3, #1
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	f000 8087 	beq.w	8000606 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80004f8:	4b92      	ldr	r3, [pc, #584]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 030c 	and.w	r3, r3, #12
 8000500:	2b04      	cmp	r3, #4
 8000502:	d00c      	beq.n	800051e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000504:	4b8f      	ldr	r3, [pc, #572]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	f003 030c 	and.w	r3, r3, #12
 800050c:	2b08      	cmp	r3, #8
 800050e:	d112      	bne.n	8000536 <HAL_RCC_OscConfig+0x5e>
 8000510:	4b8c      	ldr	r3, [pc, #560]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800051c:	d10b      	bne.n	8000536 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800051e:	4b89      	ldr	r3, [pc, #548]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000526:	2b00      	cmp	r3, #0
 8000528:	d06c      	beq.n	8000604 <HAL_RCC_OscConfig+0x12c>
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d168      	bne.n	8000604 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000532:	2301      	movs	r3, #1
 8000534:	e24c      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800053e:	d106      	bne.n	800054e <HAL_RCC_OscConfig+0x76>
 8000540:	4b80      	ldr	r3, [pc, #512]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a7f      	ldr	r2, [pc, #508]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	e02e      	b.n	80005ac <HAL_RCC_OscConfig+0xd4>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d10c      	bne.n	8000570 <HAL_RCC_OscConfig+0x98>
 8000556:	4b7b      	ldr	r3, [pc, #492]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a7a      	ldr	r2, [pc, #488]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800055c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000560:	6013      	str	r3, [r2, #0]
 8000562:	4b78      	ldr	r3, [pc, #480]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a77      	ldr	r2, [pc, #476]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000568:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056c:	6013      	str	r3, [r2, #0]
 800056e:	e01d      	b.n	80005ac <HAL_RCC_OscConfig+0xd4>
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000578:	d10c      	bne.n	8000594 <HAL_RCC_OscConfig+0xbc>
 800057a:	4b72      	ldr	r3, [pc, #456]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a71      	ldr	r2, [pc, #452]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000580:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000584:	6013      	str	r3, [r2, #0]
 8000586:	4b6f      	ldr	r3, [pc, #444]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4a6e      	ldr	r2, [pc, #440]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800058c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000590:	6013      	str	r3, [r2, #0]
 8000592:	e00b      	b.n	80005ac <HAL_RCC_OscConfig+0xd4>
 8000594:	4b6b      	ldr	r3, [pc, #428]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a6a      	ldr	r2, [pc, #424]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800059a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800059e:	6013      	str	r3, [r2, #0]
 80005a0:	4b68      	ldr	r3, [pc, #416]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a67      	ldr	r2, [pc, #412]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80005a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80005b4:	f7ff fed2 	bl	800035c <HAL_GetTick>
 80005b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005ba:	e008      	b.n	80005ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005bc:	f7ff fece 	bl	800035c <HAL_GetTick>
 80005c0:	4602      	mov	r2, r0
 80005c2:	693b      	ldr	r3, [r7, #16]
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	2b64      	cmp	r3, #100	; 0x64
 80005c8:	d901      	bls.n	80005ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80005ca:	2303      	movs	r3, #3
 80005cc:	e200      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005ce:	4b5d      	ldr	r3, [pc, #372]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d0f0      	beq.n	80005bc <HAL_RCC_OscConfig+0xe4>
 80005da:	e014      	b.n	8000606 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80005dc:	f7ff febe 	bl	800035c <HAL_GetTick>
 80005e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005e2:	e008      	b.n	80005f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005e4:	f7ff feba 	bl	800035c <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	693b      	ldr	r3, [r7, #16]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	2b64      	cmp	r3, #100	; 0x64
 80005f0:	d901      	bls.n	80005f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80005f2:	2303      	movs	r3, #3
 80005f4:	e1ec      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005f6:	4b53      	ldr	r3, [pc, #332]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1f0      	bne.n	80005e4 <HAL_RCC_OscConfig+0x10c>
 8000602:	e000      	b.n	8000606 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	2b00      	cmp	r3, #0
 8000610:	d063      	beq.n	80006da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000612:	4b4c      	ldr	r3, [pc, #304]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f003 030c 	and.w	r3, r3, #12
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00b      	beq.n	8000636 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800061e:	4b49      	ldr	r3, [pc, #292]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	f003 030c 	and.w	r3, r3, #12
 8000626:	2b08      	cmp	r3, #8
 8000628:	d11c      	bne.n	8000664 <HAL_RCC_OscConfig+0x18c>
 800062a:	4b46      	ldr	r3, [pc, #280]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000632:	2b00      	cmp	r3, #0
 8000634:	d116      	bne.n	8000664 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000636:	4b43      	ldr	r3, [pc, #268]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	2b00      	cmp	r3, #0
 8000640:	d005      	beq.n	800064e <HAL_RCC_OscConfig+0x176>
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	691b      	ldr	r3, [r3, #16]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d001      	beq.n	800064e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800064a:	2301      	movs	r3, #1
 800064c:	e1c0      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800064e:	4b3d      	ldr	r3, [pc, #244]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	00db      	lsls	r3, r3, #3
 800065c:	4939      	ldr	r1, [pc, #228]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800065e:	4313      	orrs	r3, r2
 8000660:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000662:	e03a      	b.n	80006da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	691b      	ldr	r3, [r3, #16]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d020      	beq.n	80006ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800066c:	4b36      	ldr	r3, [pc, #216]	; (8000748 <HAL_RCC_OscConfig+0x270>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000672:	f7ff fe73 	bl	800035c <HAL_GetTick>
 8000676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000678:	e008      	b.n	800068c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800067a:	f7ff fe6f 	bl	800035c <HAL_GetTick>
 800067e:	4602      	mov	r2, r0
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	2b02      	cmp	r3, #2
 8000686:	d901      	bls.n	800068c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000688:	2303      	movs	r3, #3
 800068a:	e1a1      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800068c:	4b2d      	ldr	r3, [pc, #180]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f003 0302 	and.w	r3, r3, #2
 8000694:	2b00      	cmp	r3, #0
 8000696:	d0f0      	beq.n	800067a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000698:	4b2a      	ldr	r3, [pc, #168]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	695b      	ldr	r3, [r3, #20]
 80006a4:	00db      	lsls	r3, r3, #3
 80006a6:	4927      	ldr	r1, [pc, #156]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80006a8:	4313      	orrs	r3, r2
 80006aa:	600b      	str	r3, [r1, #0]
 80006ac:	e015      	b.n	80006da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80006ae:	4b26      	ldr	r3, [pc, #152]	; (8000748 <HAL_RCC_OscConfig+0x270>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80006b4:	f7ff fe52 	bl	800035c <HAL_GetTick>
 80006b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006ba:	e008      	b.n	80006ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80006bc:	f7ff fe4e 	bl	800035c <HAL_GetTick>
 80006c0:	4602      	mov	r2, r0
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d901      	bls.n	80006ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80006ca:	2303      	movs	r3, #3
 80006cc:	e180      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006ce:	4b1d      	ldr	r3, [pc, #116]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1f0      	bne.n	80006bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d03a      	beq.n	800075c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d019      	beq.n	8000722 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80006ee:	4b17      	ldr	r3, [pc, #92]	; (800074c <HAL_RCC_OscConfig+0x274>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80006f4:	f7ff fe32 	bl	800035c <HAL_GetTick>
 80006f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006fa:	e008      	b.n	800070e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006fc:	f7ff fe2e 	bl	800035c <HAL_GetTick>
 8000700:	4602      	mov	r2, r0
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	2b02      	cmp	r3, #2
 8000708:	d901      	bls.n	800070e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800070a:	2303      	movs	r3, #3
 800070c:	e160      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800070e:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <HAL_RCC_OscConfig+0x26c>)
 8000710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000712:	f003 0302 	and.w	r3, r3, #2
 8000716:	2b00      	cmp	r3, #0
 8000718:	d0f0      	beq.n	80006fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800071a:	2001      	movs	r0, #1
 800071c:	f000 faa6 	bl	8000c6c <RCC_Delay>
 8000720:	e01c      	b.n	800075c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000722:	4b0a      	ldr	r3, [pc, #40]	; (800074c <HAL_RCC_OscConfig+0x274>)
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000728:	f7ff fe18 	bl	800035c <HAL_GetTick>
 800072c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800072e:	e00f      	b.n	8000750 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000730:	f7ff fe14 	bl	800035c <HAL_GetTick>
 8000734:	4602      	mov	r2, r0
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	1ad3      	subs	r3, r2, r3
 800073a:	2b02      	cmp	r3, #2
 800073c:	d908      	bls.n	8000750 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800073e:	2303      	movs	r3, #3
 8000740:	e146      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000
 8000748:	42420000 	.word	0x42420000
 800074c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000750:	4b92      	ldr	r3, [pc, #584]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000754:	f003 0302 	and.w	r3, r3, #2
 8000758:	2b00      	cmp	r3, #0
 800075a:	d1e9      	bne.n	8000730 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f003 0304 	and.w	r3, r3, #4
 8000764:	2b00      	cmp	r3, #0
 8000766:	f000 80a6 	beq.w	80008b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800076a:	2300      	movs	r3, #0
 800076c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800076e:	4b8b      	ldr	r3, [pc, #556]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000776:	2b00      	cmp	r3, #0
 8000778:	d10d      	bne.n	8000796 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800077a:	4b88      	ldr	r3, [pc, #544]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800077c:	69db      	ldr	r3, [r3, #28]
 800077e:	4a87      	ldr	r2, [pc, #540]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000784:	61d3      	str	r3, [r2, #28]
 8000786:	4b85      	ldr	r3, [pc, #532]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000788:	69db      	ldr	r3, [r3, #28]
 800078a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000792:	2301      	movs	r3, #1
 8000794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000796:	4b82      	ldr	r3, [pc, #520]	; (80009a0 <HAL_RCC_OscConfig+0x4c8>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d118      	bne.n	80007d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80007a2:	4b7f      	ldr	r3, [pc, #508]	; (80009a0 <HAL_RCC_OscConfig+0x4c8>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a7e      	ldr	r2, [pc, #504]	; (80009a0 <HAL_RCC_OscConfig+0x4c8>)
 80007a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80007ae:	f7ff fdd5 	bl	800035c <HAL_GetTick>
 80007b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007b4:	e008      	b.n	80007c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80007b6:	f7ff fdd1 	bl	800035c <HAL_GetTick>
 80007ba:	4602      	mov	r2, r0
 80007bc:	693b      	ldr	r3, [r7, #16]
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	2b64      	cmp	r3, #100	; 0x64
 80007c2:	d901      	bls.n	80007c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80007c4:	2303      	movs	r3, #3
 80007c6:	e103      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007c8:	4b75      	ldr	r3, [pc, #468]	; (80009a0 <HAL_RCC_OscConfig+0x4c8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d0f0      	beq.n	80007b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d106      	bne.n	80007ea <HAL_RCC_OscConfig+0x312>
 80007dc:	4b6f      	ldr	r3, [pc, #444]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80007de:	6a1b      	ldr	r3, [r3, #32]
 80007e0:	4a6e      	ldr	r2, [pc, #440]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80007e2:	f043 0301 	orr.w	r3, r3, #1
 80007e6:	6213      	str	r3, [r2, #32]
 80007e8:	e02d      	b.n	8000846 <HAL_RCC_OscConfig+0x36e>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	68db      	ldr	r3, [r3, #12]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10c      	bne.n	800080c <HAL_RCC_OscConfig+0x334>
 80007f2:	4b6a      	ldr	r3, [pc, #424]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80007f4:	6a1b      	ldr	r3, [r3, #32]
 80007f6:	4a69      	ldr	r2, [pc, #420]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80007f8:	f023 0301 	bic.w	r3, r3, #1
 80007fc:	6213      	str	r3, [r2, #32]
 80007fe:	4b67      	ldr	r3, [pc, #412]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000800:	6a1b      	ldr	r3, [r3, #32]
 8000802:	4a66      	ldr	r2, [pc, #408]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000804:	f023 0304 	bic.w	r3, r3, #4
 8000808:	6213      	str	r3, [r2, #32]
 800080a:	e01c      	b.n	8000846 <HAL_RCC_OscConfig+0x36e>
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	2b05      	cmp	r3, #5
 8000812:	d10c      	bne.n	800082e <HAL_RCC_OscConfig+0x356>
 8000814:	4b61      	ldr	r3, [pc, #388]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000816:	6a1b      	ldr	r3, [r3, #32]
 8000818:	4a60      	ldr	r2, [pc, #384]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800081a:	f043 0304 	orr.w	r3, r3, #4
 800081e:	6213      	str	r3, [r2, #32]
 8000820:	4b5e      	ldr	r3, [pc, #376]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000822:	6a1b      	ldr	r3, [r3, #32]
 8000824:	4a5d      	ldr	r2, [pc, #372]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000826:	f043 0301 	orr.w	r3, r3, #1
 800082a:	6213      	str	r3, [r2, #32]
 800082c:	e00b      	b.n	8000846 <HAL_RCC_OscConfig+0x36e>
 800082e:	4b5b      	ldr	r3, [pc, #364]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000830:	6a1b      	ldr	r3, [r3, #32]
 8000832:	4a5a      	ldr	r2, [pc, #360]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000834:	f023 0301 	bic.w	r3, r3, #1
 8000838:	6213      	str	r3, [r2, #32]
 800083a:	4b58      	ldr	r3, [pc, #352]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800083c:	6a1b      	ldr	r3, [r3, #32]
 800083e:	4a57      	ldr	r2, [pc, #348]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000840:	f023 0304 	bic.w	r3, r3, #4
 8000844:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d015      	beq.n	800087a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800084e:	f7ff fd85 	bl	800035c <HAL_GetTick>
 8000852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000854:	e00a      	b.n	800086c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000856:	f7ff fd81 	bl	800035c <HAL_GetTick>
 800085a:	4602      	mov	r2, r0
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	f241 3288 	movw	r2, #5000	; 0x1388
 8000864:	4293      	cmp	r3, r2
 8000866:	d901      	bls.n	800086c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000868:	2303      	movs	r3, #3
 800086a:	e0b1      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800086c:	4b4b      	ldr	r3, [pc, #300]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800086e:	6a1b      	ldr	r3, [r3, #32]
 8000870:	f003 0302 	and.w	r3, r3, #2
 8000874:	2b00      	cmp	r3, #0
 8000876:	d0ee      	beq.n	8000856 <HAL_RCC_OscConfig+0x37e>
 8000878:	e014      	b.n	80008a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800087a:	f7ff fd6f 	bl	800035c <HAL_GetTick>
 800087e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000880:	e00a      	b.n	8000898 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000882:	f7ff fd6b 	bl	800035c <HAL_GetTick>
 8000886:	4602      	mov	r2, r0
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000890:	4293      	cmp	r3, r2
 8000892:	d901      	bls.n	8000898 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000894:	2303      	movs	r3, #3
 8000896:	e09b      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000898:	4b40      	ldr	r3, [pc, #256]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800089a:	6a1b      	ldr	r3, [r3, #32]
 800089c:	f003 0302 	and.w	r3, r3, #2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1ee      	bne.n	8000882 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80008a4:	7dfb      	ldrb	r3, [r7, #23]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d105      	bne.n	80008b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80008aa:	4b3c      	ldr	r3, [pc, #240]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	4a3b      	ldr	r2, [pc, #236]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80008b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80008b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f000 8087 	beq.w	80009ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008c0:	4b36      	ldr	r3, [pc, #216]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 030c 	and.w	r3, r3, #12
 80008c8:	2b08      	cmp	r3, #8
 80008ca:	d061      	beq.n	8000990 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	69db      	ldr	r3, [r3, #28]
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d146      	bne.n	8000962 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80008d4:	4b33      	ldr	r3, [pc, #204]	; (80009a4 <HAL_RCC_OscConfig+0x4cc>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008da:	f7ff fd3f 	bl	800035c <HAL_GetTick>
 80008de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008e0:	e008      	b.n	80008f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80008e2:	f7ff fd3b 	bl	800035c <HAL_GetTick>
 80008e6:	4602      	mov	r2, r0
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	1ad3      	subs	r3, r2, r3
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d901      	bls.n	80008f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80008f0:	2303      	movs	r3, #3
 80008f2:	e06d      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008f4:	4b29      	ldr	r3, [pc, #164]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d1f0      	bne.n	80008e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6a1b      	ldr	r3, [r3, #32]
 8000904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000908:	d108      	bne.n	800091c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800090a:	4b24      	ldr	r3, [pc, #144]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	4921      	ldr	r1, [pc, #132]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000918:	4313      	orrs	r3, r2
 800091a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6a19      	ldr	r1, [r3, #32]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800092c:	430b      	orrs	r3, r1
 800092e:	491b      	ldr	r1, [pc, #108]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000930:	4313      	orrs	r3, r2
 8000932:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000934:	4b1b      	ldr	r3, [pc, #108]	; (80009a4 <HAL_RCC_OscConfig+0x4cc>)
 8000936:	2201      	movs	r2, #1
 8000938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800093a:	f7ff fd0f 	bl	800035c <HAL_GetTick>
 800093e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000940:	e008      	b.n	8000954 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000942:	f7ff fd0b 	bl	800035c <HAL_GetTick>
 8000946:	4602      	mov	r2, r0
 8000948:	693b      	ldr	r3, [r7, #16]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	2b02      	cmp	r3, #2
 800094e:	d901      	bls.n	8000954 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000950:	2303      	movs	r3, #3
 8000952:	e03d      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800095c:	2b00      	cmp	r3, #0
 800095e:	d0f0      	beq.n	8000942 <HAL_RCC_OscConfig+0x46a>
 8000960:	e035      	b.n	80009ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000962:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <HAL_RCC_OscConfig+0x4cc>)
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000968:	f7ff fcf8 	bl	800035c <HAL_GetTick>
 800096c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800096e:	e008      	b.n	8000982 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000970:	f7ff fcf4 	bl	800035c <HAL_GetTick>
 8000974:	4602      	mov	r2, r0
 8000976:	693b      	ldr	r3, [r7, #16]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	2b02      	cmp	r3, #2
 800097c:	d901      	bls.n	8000982 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800097e:	2303      	movs	r3, #3
 8000980:	e026      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000982:	4b06      	ldr	r3, [pc, #24]	; (800099c <HAL_RCC_OscConfig+0x4c4>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1f0      	bne.n	8000970 <HAL_RCC_OscConfig+0x498>
 800098e:	e01e      	b.n	80009ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	69db      	ldr	r3, [r3, #28]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d107      	bne.n	80009a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000998:	2301      	movs	r3, #1
 800099a:	e019      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
 800099c:	40021000 	.word	0x40021000
 80009a0:	40007000 	.word	0x40007000
 80009a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <HAL_RCC_OscConfig+0x500>)
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6a1b      	ldr	r3, [r3, #32]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d106      	bne.n	80009ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d001      	beq.n	80009ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e000      	b.n	80009d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80009ce:	2300      	movs	r3, #0
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40021000 	.word	0x40021000

080009dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d101      	bne.n	80009f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	e0d0      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80009f0:	4b6a      	ldr	r3, [pc, #424]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f003 0307 	and.w	r3, r3, #7
 80009f8:	683a      	ldr	r2, [r7, #0]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d910      	bls.n	8000a20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009fe:	4b67      	ldr	r3, [pc, #412]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f023 0207 	bic.w	r2, r3, #7
 8000a06:	4965      	ldr	r1, [pc, #404]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a0e:	4b63      	ldr	r3, [pc, #396]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f003 0307 	and.w	r3, r3, #7
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d001      	beq.n	8000a20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e0b8      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f003 0302 	and.w	r3, r3, #2
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d020      	beq.n	8000a6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f003 0304 	and.w	r3, r3, #4
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d005      	beq.n	8000a44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000a38:	4b59      	ldr	r3, [pc, #356]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	4a58      	ldr	r2, [pc, #352]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000a42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 0308 	and.w	r3, r3, #8
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d005      	beq.n	8000a5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a50:	4b53      	ldr	r3, [pc, #332]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	4a52      	ldr	r2, [pc, #328]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a56:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000a5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a5c:	4b50      	ldr	r3, [pc, #320]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	494d      	ldr	r1, [pc, #308]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d040      	beq.n	8000afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d107      	bne.n	8000a92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a82:	4b47      	ldr	r3, [pc, #284]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d115      	bne.n	8000aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e07f      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d107      	bne.n	8000aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a9a:	4b41      	ldr	r3, [pc, #260]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d109      	bne.n	8000aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e073      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aaa:	4b3d      	ldr	r3, [pc, #244]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d101      	bne.n	8000aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e06b      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000aba:	4b39      	ldr	r3, [pc, #228]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f023 0203 	bic.w	r2, r3, #3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	4936      	ldr	r1, [pc, #216]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000acc:	f7ff fc46 	bl	800035c <HAL_GetTick>
 8000ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ad2:	e00a      	b.n	8000aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ad4:	f7ff fc42 	bl	800035c <HAL_GetTick>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d901      	bls.n	8000aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	e053      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000aea:	4b2d      	ldr	r3, [pc, #180]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	f003 020c 	and.w	r2, r3, #12
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d1eb      	bne.n	8000ad4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000afc:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f003 0307 	and.w	r3, r3, #7
 8000b04:	683a      	ldr	r2, [r7, #0]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d210      	bcs.n	8000b2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b0a:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 0207 	bic.w	r2, r3, #7
 8000b12:	4922      	ldr	r1, [pc, #136]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b1a:	4b20      	ldr	r3, [pc, #128]	; (8000b9c <HAL_RCC_ClockConfig+0x1c0>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	683a      	ldr	r2, [r7, #0]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d001      	beq.n	8000b2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	e032      	b.n	8000b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f003 0304 	and.w	r3, r3, #4
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d008      	beq.n	8000b4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b38:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	4916      	ldr	r1, [pc, #88]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000b46:	4313      	orrs	r3, r2
 8000b48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f003 0308 	and.w	r3, r3, #8
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d009      	beq.n	8000b6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	691b      	ldr	r3, [r3, #16]
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	490e      	ldr	r1, [pc, #56]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000b66:	4313      	orrs	r3, r2
 8000b68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000b6a:	f000 f821 	bl	8000bb0 <HAL_RCC_GetSysClockFreq>
 8000b6e:	4602      	mov	r2, r0
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	091b      	lsrs	r3, r3, #4
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	490a      	ldr	r1, [pc, #40]	; (8000ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8000b7c:	5ccb      	ldrb	r3, [r1, r3]
 8000b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b82:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <HAL_RCC_ClockConfig+0x1cc>)
 8000b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <HAL_RCC_ClockConfig+0x1d0>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fba4 	bl	80002d8 <HAL_InitTick>

  return HAL_OK;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40022000 	.word	0x40022000
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	08000d28 	.word	0x08000d28
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	20000004 	.word	0x20000004

08000bb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000bb0:	b490      	push	{r4, r7}
 8000bb2:	b08a      	sub	sp, #40	; 0x28
 8000bb4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000bb6:	4b29      	ldr	r3, [pc, #164]	; (8000c5c <HAL_RCC_GetSysClockFreq+0xac>)
 8000bb8:	1d3c      	adds	r4, r7, #4
 8000bba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000bc0:	f240 2301 	movw	r3, #513	; 0x201
 8000bc4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
 8000bce:	2300      	movs	r3, #0
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000bda:	4b21      	ldr	r3, [pc, #132]	; (8000c60 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000be0:	69fb      	ldr	r3, [r7, #28]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b04      	cmp	r3, #4
 8000be8:	d002      	beq.n	8000bf0 <HAL_RCC_GetSysClockFreq+0x40>
 8000bea:	2b08      	cmp	r3, #8
 8000bec:	d003      	beq.n	8000bf6 <HAL_RCC_GetSysClockFreq+0x46>
 8000bee:	e02b      	b.n	8000c48 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000bf0:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000bf2:	623b      	str	r3, [r7, #32]
      break;
 8000bf4:	e02b      	b.n	8000c4e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	0c9b      	lsrs	r3, r3, #18
 8000bfa:	f003 030f 	and.w	r3, r3, #15
 8000bfe:	3328      	adds	r3, #40	; 0x28
 8000c00:	443b      	add	r3, r7
 8000c02:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000c06:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d012      	beq.n	8000c38 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000c12:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	0c5b      	lsrs	r3, r3, #17
 8000c18:	f003 0301 	and.w	r3, r3, #1
 8000c1c:	3328      	adds	r3, #40	; 0x28
 8000c1e:	443b      	add	r3, r7
 8000c20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000c24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	4a0e      	ldr	r2, [pc, #56]	; (8000c64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000c2a:	fb03 f202 	mul.w	r2, r3, r2
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c34:	627b      	str	r3, [r7, #36]	; 0x24
 8000c36:	e004      	b.n	8000c42 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	4a0b      	ldr	r2, [pc, #44]	; (8000c68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000c3c:	fb02 f303 	mul.w	r3, r2, r3
 8000c40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c44:	623b      	str	r3, [r7, #32]
      break;
 8000c46:	e002      	b.n	8000c4e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000c4a:	623b      	str	r3, [r7, #32]
      break;
 8000c4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000c4e:	6a3b      	ldr	r3, [r7, #32]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3728      	adds	r7, #40	; 0x28
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc90      	pop	{r4, r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	08000d18 	.word	0x08000d18
 8000c60:	40021000 	.word	0x40021000
 8000c64:	007a1200 	.word	0x007a1200
 8000c68:	003d0900 	.word	0x003d0900

08000c6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000c74:	4b0a      	ldr	r3, [pc, #40]	; (8000ca0 <RCC_Delay+0x34>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0a      	ldr	r2, [pc, #40]	; (8000ca4 <RCC_Delay+0x38>)
 8000c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7e:	0a5b      	lsrs	r3, r3, #9
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	fb02 f303 	mul.w	r3, r2, r3
 8000c86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000c88:	bf00      	nop
  }
  while (Delay --);
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	1e5a      	subs	r2, r3, #1
 8000c8e:	60fa      	str	r2, [r7, #12]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d1f9      	bne.n	8000c88 <RCC_Delay+0x1c>
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	10624dd3 	.word	0x10624dd3

08000ca8 <__libc_init_array>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	2600      	movs	r6, #0
 8000cac:	4d0c      	ldr	r5, [pc, #48]	; (8000ce0 <__libc_init_array+0x38>)
 8000cae:	4c0d      	ldr	r4, [pc, #52]	; (8000ce4 <__libc_init_array+0x3c>)
 8000cb0:	1b64      	subs	r4, r4, r5
 8000cb2:	10a4      	asrs	r4, r4, #2
 8000cb4:	42a6      	cmp	r6, r4
 8000cb6:	d109      	bne.n	8000ccc <__libc_init_array+0x24>
 8000cb8:	f000 f822 	bl	8000d00 <_init>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	4d0a      	ldr	r5, [pc, #40]	; (8000ce8 <__libc_init_array+0x40>)
 8000cc0:	4c0a      	ldr	r4, [pc, #40]	; (8000cec <__libc_init_array+0x44>)
 8000cc2:	1b64      	subs	r4, r4, r5
 8000cc4:	10a4      	asrs	r4, r4, #2
 8000cc6:	42a6      	cmp	r6, r4
 8000cc8:	d105      	bne.n	8000cd6 <__libc_init_array+0x2e>
 8000cca:	bd70      	pop	{r4, r5, r6, pc}
 8000ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cd0:	4798      	blx	r3
 8000cd2:	3601      	adds	r6, #1
 8000cd4:	e7ee      	b.n	8000cb4 <__libc_init_array+0xc>
 8000cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cda:	4798      	blx	r3
 8000cdc:	3601      	adds	r6, #1
 8000cde:	e7f2      	b.n	8000cc6 <__libc_init_array+0x1e>
 8000ce0:	08000d38 	.word	0x08000d38
 8000ce4:	08000d38 	.word	0x08000d38
 8000ce8:	08000d38 	.word	0x08000d38
 8000cec:	08000d3c 	.word	0x08000d3c

08000cf0 <memset>:
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	4402      	add	r2, r0
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d100      	bne.n	8000cfa <memset+0xa>
 8000cf8:	4770      	bx	lr
 8000cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8000cfe:	e7f9      	b.n	8000cf4 <memset+0x4>

08000d00 <_init>:
 8000d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d02:	bf00      	nop
 8000d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d06:	bc08      	pop	{r3}
 8000d08:	469e      	mov	lr, r3
 8000d0a:	4770      	bx	lr

08000d0c <_fini>:
 8000d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d0e:	bf00      	nop
 8000d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d12:	bc08      	pop	{r3}
 8000d14:	469e      	mov	lr, r3
 8000d16:	4770      	bx	lr
