#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 15 22:37:31 2024
# Process ID: 728
# Current directory: /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1
# Command line: vivado -log logicnet_0.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source logicnet_0.tcl -notrace
# Log file: /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0.vdi
# Journal file: /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source logicnet_0.tcl -notrace
Command: link_design -top logicnet_0 -part xcvu9p-flgb2104-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.586 ; gain = 0.000 ; free physical = 1580 ; free virtual = 18578
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/logicnet.xdc]
Finished Parsing XDC File [/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/logicnet.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.043 ; gain = 0.000 ; free physical = 1734 ; free virtual = 18727
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.012 ; gain = 552.559 ; free physical = 1723 ; free virtual = 18716
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.422 ; gain = 133.406 ; free physical = 1665 ; free virtual = 18659

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.281 ; gain = 171.859 ; free physical = 1497 ; free virtual = 18491

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332
Ending Logic Optimization Task | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1338 ; free virtual = 18332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8cafbd86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1335 ; free virtual = 18329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8cafbd86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1335 ; free virtual = 18329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1335 ; free virtual = 18329
Ending Netlist Obfuscation Task | Checksum: 8cafbd86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.188 ; gain = 0.000 ; free physical = 1335 ; free virtual = 18329
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logicnet_0_drc_opted.rpt -pb logicnet_0_drc_opted.pb -rpx logicnet_0_drc_opted.rpx
Command: report_drc -file logicnet_0_drc_opted.rpt -pb logicnet_0_drc_opted.pb -rpx logicnet_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.285 ; gain = 0.000 ; free physical = 1207 ; free virtual = 18210
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.285 ; gain = 0.000 ; free physical = 1219 ; free virtual = 18222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.285 ; gain = 0.000 ; free physical = 1219 ; free virtual = 18222

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10227660

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 4315.988 ; gain = 974.703 ; free physical = 1244 ; free virtual = 17321

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 33c76a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1494 ; free virtual = 17356

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 33c76a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1494 ; free virtual = 17355
Phase 1 Placer Initialization | Checksum: 33c76a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1485 ; free virtual = 17345

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 6f365a53

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1421 ; free virtual = 17282

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 6f365a53

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1417 ; free virtual = 17278

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 6f365a53

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1322 ; free virtual = 17183

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 77e5892f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1322 ; free virtual = 17183

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 77e5892f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1322 ; free virtual = 17183
Phase 2.1.1 Partition Driven Placement | Checksum: 77e5892f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1329 ; free virtual = 17190
Phase 2.1 Floorplanning | Checksum: 9647354a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4705.344 ; gain = 1364.059 ; free physical = 1329 ; free virtual = 17190

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4952.914 ; gain = 0.000 ; free physical = 1550 ; free virtual = 17102

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 58fd2306

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 4952.914 ; gain = 1611.629 ; free physical = 1550 ; free virtual = 17102
Phase 2.2 Global Placement Core | Checksum: 3fe3f787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1536 ; free virtual = 17089
Phase 2 Global Placement | Checksum: 3fe3f787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1555 ; free virtual = 17108

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 60e98c78

Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1544 ; free virtual = 17097

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3fdd5e29

Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1519 ; free virtual = 17071

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8cd58a5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1496 ; free virtual = 17048

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 10d016a5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1436 ; free virtual = 16989

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 10dcab595

Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1436 ; free virtual = 16989

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 7a8aafd0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1296 ; free virtual = 16849
Phase 3.4 Small Shape DP | Checksum: 124bf9a69

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1355 ; free virtual = 16909

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 124bf9a69

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1355 ; free virtual = 16909

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: e06ee18c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1355 ; free virtual = 16909
Phase 3 Detail Placement | Checksum: e06ee18c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1355 ; free virtual = 16909

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 141e220ed

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.202 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 196a54ea4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1367 ; free virtual = 16921
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d4bec3b5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1367 ; free virtual = 16921
Phase 4.1.1.1 BUFG Insertion | Checksum: 141e220ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1367 ; free virtual = 16921

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 141e220ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1367 ; free virtual = 16921
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.417. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.417. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: e7d15f3a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1193 ; free virtual = 16781
Phase 4.1.1 Post Placement Optimization | Checksum: e7d15f3a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1193 ; free virtual = 16781
Phase 4.1 Post Commit Optimization | Checksum: e7d15f3a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1193 ; free virtual = 16781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e7d15f3a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1317 ; free virtual = 16800

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e7d15f3a

Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1227 ; free virtual = 16714

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1227 ; free virtual = 16714
Phase 4.4 Final Placement Cleanup | Checksum: d7aee8da

Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1227 ; free virtual = 16714
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d7aee8da

Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1227 ; free virtual = 16714
Ending Placer Task | Checksum: acff69bb

Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1227 ; free virtual = 16714
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 5064.969 ; gain = 1723.684 ; free physical = 1458 ; free virtual = 16945
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1455 ; free virtual = 16944
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file logicnet_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1389 ; free virtual = 16877
INFO: [runtcl-4] Executing : report_utilization -file logicnet_0_utilization_placed.rpt -pb logicnet_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file logicnet_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1432 ; free virtual = 16920
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1423 ; free virtual = 16913
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: acff69bb ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "M0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Nodegraph reading from file.  Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.70 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1021 ; free virtual = 16517
Phase 1 Build RT Design | Checksum: ec614618

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1197 ; free virtual = 16688
Post Restoration Checksum: NetGraph: 69366f7a NumContArr: 832ad69e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ec614618

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1215 ; free virtual = 16707

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ec614618

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1078 ; free virtual = 16570

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ec614618

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5064.969 ; gain = 0.000 ; free physical = 1078 ; free virtual = 16570

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: ec614618

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5413.195 ; gain = 348.227 ; free physical = 1914 ; free virtual = 16519

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 16c6e3160

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5413.195 ; gain = 348.227 ; free physical = 1932 ; free virtual = 16516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.431  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14d9431ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5413.195 ; gain = 348.227 ; free physical = 1930 ; free virtual = 16505

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 272
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 271
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132b05c1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2233 ; free virtual = 16349

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d3bebb9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 18a466dd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327
Phase 4 Rip-up And Reroute | Checksum: 18a466dd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a466dd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a466dd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327
Phase 5 Delay and Skew Optimization | Checksum: 18a466dd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 139c2c014

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 139c2c014

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327
Phase 6 Post Hold Fix | Checksum: 139c2c014

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2209 ; free virtual = 16327

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00285227 %
  Global Horizontal Routing Utilization  = 0.0032346 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da276c06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2190 ; free virtual = 16308

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da276c06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2180 ; free virtual = 16298

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1da276c06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2177 ; free virtual = 16296

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1da276c06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2179 ; free virtual = 16297
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2372 ; free virtual = 16490

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5423.746 ; gain = 358.777 ; free physical = 2372 ; free virtual = 16490
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5431.750 ; gain = 0.000 ; free physical = 2370 ; free virtual = 16490
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logicnet_0_drc_routed.rpt -pb logicnet_0_drc_routed.pb -rpx logicnet_0_drc_routed.rpx
Command: report_drc -file logicnet_0_drc_routed.rpt -pb logicnet_0_drc_routed.pb -rpx logicnet_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file logicnet_0_methodology_drc_routed.rpt -pb logicnet_0_methodology_drc_routed.pb -rpx logicnet_0_methodology_drc_routed.rpx
Command: report_methodology -file logicnet_0_methodology_drc_routed.rpt -pb logicnet_0_methodology_drc_routed.pb -rpx logicnet_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /workspace/logicnets/examples/jet_substructure/jscs_synth_test/verilog/results_logicnet/vivadocompile/vivadocompile.runs/impl_1/logicnet_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file logicnet_0_power_routed.rpt -pb logicnet_0_power_summary_routed.pb -rpx logicnet_0_power_routed.rpx
Command: report_power -file logicnet_0_power_routed.rpt -pb logicnet_0_power_summary_routed.pb -rpx logicnet_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file logicnet_0_route_status.rpt -pb logicnet_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file logicnet_0_timing_summary_routed.rpt -pb logicnet_0_timing_summary_routed.pb -rpx logicnet_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file logicnet_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file logicnet_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file logicnet_0_bus_skew_routed.rpt -pb logicnet_0_bus_skew_routed.pb -rpx logicnet_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 22:39:28 2024...
