

================================================================
== Vitis HLS Report for 'decision_function_5'
================================================================
* Date:           Wed Jun 29 02:58:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.323 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     49|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_94_32_1_1_U24  |mux_94_32_1_1  |        0|   0|  0|  49|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  49|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |activation_129_fu_160_p2   |       and|   0|  0|   2|           1|           1|
    |activation_130_fu_166_p2   |       and|   0|  0|   2|           1|           1|
    |activation_132_fu_184_p2   |       and|   0|  0|   2|           1|           1|
    |activation_134_fu_202_p2   |       and|   0|  0|   2|           1|           1|
    |activation_136_fu_220_p2   |       and|   0|  0|   2|           1|           1|
    |activation_140_fu_148_p2   |       and|   0|  0|   2|           1|           1|
    |activation_141_fu_178_p2   |       and|   0|  0|   2|           1|           1|
    |activation_142_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |activation_143_fu_214_p2   |       and|   0|  0|   2|           1|           1|
    |activation_144_fu_232_p2   |       and|   0|  0|   2|           1|           1|
    |activation_145_fu_238_p2   |       and|   0|  0|   2|           1|           1|
    |activation_146_fu_256_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln133_fu_250_p2        |       and|   0|  0|   2|           1|           1|
    |comparison_49_fu_100_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_50_fu_106_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_51_fu_112_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_52_fu_118_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_53_fu_124_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_54_fu_130_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_55_fu_136_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_fu_94_p2        |      icmp|   0|  0|  20|          32|          18|
    |or_ln148_21_fu_272_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_22_fu_286_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_23_fu_304_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_24_fu_318_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_25_fu_332_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_26_fu_346_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_262_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_372_p10      |    select|   0|  0|   5|           1|           4|
    |select_ln148_22_fu_292_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln148_23_fu_310_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln148_24_fu_324_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_25_fu_338_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_26_fu_352_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_fu_278_p3     |    select|   0|  0|   3|           1|           2|
    |activation_fu_142_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_16_fu_172_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_17_fu_190_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_18_fu_208_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_19_fu_226_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_20_fu_244_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_fu_154_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 237|         290|         193|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.5|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.5|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|              p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|              p_read4|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read44, i32 4294875285"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_49 = icmp_slt  i32 %p_read11, i32 4294886093"   --->   Operation 8 'icmp' 'comparison_49' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_50 = icmp_slt  i32 %p_read11, i32 108180"   --->   Operation 9 'icmp' 'comparison_50' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_51 = icmp_slt  i32 %p_read44, i32 53755"   --->   Operation 10 'icmp' 'comparison_51' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_52 = icmp_slt  i32 %p_read22, i32 88509"   --->   Operation 11 'icmp' 'comparison_52' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_53 = icmp_slt  i32 %p_read33, i32 81127"   --->   Operation 12 'icmp' 'comparison_53' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_54 = icmp_slt  i32 %p_read33, i32 4294895553"   --->   Operation 13 'icmp' 'comparison_54' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_55 = icmp_slt  i32 %p_read22, i32 4294859908"   --->   Operation 14 'icmp' 'comparison_55' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 15 'xor' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%activation_140 = and i1 %comparison_49, i1 %activation" [firmware/BDT.h:133]   --->   Operation 16 'and' 'activation_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node activation_129)   --->   "%xor_ln135 = xor i1 %comparison_49, i1 1" [firmware/BDT.h:135]   --->   Operation 17 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_129 = and i1 %xor_ln135, i1 %activation" [firmware/BDT.h:135]   --->   Operation 18 'and' 'activation_129' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.33ns)   --->   "%activation_130 = and i1 %comparison_50, i1 %activation_129" [firmware/BDT.h:133]   --->   Operation 19 'and' 'activation_130' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_21)   --->   "%xor_ln135_16 = xor i1 %comparison_50, i1 1" [firmware/BDT.h:135]   --->   Operation 20 'xor' 'xor_ln135_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_21)   --->   "%activation_141 = and i1 %activation_129, i1 %xor_ln135_16" [firmware/BDT.h:135]   --->   Operation 21 'and' 'activation_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.33ns)   --->   "%activation_132 = and i1 %comparison_51, i1 %activation_130" [firmware/BDT.h:133]   --->   Operation 22 'and' 'activation_132' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_22)   --->   "%xor_ln135_17 = xor i1 %comparison_51, i1 1" [firmware/BDT.h:135]   --->   Operation 23 'xor' 'xor_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_22)   --->   "%activation_142 = and i1 %activation_130, i1 %xor_ln135_17" [firmware/BDT.h:135]   --->   Operation 24 'and' 'activation_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns)   --->   "%activation_134 = and i1 %comparison_52, i1 %activation_132" [firmware/BDT.h:133]   --->   Operation 25 'and' 'activation_134' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%xor_ln135_18 = xor i1 %comparison_52, i1 1" [firmware/BDT.h:135]   --->   Operation 26 'xor' 'xor_ln135_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%activation_143 = and i1 %activation_132, i1 %xor_ln135_18" [firmware/BDT.h:135]   --->   Operation 27 'and' 'activation_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.33ns)   --->   "%activation_136 = and i1 %comparison_53, i1 %activation_134" [firmware/BDT.h:133]   --->   Operation 28 'and' 'activation_136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%xor_ln135_19 = xor i1 %comparison_53, i1 1" [firmware/BDT.h:135]   --->   Operation 29 'xor' 'xor_ln135_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%activation_144 = and i1 %activation_134, i1 %xor_ln135_19" [firmware/BDT.h:135]   --->   Operation 30 'and' 'activation_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_25)   --->   "%activation_145 = and i1 %comparison_54, i1 %activation_136" [firmware/BDT.h:133]   --->   Operation 31 'and' 'activation_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln135_20 = xor i1 %comparison_54, i1 1" [firmware/BDT.h:135]   --->   Operation 32 'xor' 'xor_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133 = and i1 %comparison_55, i1 %xor_ln135_20" [firmware/BDT.h:133]   --->   Operation 33 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_146 = and i1 %and_ln133, i1 %activation_136" [firmware/BDT.h:133]   --->   Operation 34 'and' 'activation_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %comparison, i1 %activation_140" [firmware/BDT.h:148]   --->   Operation 35 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%zext_ln148 = zext i1 %activation" [firmware/BDT.h:148]   --->   Operation 36 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_21 & or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_21 = or i1 %or_ln148, i1 %activation_141" [firmware/BDT.h:148]   --->   Operation 37 'or' 'or_ln148_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 38 'select' 'select_ln148' <Predicate = (or_ln148_21 & or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_22 = or i1 %or_ln148_21, i1 %activation_142" [firmware/BDT.h:148]   --->   Operation 39 'or' 'or_ln148_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_22 = select i1 %or_ln148_21, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 40 'select' 'select_ln148_22' <Predicate = (or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%zext_ln148_7 = zext i2 %select_ln148_22" [firmware/BDT.h:148]   --->   Operation 41 'zext' 'zext_ln148_7' <Predicate = (or_ln148_22 & or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_23 = or i1 %or_ln148_22, i1 %activation_143" [firmware/BDT.h:148]   --->   Operation 42 'or' 'or_ln148_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_23 = select i1 %or_ln148_22, i3 %zext_ln148_7, i3 4" [firmware/BDT.h:148]   --->   Operation 43 'select' 'select_ln148_23' <Predicate = (or_ln148_23 & or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_24 = or i1 %or_ln148_23, i1 %activation_144" [firmware/BDT.h:148]   --->   Operation 44 'or' 'or_ln148_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_24 = select i1 %or_ln148_23, i3 %select_ln148_23, i3 5" [firmware/BDT.h:148]   --->   Operation 45 'select' 'select_ln148_24' <Predicate = (or_ln148_24 & or_ln148_25 & or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_25 = or i1 %or_ln148_24, i1 %activation_145" [firmware/BDT.h:148]   --->   Operation 46 'or' 'or_ln148_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln148_25 = select i1 %or_ln148_24, i3 %select_ln148_24, i3 6" [firmware/BDT.h:148]   --->   Operation 47 'select' 'select_ln148_25' <Predicate = (or_ln148_25 & or_ln148_26)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_26 = or i1 %or_ln148_25, i1 %activation_146" [firmware/BDT.h:148]   --->   Operation 48 'or' 'or_ln148_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_26 = select i1 %or_ln148_25, i3 %select_ln148_25, i3 7" [firmware/BDT.h:148]   --->   Operation 49 'select' 'select_ln148_26' <Predicate = (or_ln148_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln148_8 = zext i3 %select_ln148_26" [firmware/BDT.h:148]   --->   Operation 50 'zext' 'zext_ln148_8' <Predicate = (or_ln148_26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_27 = select i1 %or_ln148_26, i4 %zext_ln148_8, i4 8" [firmware/BDT.h:148]   --->   Operation 51 'select' 'select_ln148_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.89ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 60435, i32 49727, i32 53403, i32 16296, i32 30423, i32 16496, i32 3784, i32 7411, i32 4294908677, i4 %select_ln148_27" [firmware/BDT.h:149]   --->   Operation 52 'mux' 'agg_result' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 53 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_49    (icmp        ) [ 00]
comparison_50    (icmp        ) [ 00]
comparison_51    (icmp        ) [ 00]
comparison_52    (icmp        ) [ 00]
comparison_53    (icmp        ) [ 00]
comparison_54    (icmp        ) [ 00]
comparison_55    (icmp        ) [ 00]
activation       (xor         ) [ 00]
activation_140   (and         ) [ 00]
xor_ln135        (xor         ) [ 00]
activation_129   (and         ) [ 00]
activation_130   (and         ) [ 00]
xor_ln135_16     (xor         ) [ 00]
activation_141   (and         ) [ 00]
activation_132   (and         ) [ 00]
xor_ln135_17     (xor         ) [ 00]
activation_142   (and         ) [ 00]
activation_134   (and         ) [ 00]
xor_ln135_18     (xor         ) [ 00]
activation_143   (and         ) [ 00]
activation_136   (and         ) [ 00]
xor_ln135_19     (xor         ) [ 00]
activation_144   (and         ) [ 00]
activation_145   (and         ) [ 00]
xor_ln135_20     (xor         ) [ 00]
and_ln133        (and         ) [ 00]
activation_146   (and         ) [ 00]
or_ln148         (or          ) [ 01]
zext_ln148       (zext        ) [ 00]
or_ln148_21      (or          ) [ 01]
select_ln148     (select      ) [ 00]
or_ln148_22      (or          ) [ 01]
select_ln148_22  (select      ) [ 00]
zext_ln148_7     (zext        ) [ 00]
or_ln148_23      (or          ) [ 01]
select_ln148_23  (select      ) [ 00]
or_ln148_24      (or          ) [ 01]
select_ln148_24  (select      ) [ 00]
or_ln148_25      (or          ) [ 01]
select_ln148_25  (select      ) [ 00]
or_ln148_26      (or          ) [ 01]
select_ln148_26  (select      ) [ 00]
zext_ln148_8     (zext        ) [ 00]
select_ln148_27  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln153        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_read44_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read33_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read22_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read11_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="comparison_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="comparison_49_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_49/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="comparison_50_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_50/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="comparison_51_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_51/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="comparison_52_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_52/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="comparison_53_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_53/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="comparison_54_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_54/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="comparison_55_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_55/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="activation_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="activation_140_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_140/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="xor_ln135_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="activation_129_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_129/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="activation_130_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_130/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln135_16_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_16/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="activation_141_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_141/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="activation_132_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_132/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln135_17_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_17/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="activation_142_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_142/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="activation_134_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_134/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln135_18_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_18/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="activation_143_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_143/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="activation_136_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_136/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln135_19_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_19/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="activation_144_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_144/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="activation_145_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_145/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln135_20_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_20/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln133_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="activation_146_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_146/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln148_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln148_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln148_21_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_21/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln148_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="or_ln148_22_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_22/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln148_22_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_22/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln148_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_7/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln148_23_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_23/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln148_23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_23/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln148_24_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_24/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln148_24_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_24/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln148_25_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_25/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln148_25_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_25/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln148_26_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_26/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln148_26_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_26/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln148_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_8/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln148_27_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_27/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="agg_result_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="0" index="2" bw="17" slack="0"/>
<pin id="376" dir="0" index="3" bw="17" slack="0"/>
<pin id="377" dir="0" index="4" bw="15" slack="0"/>
<pin id="378" dir="0" index="5" bw="16" slack="0"/>
<pin id="379" dir="0" index="6" bw="16" slack="0"/>
<pin id="380" dir="0" index="7" bw="13" slack="0"/>
<pin id="381" dir="0" index="8" bw="14" slack="0"/>
<pin id="382" dir="0" index="9" bw="17" slack="0"/>
<pin id="383" dir="0" index="10" bw="4" slack="0"/>
<pin id="384" dir="1" index="11" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="88" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="88" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="70" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="82" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="76" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="76" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="82" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="100" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="142" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="106" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="160" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="112" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="166" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="112" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="166" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="118" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="184" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="118" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="184" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="124" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="202" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="124" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="202" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="130" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="220" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="130" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="136" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="220" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="94" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="148" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="142" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="262" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="178" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="262" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="272" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="196" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="272" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="278" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="286" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="214" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="286" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="300" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="304" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="232" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="304" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="310" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="318" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="238" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="318" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="324" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="332" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="256" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="332" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="338" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="346" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="372" pin=5"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="372" pin=6"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="372" pin=7"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="372" pin=8"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="372" pin=9"/></net>

<net id="395"><net_src comp="364" pin="3"/><net_sink comp="372" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.5 : p_read1 | {1 }
	Port: decision_function.5 : p_read2 | {1 }
	Port: decision_function.5 : p_read3 | {1 }
	Port: decision_function.5 : p_read4 | {1 }
  - Chain level:
	State 1
		activation : 1
		activation_140 : 1
		xor_ln135 : 1
		activation_129 : 1
		activation_130 : 1
		xor_ln135_16 : 1
		activation_141 : 1
		activation_132 : 1
		xor_ln135_17 : 1
		activation_142 : 1
		activation_134 : 1
		xor_ln135_18 : 1
		activation_143 : 1
		activation_136 : 1
		xor_ln135_19 : 1
		activation_144 : 1
		activation_145 : 1
		xor_ln135_20 : 1
		and_ln133 : 1
		activation_146 : 1
		or_ln148 : 1
		zext_ln148 : 1
		or_ln148_21 : 1
		select_ln148 : 1
		or_ln148_22 : 1
		select_ln148_22 : 1
		zext_ln148_7 : 2
		or_ln148_23 : 1
		select_ln148_23 : 3
		or_ln148_24 : 1
		select_ln148_24 : 4
		or_ln148_25 : 1
		select_ln148_25 : 5
		or_ln148_26 : 1
		select_ln148_26 : 6
		zext_ln148_8 : 7
		select_ln148_27 : 8
		agg_result : 9
		ret_ln153 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_94    |    0    |    20   |
|          |  comparison_49_fu_100  |    0    |    20   |
|          |  comparison_50_fu_106  |    0    |    20   |
|   icmp   |  comparison_51_fu_112  |    0    |    20   |
|          |  comparison_52_fu_118  |    0    |    20   |
|          |  comparison_53_fu_124  |    0    |    20   |
|          |  comparison_54_fu_130  |    0    |    20   |
|          |  comparison_55_fu_136  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_372   |    0    |    49   |
|----------|------------------------|---------|---------|
|          |  activation_140_fu_148 |    0    |    2    |
|          |  activation_129_fu_160 |    0    |    2    |
|          |  activation_130_fu_166 |    0    |    2    |
|          |  activation_141_fu_178 |    0    |    2    |
|          |  activation_132_fu_184 |    0    |    2    |
|          |  activation_142_fu_196 |    0    |    2    |
|    and   |  activation_134_fu_202 |    0    |    2    |
|          |  activation_143_fu_214 |    0    |    2    |
|          |  activation_136_fu_220 |    0    |    2    |
|          |  activation_144_fu_232 |    0    |    2    |
|          |  activation_145_fu_238 |    0    |    2    |
|          |    and_ln133_fu_250    |    0    |    2    |
|          |  activation_146_fu_256 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln148_fu_278  |    0    |    2    |
|          | select_ln148_22_fu_292 |    0    |    2    |
|          | select_ln148_23_fu_310 |    0    |    3    |
|  select  | select_ln148_24_fu_324 |    0    |    3    |
|          | select_ln148_25_fu_338 |    0    |    3    |
|          | select_ln148_26_fu_352 |    0    |    3    |
|          | select_ln148_27_fu_364 |    0    |    4    |
|----------|------------------------|---------|---------|
|          |    activation_fu_142   |    0    |    2    |
|          |    xor_ln135_fu_154    |    0    |    2    |
|          |   xor_ln135_16_fu_172  |    0    |    2    |
|    xor   |   xor_ln135_17_fu_190  |    0    |    2    |
|          |   xor_ln135_18_fu_208  |    0    |    2    |
|          |   xor_ln135_19_fu_226  |    0    |    2    |
|          |   xor_ln135_20_fu_244  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln148_fu_262    |    0    |    2    |
|          |   or_ln148_21_fu_272   |    0    |    2    |
|          |   or_ln148_22_fu_286   |    0    |    2    |
|    or    |   or_ln148_23_fu_304   |    0    |    2    |
|          |   or_ln148_24_fu_318   |    0    |    2    |
|          |   or_ln148_25_fu_332   |    0    |    2    |
|          |   or_ln148_26_fu_346   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read44_read_fu_70  |    0    |    0    |
|   read   |   p_read33_read_fu_76  |    0    |    0    |
|          |   p_read22_read_fu_82  |    0    |    0    |
|          |   p_read11_read_fu_88  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln148_fu_268   |    0    |    0    |
|   zext   |   zext_ln148_7_fu_300  |    0    |    0    |
|          |   zext_ln148_8_fu_360  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   283   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   283  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   283  |
+-----------+--------+--------+
