-- -------------------------------------------------------------
--
--  Entity Declaration for ent_ab
--
-- Generated
--  by:  wig
--  on:  Mon Apr 10 13:27:22 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_ab-e.vhd,v 1.1 2006/04/10 15:42:07 wig Exp $
-- $Date: 2006/04/10 15:42:07 $
-- $Log: ent_ab-e.vhd,v $
-- Revision 1.1  2006/04/10 15:42:07  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity ent_ab
--
entity ent_ab is

	-- Generics:
		-- No Generated Generics for Entity ent_ab

	-- Generated Port Declaration:
		-- No Generated Port for Entity ent_ab

end ent_ab;
--
-- End of Generated Entity ent_ab
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
