 
****************************************
Report : qor
Design : top_WIDTH8
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 12:34:11 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:         19.78
  Critical Path Slack:          -1.91
  Critical Path Clk Period:     20.00
  Total Negative Slack:        -31.25
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        207
  Leaf Cell Count:               2234
  Buf/Inv Cell Count:             740
  Buf Cell Count:                  20
  Inv Cell Count:                 720
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2190
  Sequential Cell Count:           44
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   273050.424889
  Noncombinational Area: 22325.760132
  Buf/Inv Area:          69449.760971
  Total Buffer Area:          3084.48
  Total Inverter Area:       66365.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            295376.185020
  Design Area:          295376.185020


  Design Rules
  -----------------------------------
  Total Number of Nets:          2289
  Nets With Violations:           150
  Max Trans Violations:           150
  Max Cap Violations:               0
  -----------------------------------


  Hostname: track1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.55
  Logic Optimization:                 55.47
  Mapping Optimization:              100.07
  -----------------------------------------
  Overall Compile Time:              171.09
  Overall Compile Wall Clock Time:   172.46

  --------------------------------------------------------------------

  Design  WNS: 1.91  TNS: 31.25  Number of Violating Paths: 17


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
