Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c4b812121e5d41e2857598b2a6f75bf6 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top3_behav xil_defaultlib.top3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.onehertzfreq
Compiling module xil_defaultlib.frequency_divider(width=1)
Compiling module xil_defaultlib.frequency_divider(width=2)
Compiling module xil_defaultlib.frequency_divider(width=3)
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.top3
Compiling module xil_defaultlib.glbl
Built simulation snapshot top3_behav
