<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='563' type='llvm::SUnit'/>
<offset>576</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='563'>///&lt; Special node for the region entry.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='697' u='a' c='_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='884' u='a' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='112' u='a' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='531' u='a' c='_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='66' u='w' c='_ZN4llvm11ScheduleDAG8clearDAGEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1185' u='a' c='_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelB5cxx11EPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='154' u='a' c='_ZN12_GLOBAL__N_115ScheduleDAGFast11ReleasePredEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='419' u='a' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='170' u='a' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIW19listScheduleTopDownEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='456' u='a' c='_ZN4llvm15SIScheduleDAGMI10getEntrySUEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='238' u='a' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE'/>
