

================================================================
== Vivado HLS Report for 'add_bias_pre_L2'
================================================================
* Date:           Sun Oct 27 17:46:08 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.296|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   51|   51|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- fill    |   50|   50|         2|          -|          -|    25|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      28|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      61|
|Register         |        -|      -|      14|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      14|      89|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_2_fu_76_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_70_p2     |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  28|          11|           6|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  17|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |i_reg_59           |   9|          2|    5|         10|
    |result_V_address0  |  13|          3|    5|         15|
    |result_V_d0        |  13|          3|   18|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  61|         14|   30|         85|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  3|   0|    3|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_2_reg_94   |  5|   0|    5|          0|
    |i_reg_59     |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 14|   0|   14|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | add_bias_pre_L2 | return value |
|input_V_address0   | out |    5|  ap_memory |     input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V     |     array    |
|result_V_address0  | out |    5|  ap_memory |     result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |     result_V    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

