<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2023-10-29T18:44:30" hostname="Shreeshiano" package="clockedlogic_formal" id="0" name="cover" tests="1" errors="0" failures="0" time="0" skipped="1">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property ASSERT in clockedlogic_formal at clockedlogic_formal.v:15.16-16.24" time="0" type="ASSERT" location="clockedlogic_formal.v:15.16-16.24" id="$assert$clockedlogic_formal.v:15$8">
<skipped />
</testcase>
<system-out>SBY 18:44:30 [clockedlogic_formal_bmc] Removing directory '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_bmc'.
SBY 18:44:30 [clockedlogic_formal_cover] Removing directory '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_cover'.
SBY 18:44:30 [clockedlogic_formal_cover] Copy '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal.v' to '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_cover/src/clockedlogic_formal.v'.
SBY 18:44:30 [clockedlogic_formal_cover] Copy '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic.v' to '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_cover/src/clockedlogic.v'.
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: smtbmc
SBY 18:44:30 [clockedlogic_formal_cover] base: starting process &quot;cd clockedlogic_formal_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 18:44:30 [clockedlogic_formal_cover] base: finished (returncode=0)
SBY 18:44:30 [clockedlogic_formal_cover] prep: starting process &quot;cd clockedlogic_formal_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 18:44:30 [clockedlogic_formal_cover] prep: finished (returncode=0)
SBY 18:44:30 [clockedlogic_formal_cover] smt2: starting process &quot;cd clockedlogic_formal_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 18:44:30 [clockedlogic_formal_cover] smt2: finished (returncode=0)
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: starting process &quot;cd clockedlogic_formal_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 10  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: ##   0:00:00  Solver: yices
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: ##   0:00:00  Status: passed
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: finished (returncode=0)
SBY 18:44:30 [clockedlogic_formal_cover] engine_0: Status returned by engine: pass
SBY 18:44:30 [clockedlogic_formal_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 18:44:30 [clockedlogic_formal_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 18:44:30 [clockedlogic_formal_cover] summary: engine_0 (smtbmc) returned pass
SBY 18:44:30 [clockedlogic_formal_cover] summary: engine_0 did not produce any traces
SBY 18:44:30 [clockedlogic_formal_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
