#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar  4 11:35:02 2024
# Process ID: 26888
# Current directory: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1
# Command line: vivado.exe -log PROC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PROC.tcl
# Log file: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/PROC.vds
# Journal file: D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-M1PCUD5, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16868 MB
#-----------------------------------------------------------
source PROC.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 592.539 ; gain = 220.340
Command: read_checkpoint -auto_incremental -incremental D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.srcs/utils_1/imports/synth_1/PROC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.srcs/utils_1/imports/synth_1/PROC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PROC -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.711 ; gain = 440.039
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready_uart', assumed default net type 'wire' [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:149]
INFO: [Synth 8-11241] undeclared symbol 'rx_ready', assumed default net type 'wire' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:59]
WARNING: [Synth 8-9926] potential always loop found [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:81]
INFO: [Synth 8-6157] synthesizing module 'PROC' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:1]
WARNING: [Synth 8-85] always block has no event control specified [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:71]
INFO: [Synth 8-6157] synthesizing module 'RF_top' [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RF_cl_test' [D:/CMPE_Capstone/CODE/seth_rf_working/RF_cl_test.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF_cl_test' (0#1) [D:/CMPE_Capstone/CODE/seth_rf_working/RF_cl_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/CMPE_Capstone/CODE/seth_rf_working/RF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [D:/CMPE_Capstone/CODE/seth_rf_working/RF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (16) of module 'fifo_generator_0' [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:148]
INFO: [Synth 8-6157] synthesizing module 'ser_buffer' [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:23]
INFO: [Synth 8-226] default block is never used [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'ser_buffer' (0#1) [D:/CMPE_Capstone/CODE/hdl/RF_read/RF_read.srcs/sources_1/new/serial_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RF_top' (0#1) [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:23]
WARNING: [Synth 8-7071] port 'rd_en' of module 'RF_top' is unconnected for instance 'RF_top' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:83]
WARNING: [Synth 8-7071] port 'empty_led' of module 'RF_top' is unconnected for instance 'RF_top' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:83]
WARNING: [Synth 8-7071] port 'full_led' of module 'RF_top' is unconnected for instance 'RF_top' [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:83]
WARNING: [Synth 8-7023] instance 'RF_top' of module 'RF_top' has 22 connections declared, but only 19 given [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:83]
INFO: [Synth 8-6157] synthesizing module 'PWM' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_speed' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'pwm_speed' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pwm_dir' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_dir.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'pwm_dir' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_dir.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/clk_wiz_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/.Xil/Vivado-26888-DESKTOP-M1PCUD5/realtime/clk_wiz_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1' [D:/CMPE_Capstone/CODE/hdl/PWM/src/clk_div_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/clk_div_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_2' [D:/CMPE_Capstone/CODE/hdl/PWM/src/clk_div_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_2' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/clk_div_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'PROC' (0#1) [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:1]
WARNING: [Synth 8-6014] Unused sequential element Rx_ready_q_reg was removed.  [D:/CMPE_Capstone/CODE/seth_rf_working/RF_cl_test.sv:94]
WARNING: [Synth 8-6014] Unused sequential element Tx_data_q_reg was removed.  [D:/CMPE_Capstone/CODE/seth_rf_working/RF_cl_test.sv:95]
WARNING: [Synth 8-6014] Unused sequential element Tx_valid_q_reg was removed.  [D:/CMPE_Capstone/CODE/seth_rf_working/RF_cl_test.sv:96]
WARNING: [Synth 8-6014] Unused sequential element intr_q_reg was removed.  [D:/CMPE_Capstone/CODE/seth_rf_working/RF.sv:95]
WARNING: [Synth 8-3848] Net Rx_data in module/entity RF_top does not have driver. [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:33]
WARNING: [Synth 8-3848] Net Rx_valid in module/entity RF_top does not have driver. [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:34]
WARNING: [Synth 8-3848] Net ready_uart in module/entity RF_top does not have driver. [D:/CMPE_Capstone/CODE/seth_rf_working/RF_top.sv:149]
WARNING: [Synth 8-6014] Unused sequential element counter_q_reg was removed.  [D:/CMPE_Capstone/CODE/hdl/PWM/src/clk_div_1.sv:44]
WARNING: [Synth 8-3848] Net empty_led in module/entity PROC does not have driver. [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:28]
WARNING: [Synth 8-3848] Net full_led in module/entity PROC does not have driver. [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:29]
WARNING: [Synth 8-3848] Net data in module/entity PROC does not have driver. [D:/CMPE_Capstone/CODE/hdl/PROC/src/PROC_leader_test.v:56]
WARNING: [Synth 8-7129] Port Tx_data[31] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[30] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[29] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[28] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[27] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[26] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[25] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[24] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[23] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[22] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[21] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[20] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[19] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[18] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[17] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[16] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[15] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[14] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[13] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[12] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[11] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[10] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[9] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[8] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[7] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[6] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[5] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[4] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[3] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[2] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[1] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[0] in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_valid in module RF_cl_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[7] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[6] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[5] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[4] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[3] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[2] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[1] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[0] in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_valid in module RF_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port empty_led in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port full_led in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module PROC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.250 ; gain = 558.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.250 ; gain = 558.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.250 ; gain = 558.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1549.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'RF_top/clk_wiz_dut'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'RF_top/clk_wiz_dut'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RF_top/mem_0'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RF_top/mem_0'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'wiz'
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'wiz'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'RF_top/fifo_0'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'RF_top/fifo_0'
Parsing XDC File [D:/CMPE_Capstone/CODE/seth_rf_working/contraint.xdc]
Finished Parsing XDC File [D:/CMPE_Capstone/CODE/seth_rf_working/contraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CMPE_Capstone/CODE/seth_rf_working/contraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PROC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PROC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1595.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1595.062 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for RF_top/clk_wiz_dut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RF_top/mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RF_top/fifo_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'RF_cl_test'
INFO: [Synth 8-802] inferred FSM for state register 'curr_s_reg' in module 'RF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               rst_state |                             0000 | 00000000000000000000000000000000
              idle_state |                             0001 | 00000000000000000000000000000001
      pc_read_addr_state |                             0010 | 00000000000000000000000000000010
            decode_state |                             0011 | 00000000000000000000000000000100
      pc_read_data_state |                             0100 | 00000000000000000000000000000011
             intr_handle |                             0101 | 00000000000000000000000000000111
             intr_read_1 |                             0110 | 00000000000000000000000000001001
             intr_read_2 |                             0111 | 00000000000000000000000000001010
           Rx_read_state |                             1000 | 00000000000000000000000000001011
             Rx_read_reg |                             1001 | 00000000000000000000000000001100
              send_state |                             1010 | 00000000000000000000000000001000
               run_state |                             1011 | 00000000000000000000000000000101
              wait_state |                             1100 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'RF_cl_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                            00001 | 00000000000000000000000000000000
               shortrd_s |                            00010 | 00000000000000000000000000000011
               shortwr_s |                            00100 | 00000000000000000000000000000100
                longrd_s |                            01000 | 00000000000000000000000000000001
                longwr_s |                            10000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_s_reg' using encoding 'one-hot' in module 'RF'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   3 Input   18 Bit        Muxes := 2     
	  13 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	  13 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	  13 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 23    
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design PROC has port wake driven by constant 0
WARNING: [Synth 8-7129] Port Rx_data[7] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[6] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[5] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[4] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[3] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[2] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[1] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_data[0] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port empty_led in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port full_led in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[31] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[30] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[29] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[28] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[27] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[26] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[25] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[24] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[23] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[22] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[21] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[20] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[19] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[18] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[17] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[16] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[15] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[14] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[13] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[12] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[11] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[10] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[9] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[8] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[7] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[6] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[5] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[4] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[3] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[2] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[1] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_data[0] in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port Tx_valid in module PROC is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module PROC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLK100MHZ'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_1        |         1|
|2     |clk_wiz_0        |         1|
|3     |blk_mem_gen_0    |         1|
|4     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen    |     1|
|2     |clk_wiz        |     2|
|4     |fifo_generator |     1|
|5     |CARRY4         |     5|
|6     |LUT1           |     1|
|7     |LUT2           |    25|
|8     |LUT3           |    23|
|9     |LUT4           |    42|
|10    |LUT5           |    30|
|11    |LUT6           |   131|
|12    |MUXF7          |     3|
|13    |FDCE           |   114|
|14    |FDPE           |     6|
|15    |FDRE           |     1|
|16    |IBUF           |     4|
|17    |OBUF           |    10|
|18    |OBUFT          |    11|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.062 ; gain = 604.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1595.062 ; gain = 558.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1595.062 ; gain = 604.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1595.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1595.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dd718b4
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1595.062 ; gain = 993.172
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1595.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CMPE_Capstone/CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/synth_1/PROC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PROC_utilization_synth.rpt -pb PROC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 11:36:04 2024...
