{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 17:17:07 2011 " "Info: Processing started: Fri Jun 10 17:17:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[15\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[15\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[13\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[13\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[14\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[14\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[10\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[10\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[7\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[7\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[3\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[3\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[2\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[2\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[6\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[6\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[12\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[12\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[8\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[8\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[9\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[9\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[11\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[11\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[1\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[1\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[5\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[5\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[0\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[0\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[4\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[4\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[11\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[11\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[9\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[9\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[8\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[8\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[10\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[10\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[14\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[14\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[13\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[13\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[12\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "decoder_unit:G_DECODER\|Mux~67 " "Info: Detected gated clock \"decoder_unit:G_DECODER\|Mux~67\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "decoder_unit:G_DECODER\|Mux~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "rtl~133 " "Info: Detected gated clock \"rtl~133\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "rtl~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "memory_unit:G_MEMORY\|R_W_Memory_proc~82 " "Info: Detected gated clock \"memory_unit:G_MEMORY\|R_W_Memory_proc~82\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[15\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[15\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t2 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t2\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t3 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t3\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instru_fetch:G_INSTRU_FETCH\|IR\[0\] register regfile:G_REGFILE\|z_flag 18.07 MHz 55.348 ns Internal " "Info: Clock \"clk\" has Internal fmax of 18.07 MHz between source register \"instru_fetch:G_INSTRU_FETCH\|IR\[0\]\" and destination register \"regfile:G_REGFILE\|z_flag\" (period= 55.348 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.005 ns + Longest register register " "Info: + Longest register to register delay is 27.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 1 REG LCFF_X27_Y11_N17 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 31; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(0.202 ns) 2.476 ns regfile:G_REGFILE\|reg:Areg04\|process0~44 2 COMB LCCOMB_X29_Y11_N2 18 " "Info: 2: + IC(2.274 ns) + CELL(0.202 ns) = 2.476 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 18; COMB Node = 'regfile:G_REGFILE\|reg:Areg04\|process0~44'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.476 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|reg:Areg04|process0~44 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.253 ns) + CELL(0.646 ns) 7.375 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[0\]~2568 3 COMB LCCOMB_X29_Y11_N16 6 " "Info: 3: + IC(4.253 ns) + CELL(0.646 ns) = 7.375 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 6; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[0\]~2568'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "4.899 ns" { regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.206 ns) 9.796 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[0\]~2569 4 COMB LCCOMB_X26_Y11_N8 8 " "Info: 4: + IC(2.215 ns) + CELL(0.206 ns) = 9.796 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 8; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[0\]~2569'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.421 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.596 ns) 10.783 ns exe_unit:G_EXE\|add~5689 5 COMB LCCOMB_X26_Y11_N16 2 " "Info: 5: + IC(0.391 ns) + CELL(0.596 ns) = 10.783 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5689'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.987 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 exe_unit:G_EXE|add~5689 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.289 ns exe_unit:G_EXE\|add~5708 6 COMB LCCOMB_X26_Y11_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 11.289 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5708'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.506 ns" { exe_unit:G_EXE|add~5689 exe_unit:G_EXE|add~5708 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(0.651 ns) 14.370 ns exe_unit:G_EXE\|add~5711 7 COMB LCCOMB_X24_Y13_N14 1 " "Info: 7: + IC(2.430 ns) + CELL(0.651 ns) = 14.370 ns; Loc. = LCCOMB_X24_Y13_N14; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5711'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "3.081 ns" { exe_unit:G_EXE|add~5708 exe_unit:G_EXE|add~5711 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 15.359 ns exe_unit:G_EXE\|add~5712 8 COMB LCCOMB_X24_Y13_N8 2 " "Info: 8: + IC(0.365 ns) + CELL(0.624 ns) = 15.359 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5712'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.989 ns" { exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.596 ns) 17.043 ns exe_unit:G_EXE\|add~5714 9 COMB LCCOMB_X24_Y11_N18 2 " "Info: 9: + IC(1.088 ns) + CELL(0.596 ns) = 17.043 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5714'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.684 ns" { exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.129 ns exe_unit:G_EXE\|add~5728 10 COMB LCCOMB_X24_Y11_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 17.129 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5728'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.215 ns exe_unit:G_EXE\|add~5738 11 COMB LCCOMB_X24_Y11_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 17.215 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5738'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.301 ns exe_unit:G_EXE\|add~5752 12 COMB LCCOMB_X24_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 17.301 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5752'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.387 ns exe_unit:G_EXE\|add~5762 13 COMB LCCOMB_X24_Y11_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.387 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5762'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.473 ns exe_unit:G_EXE\|add~5776 14 COMB LCCOMB_X24_Y11_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 17.473 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5776'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 17.648 ns exe_unit:G_EXE\|add~5786 15 COMB LCCOMB_X24_Y11_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 17.648 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5786'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.175 ns" { exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.734 ns exe_unit:G_EXE\|add~5800 16 COMB LCCOMB_X24_Y10_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 17.734 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5800'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.820 ns exe_unit:G_EXE\|add~5810 17 COMB LCCOMB_X24_Y10_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 17.820 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5810'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.906 ns exe_unit:G_EXE\|add~5824 18 COMB LCCOMB_X24_Y10_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.906 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5824'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.992 ns exe_unit:G_EXE\|add~5834 19 COMB LCCOMB_X24_Y10_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.992 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5834'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.086 ns" { exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.498 ns exe_unit:G_EXE\|add~5847 20 COMB LCCOMB_X24_Y10_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 18.498 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5847'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.506 ns" { exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5847 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.624 ns) 20.563 ns exe_unit:G_EXE\|result\[12\]~3403 21 COMB LCCOMB_X26_Y9_N12 2 " "Info: 21: + IC(1.441 ns) + CELL(0.624 ns) = 20.563 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[12\]~3403'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.065 ns" { exe_unit:G_EXE|add~5847 exe_unit:G_EXE|result[12]~3403 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.624 ns) 23.086 ns regfile:G_REGFILE\|z_out~158 22 COMB LCCOMB_X25_Y12_N0 1 " "Info: 22: + IC(1.899 ns) + CELL(0.624 ns) = 23.086 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_out~158'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.523 ns" { exe_unit:G_EXE|result[12]~3403 regfile:G_REGFILE|z_out~158 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 23.653 ns regfile:G_REGFILE\|z_out~159 23 COMB LCCOMB_X25_Y12_N30 1 " "Info: 23: + IC(0.361 ns) + CELL(0.206 ns) = 23.653 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_out~159'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.567 ns" { regfile:G_REGFILE|z_out~158 regfile:G_REGFILE|z_out~159 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.577 ns) 24.607 ns regfile:G_REGFILE\|z_out~161 24 COMB LCCOMB_X25_Y12_N4 2 " "Info: 24: + IC(0.377 ns) + CELL(0.577 ns) = 24.607 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'regfile:G_REGFILE\|z_out~161'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.954 ns" { regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~161 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.624 ns) 26.897 ns regfile:G_REGFILE\|z_flag~90 25 COMB LCCOMB_X29_Y14_N2 1 " "Info: 25: + IC(1.666 ns) + CELL(0.624 ns) = 26.897 ns; Loc. = LCCOMB_X29_Y14_N2; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|z_flag~90'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.290 ns" { regfile:G_REGFILE|z_out~161 regfile:G_REGFILE|z_flag~90 } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 27.005 ns regfile:G_REGFILE\|z_flag 26 REG LCFF_X29_Y14_N3 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 27.005 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 2; REG Node = 'regfile:G_REGFILE\|z_flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { regfile:G_REGFILE|z_flag~90 regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.245 ns ( 30.53 % ) " "Info: Total cell delay = 8.245 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.760 ns ( 69.47 % ) " "Info: Total interconnect delay = 18.760 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "27.005 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 exe_unit:G_EXE|add~5689 exe_unit:G_EXE|add~5708 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5847 exe_unit:G_EXE|result[12]~3403 regfile:G_REGFILE|z_out~158 regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~161 regfile:G_REGFILE|z_flag~90 regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "27.005 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 exe_unit:G_EXE|add~5689 exe_unit:G_EXE|add~5708 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5847 exe_unit:G_EXE|result[12]~3403 regfile:G_REGFILE|z_out~158 regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~161 regfile:G_REGFILE|z_flag~90 regfile:G_REGFILE|z_flag } { 0.000ns 2.274ns 4.253ns 2.215ns 0.391ns 0.000ns 2.430ns 0.365ns 1.088ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.441ns 1.899ns 0.361ns 0.377ns 1.666ns 0.000ns } { 0.000ns 0.202ns 0.646ns 0.206ns 0.596ns 0.506ns 0.651ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.624ns 0.206ns 0.577ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.405 ns - Smallest " "Info: - Smallest clock skew is -0.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.424 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t3 3 REG LCFF_X29_Y14_N1 5 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.506 ns) + CELL(0.000 ns) 5.693 ns instru_fetch:G_INSTRU_FETCH\|t3~clkctrl 4 COMB CLKCTRL_G7 100 " "Info: 4: + IC(2.506 ns) + CELL(0.000 ns) = 5.693 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t3~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.506 ns" { instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.666 ns) 7.424 ns regfile:G_REGFILE\|z_flag 5 REG LCFF_X29_Y14_N3 2 " "Info: 5: + IC(1.065 ns) + CELL(0.666 ns) = 7.424 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 2; REG Node = 'regfile:G_REGFILE\|z_flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.731 ns" { instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 35.78 % ) " "Info: Total cell delay = 2.656 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 64.22 % ) " "Info: Total interconnect delay = 4.768 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.424 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.424 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } { 0.000ns 0.000ns 0.139ns 1.058ns 2.506ns 1.065ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.829 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X29_Y14_N5 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(0.000 ns) 6.094 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(2.907 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.907 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.666 ns) 7.829 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 5 REG LCFF_X27_Y11_N17 31 " "Info: 5: + IC(1.069 ns) + CELL(0.666 ns) = 7.829 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 31; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.735 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 33.93 % ) " "Info: Total cell delay = 2.656 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 66.07 % ) " "Info: Total interconnect delay = 5.173 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.829 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.829 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.424 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.424 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } { 0.000ns 0.000ns 0.139ns 1.058ns 2.506ns 1.065ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.829 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.829 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } } { "regfile.vhd" "" { Text "D:/ccpu/regfile.vhd" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "27.005 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 exe_unit:G_EXE|add~5689 exe_unit:G_EXE|add~5708 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5847 exe_unit:G_EXE|result[12]~3403 regfile:G_REGFILE|z_out~158 regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~161 regfile:G_REGFILE|z_flag~90 regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "27.005 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2568 regfile:G_REGFILE|mux_4_to_1:muxA|output[0]~2569 exe_unit:G_EXE|add~5689 exe_unit:G_EXE|add~5708 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5800 exe_unit:G_EXE|add~5810 exe_unit:G_EXE|add~5824 exe_unit:G_EXE|add~5834 exe_unit:G_EXE|add~5847 exe_unit:G_EXE|result[12]~3403 regfile:G_REGFILE|z_out~158 regfile:G_REGFILE|z_out~159 regfile:G_REGFILE|z_out~161 regfile:G_REGFILE|z_flag~90 regfile:G_REGFILE|z_flag } { 0.000ns 2.274ns 4.253ns 2.215ns 0.391ns 0.000ns 2.430ns 0.365ns 1.088ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.441ns 1.899ns 0.361ns 0.377ns 1.666ns 0.000ns } { 0.000ns 0.202ns 0.646ns 0.206ns 0.596ns 0.506ns 0.651ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.624ns 0.206ns 0.577ns 0.624ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.424 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.424 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|z_flag } { 0.000ns 0.000ns 0.139ns 1.058ns 2.506ns 1.065ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.829 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.829 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[0] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory_unit:G_MEMORY\|data_read\[10\] instru_fetch:G_INSTRU_FETCH\|IR\[10\] clk 418 ps " "Info: Found hold time violation between source  pin or register \"memory_unit:G_MEMORY\|data_read\[10\]\" and destination pin or register \"instru_fetch:G_INSTRU_FETCH\|IR\[10\]\" for clock \"clk\" (Hold time is 418 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.220 ns + Largest " "Info: + Largest clock skew is 0.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.841 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X29_Y14_N5 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(0.000 ns) 6.094 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(2.907 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.907 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.666 ns) 7.841 ns instru_fetch:G_INSTRU_FETCH\|IR\[10\] 5 REG LCFF_X31_Y14_N25 14 " "Info: 5: + IC(1.081 ns) + CELL(0.666 ns) = 7.841 ns; Loc. = LCFF_X31_Y14_N25; Fanout = 14; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.747 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 33.87 % ) " "Info: Total cell delay = 2.656 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.185 ns ( 66.13 % ) " "Info: Total interconnect delay = 5.185 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.841 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.841 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.081ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.621 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t3 3 REG LCFF_X29_Y14_N1 5 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.580 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 4 COMB LCCOMB_X29_Y14_N0 1 " "Info: 4: + IC(0.000 ns) + CELL(0.393 ns) = 3.580 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.393 ns" { instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.000 ns) 5.841 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 5 COMB CLKCTRL_G9 16 " "Info: 5: + IC(2.261 ns) + CELL(0.000 ns) = 5.841 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.261 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.206 ns) 7.621 ns memory_unit:G_MEMORY\|data_read\[10\] 6 REG LCCOMB_X31_Y14_N24 3 " "Info: 6: + IC(1.574 ns) + CELL(0.206 ns) = 7.621 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.780 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 33.97 % ) " "Info: Total cell delay = 2.589 ns ( 33.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.032 ns ( 66.03 % ) " "Info: Total interconnect delay = 5.032 ns ( 66.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.621 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.621 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 0.000ns 2.261ns 1.574ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.841 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.841 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.081ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.621 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.621 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 0.000ns 2.261ns 1.574ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.108 ns - Shortest register register " "Info: - Shortest register to register delay is 0.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory_unit:G_MEMORY\|data_read\[10\] 1 REG LCCOMB_X31_Y14_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { memory_unit:G_MEMORY|data_read[10] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.108 ns instru_fetch:G_INSTRU_FETCH\|IR\[10\] 2 REG LCFF_X31_Y14_N25 14 " "Info: 2: + IC(0.000 ns) + CELL(0.108 ns) = 0.108 ns; Loc. = LCFF_X31_Y14_N25; Fanout = 14; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[10] instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 100.00 % ) " "Info: Total cell delay = 0.108 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[10] instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.108 ns" { memory_unit:G_MEMORY|data_read[10] instru_fetch:G_INSTRU_FETCH|IR[10] } { 0.000ns 0.000ns } { 0.000ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.841 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.841 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.081ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.621 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.621 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 0.000ns 2.261ns 1.574ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.393ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.108 ns" { memory_unit:G_MEMORY|data_read[10] instru_fetch:G_INSTRU_FETCH|IR[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.108 ns" { memory_unit:G_MEMORY|data_read[10] instru_fetch:G_INSTRU_FETCH|IR[10] } { 0.000ns 0.000ns } { 0.000ns 0.108ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memory_unit:G_MEMORY\|data_read\[5\] OB\[5\] reset 2.801 ns register " "Info: tsu for register \"memory_unit:G_MEMORY\|data_read\[5\]\" (data pin = \"OB\[5\]\", clock pin = \"reset\") is 2.801 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.047 ns + Longest pin register " "Info: + Longest pin to register delay is 9.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[5\] 1 PIN PIN_233 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_233; Fanout = 1; PIN Node = 'OB\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { OB[5] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OB\[5\]~10 2 COMB IOC_X3_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOC_X3_Y27_N0; Fanout = 1; COMB Node = 'OB\[5\]~10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.854 ns" { OB[5] OB[5]~10 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.569 ns) + CELL(0.624 ns) 9.047 ns memory_unit:G_MEMORY\|data_read\[5\] 3 REG LCCOMB_X27_Y11_N0 3 " "Info: 3: + IC(7.569 ns) + CELL(0.624 ns) = 9.047 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.193 ns" { OB[5]~10 memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.478 ns ( 16.34 % ) " "Info: Total cell delay = 1.478 ns ( 16.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.569 ns ( 83.66 % ) " "Info: Total interconnect delay = 7.569 ns ( 83.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "9.047 ns" { OB[5] OB[5]~10 memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.047 ns" { OB[5] OB[5]~10 memory_unit:G_MEMORY|data_read[5] } { 0.000ns 0.000ns 7.569ns } { 0.000ns 0.854ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.269 ns + " "Info: + Micro setup delay of destination is 1.269 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 7.515 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 7.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns reset 1 CLK PIN_94 6 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_94; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { reset } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.623 ns) 3.435 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 2 COMB LCCOMB_X29_Y14_N0 1 " "Info: 2: + IC(1.732 ns) + CELL(0.623 ns) = 3.435 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.355 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.000 ns) 5.696 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.261 ns) + CELL(0.000 ns) = 5.696 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.261 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.206 ns) 7.515 ns memory_unit:G_MEMORY\|data_read\[5\] 4 REG LCCOMB_X27_Y11_N0 3 " "Info: 4: + IC(1.613 ns) + CELL(0.206 ns) = 7.515 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.819 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 25.40 % ) " "Info: Total cell delay = 1.909 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.606 ns ( 74.60 % ) " "Info: Total interconnect delay = 5.606 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.515 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.515 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[5] } { 0.000ns 0.000ns 1.732ns 2.261ns 1.613ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "9.047 ns" { OB[5] OB[5]~10 memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.047 ns" { OB[5] OB[5]~10 memory_unit:G_MEMORY|data_read[5] } { 0.000ns 0.000ns 7.569ns } { 0.000ns 0.854ns 0.624ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.515 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.515 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[5] } { 0.000ns 0.000ns 1.732ns 2.261ns 1.613ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AR\[15\] instru_fetch:G_INSTRU_FETCH\|IR\[12\] 28.498 ns register " "Info: tco from clock \"clk\" to destination pin \"AR\[15\]\" through register \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" is 28.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X29_Y14_N5 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(0.000 ns) 6.094 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(2.907 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.907 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.666 ns) 7.829 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 5 REG LCFF_X27_Y11_N21 15 " "Info: 5: + IC(1.069 ns) + CELL(0.666 ns) = 7.829 ns; Loc. = LCFF_X27_Y11_N21; Fanout = 15; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.735 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 33.93 % ) " "Info: Total cell delay = 2.656 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 66.07 % ) " "Info: Total interconnect delay = 5.173 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.829 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.829 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.365 ns + Longest register pin " "Info: + Longest register to pin delay is 20.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 1 REG LCFF_X27_Y11_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N21; Fanout = 15; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.824 ns) + CELL(0.615 ns) 3.439 ns decoder_unit:G_DECODER\|SR\[0\]~171 2 COMB LCCOMB_X27_Y11_N16 40 " "Info: 2: + IC(2.824 ns) + CELL(0.615 ns) = 3.439 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 40; COMB Node = 'decoder_unit:G_DECODER\|SR\[0\]~171'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "3.439 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~171 } "NODE_NAME" } "" } } { "decoder_unit.vhd" "" { Text "D:/ccpu/decoder_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.366 ns) 5.702 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4206 3 COMB LCCOMB_X29_Y10_N20 1 " "Info: 3: + IC(1.897 ns) + CELL(0.366 ns) = 5.702 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4206'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.263 ns" { decoder_unit:G_DECODER|SR[0]~171 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.206 ns) 8.124 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4207 4 COMB LCCOMB_X22_Y11_N16 1 " "Info: 4: + IC(2.216 ns) + CELL(0.206 ns) = 8.124 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4207'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.422 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.624 ns) 10.560 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4208 5 COMB LCCOMB_X27_Y9_N18 10 " "Info: 5: + IC(1.812 ns) + CELL(0.624 ns) = 10.560 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 10; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[15\]~4208'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.436 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/ccpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.370 ns) 12.791 ns exe_unit:G_EXE\|Mem_Addr\[15\]~252 6 COMB LCCOMB_X22_Y12_N0 1 " "Info: 6: + IC(1.861 ns) + CELL(0.370 ns) = 12.791 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[15\]~252'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.231 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 exe_unit:G_EXE|Mem_Addr[15]~252 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 13.774 ns exe_unit:G_EXE\|Mem_Addr\[15\]~253 7 COMB LCCOMB_X22_Y12_N8 1 " "Info: 7: + IC(0.359 ns) + CELL(0.624 ns) = 13.774 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[15\]~253'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.983 ns" { exe_unit:G_EXE|Mem_Addr[15]~252 exe_unit:G_EXE|Mem_Addr[15]~253 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/ccpu/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.625 ns) + CELL(2.966 ns) 20.365 ns AR\[15\] 8 PIN PIN_15 0 " "Info: 8: + IC(3.625 ns) + CELL(2.966 ns) = 20.365 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'AR\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "6.591 ns" { exe_unit:G_EXE|Mem_Addr[15]~253 AR[15] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.771 ns ( 28.34 % ) " "Info: Total cell delay = 5.771 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.594 ns ( 71.66 % ) " "Info: Total interconnect delay = 14.594 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "20.365 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~171 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 exe_unit:G_EXE|Mem_Addr[15]~252 exe_unit:G_EXE|Mem_Addr[15]~253 AR[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.365 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~171 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 exe_unit:G_EXE|Mem_Addr[15]~252 exe_unit:G_EXE|Mem_Addr[15]~253 AR[15] } { 0.000ns 2.824ns 1.897ns 2.216ns 1.812ns 1.861ns 0.359ns 3.625ns } { 0.000ns 0.615ns 0.366ns 0.206ns 0.624ns 0.370ns 0.624ns 2.966ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.829 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.829 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "20.365 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~171 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 exe_unit:G_EXE|Mem_Addr[15]~252 exe_unit:G_EXE|Mem_Addr[15]~253 AR[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.365 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] decoder_unit:G_DECODER|SR[0]~171 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4206 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4207 regfile:G_REGFILE|mux_4_to_1:muxB|output[15]~4208 exe_unit:G_EXE|Mem_Addr[15]~252 exe_unit:G_EXE|Mem_Addr[15]~253 AR[15] } { 0.000ns 2.824ns 1.897ns 2.216ns 1.812ns 1.861ns 0.359ns 3.625ns } { 0.000ns 0.615ns 0.366ns 0.206ns 0.624ns 0.370ns 0.624ns 2.966ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[2\] reg_content\[15\] 23.224 ns Longest " "Info: Longest tpd from source pin \"reg_sel\[2\]\" to destination pin \"reg_content\[15\]\" is 23.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reg_sel\[2\] 1 PIN PIN_116 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_116; Fanout = 21; PIN Node = 'reg_sel\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { reg_sel[2] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.390 ns) + CELL(0.647 ns) 8.891 ns Mux~3203 2 COMB LCCOMB_X31_Y10_N16 10 " "Info: 2: + IC(7.390 ns) + CELL(0.647 ns) = 8.891 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 10; COMB Node = 'Mux~3203'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.037 ns" { reg_sel[2] Mux~3203 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.650 ns) 10.608 ns Mux~3297 3 COMB LCCOMB_X29_Y10_N12 1 " "Info: 3: + IC(1.067 ns) + CELL(0.650 ns) = 10.608 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 1; COMB Node = 'Mux~3297'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.717 ns" { Mux~3203 Mux~3297 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 11.178 ns Mux~3298 4 COMB LCCOMB_X29_Y10_N10 1 " "Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 11.178 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = 'Mux~3298'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.570 ns" { Mux~3297 Mux~3298 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 11.748 ns Mux~3299 5 COMB LCCOMB_X29_Y10_N8 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 11.748 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 1; COMB Node = 'Mux~3299'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.570 ns" { Mux~3298 Mux~3299 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.624 ns) 13.840 ns Mux~3300 6 COMB LCCOMB_X27_Y14_N30 1 " "Info: 6: + IC(1.468 ns) + CELL(0.624 ns) = 13.840 ns; Loc. = LCCOMB_X27_Y14_N30; Fanout = 1; COMB Node = 'Mux~3300'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.092 ns" { Mux~3299 Mux~3300 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.206 ns) 15.854 ns Mux~3301 7 COMB LCCOMB_X31_Y12_N24 1 " "Info: 7: + IC(1.808 ns) + CELL(0.206 ns) = 15.854 ns; Loc. = LCCOMB_X31_Y12_N24; Fanout = 1; COMB Node = 'Mux~3301'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.014 ns" { Mux~3300 Mux~3301 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.230 ns) + CELL(3.140 ns) 23.224 ns reg_content\[15\] 8 PIN PIN_57 0 " "Info: 8: + IC(4.230 ns) + CELL(3.140 ns) = 23.224 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'reg_content\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.370 ns" { Mux~3301 reg_content[15] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.533 ns ( 28.13 % ) " "Info: Total cell delay = 6.533 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.691 ns ( 71.87 % ) " "Info: Total interconnect delay = 16.691 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "23.224 ns" { reg_sel[2] Mux~3203 Mux~3297 Mux~3298 Mux~3299 Mux~3300 Mux~3301 reg_content[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.224 ns" { reg_sel[2] reg_sel[2]~combout Mux~3203 Mux~3297 Mux~3298 Mux~3299 Mux~3300 Mux~3301 reg_content[15] } { 0.000ns 0.000ns 7.390ns 1.067ns 0.364ns 0.364ns 1.468ns 1.808ns 4.230ns } { 0.000ns 0.854ns 0.647ns 0.650ns 0.206ns 0.206ns 0.624ns 0.206ns 3.140ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "memory_unit:G_MEMORY\|data_read\[12\] OB\[12\] clk 7.773 ns register " "Info: th for register \"memory_unit:G_MEMORY\|data_read\[12\]\" (data pin = \"OB\[12\]\", clock pin = \"clk\") is 7.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.122 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X29_Y14_N5 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(0.000 ns) 6.094 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(2.907 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.907 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.970 ns) 8.133 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 5 REG LCFF_X27_Y11_N21 15 " "Info: 5: + IC(1.069 ns) + CELL(0.970 ns) = 8.133 ns; Loc. = LCFF_X27_Y11_N21; Fanout = 15; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.039 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/ccpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.646 ns) 10.347 ns rtl~133 6 COMB LCCOMB_X31_Y14_N20 36 " "Info: 6: + IC(1.568 ns) + CELL(0.646 ns) = 10.347 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 36; COMB Node = 'rtl~133'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.214 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.646 ns) 12.041 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 7 COMB LCCOMB_X29_Y14_N0 1 " "Info: 7: + IC(1.048 ns) + CELL(0.646 ns) = 12.041 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.694 ns" { rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.000 ns) 14.302 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 8 COMB CLKCTRL_G9 16 " "Info: 8: + IC(2.261 ns) + CELL(0.000 ns) = 14.302 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "2.261 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.206 ns) 16.122 ns memory_unit:G_MEMORY\|data_read\[12\] 9 REG LCCOMB_X27_Y11_N22 3 " "Info: 9: + IC(1.614 ns) + CELL(0.206 ns) = 16.122 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "1.820 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.458 ns ( 27.65 % ) " "Info: Total cell delay = 4.458 ns ( 27.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.664 ns ( 72.35 % ) " "Info: Total interconnect delay = 11.664 ns ( 72.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "16.122 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.122 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns 1.568ns 1.048ns 2.261ns 1.614ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.646ns 0.646ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.349 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[12\] 1 PIN PIN_222 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_222; Fanout = 1; PIN Node = 'OB\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "" { OB[12] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns OB\[12\]~3 2 COMB IOC_X13_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X13_Y27_N2; Fanout = 1; COMB Node = 'OB\[12\]~3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "0.914 ns" { OB[12] OB[12]~3 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/ccpu/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.069 ns) + CELL(0.366 ns) 8.349 ns memory_unit:G_MEMORY\|data_read\[12\] 3 REG LCCOMB_X27_Y11_N22 3 " "Info: 3: + IC(7.069 ns) + CELL(0.366 ns) = 8.349 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "7.435 ns" { OB[12]~3 memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/ccpu/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 15.33 % ) " "Info: Total cell delay = 1.280 ns ( 15.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.069 ns ( 84.67 % ) " "Info: Total interconnect delay = 7.069 ns ( 84.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.349 ns" { OB[12] OB[12]~3 memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.349 ns" { OB[12] OB[12]~3 memory_unit:G_MEMORY|data_read[12] } { 0.000ns 0.000ns 7.069ns } { 0.000ns 0.914ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "16.122 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.122 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] rtl~133 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 2.907ns 1.069ns 1.568ns 1.048ns 2.261ns 1.614ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.646ns 0.646ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/ccpu/db/ccpu.quartus_db" { Floorplan "D:/ccpu/" "" "8.349 ns" { OB[12] OB[12]~3 memory_unit:G_MEMORY|data_read[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.349 ns" { OB[12] OB[12]~3 memory_unit:G_MEMORY|data_read[12] } { 0.000ns 0.000ns 7.069ns } { 0.000ns 0.914ns 0.366ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 17:17:08 2011 " "Info: Processing ended: Fri Jun 10 17:17:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
