#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe9d190 .scope module, "BancoPruebas" "BancoPruebas" 2 4;
 .timescale -9 -12;
v0xecabd0_0 .net "Clock", 0 0, v0xec9ca0_0; 1 drivers
v0xecac70_0 .net "Reset", 0 0, v0xec9af0_0; 1 drivers
v0xecacf0_0 .net "oA_Sel", 0 0, v0xeca5b0_0; 1 drivers
v0xecad70_0 .net "oAdd_Sel", 0 0, v0xeca670_0; 1 drivers
v0xecadf0_0 .net "oB_Sel", 0 0, v0xeca6f0_0; 1 drivers
v0xecae70_0 .net "oProduct_Sel", 0 0, v0xeca7e0_0; 1 drivers
v0xecaef0_0 .net "oShift", 0 0, v0xeca880_0; 1 drivers
v0xecafa0_0 .net "wAck", 0 0, v0xec9940_0; 1 drivers
v0xecb020_0 .net "wValidData", 0 0, v0xeb5310_0; 1 drivers
S_0xeca070 .scope module, "control1" "control_Machine" 2 7, 3 14, S_0xe9d190;
 .timescale -9 -12;
v0xeca1f0_0 .alias "Clock", 0 0, v0xecabd0_0;
v0xeca2c0_0 .alias "Reset", 0 0, v0xecac70_0;
v0xeca390_0 .alias "iAck", 0 0, v0xecafa0_0;
v0xeca460_0 .net "iLSB", 0 0, C4<1>; 1 drivers
v0xeca4e0_0 .alias "iValid_Data", 0 0, v0xecb020_0;
v0xeca5b0_0 .var "oA_Sel", 0 0;
v0xeca670_0 .var "oAdd_Sel", 0 0;
v0xeca6f0_0 .var "oB_Sel", 0 0;
v0xeca7e0_0 .var "oProduct_Sel", 0 0;
v0xeca880_0 .var "oShift", 0 0;
v0xeca980_0 .var "rCounter", 5 0;
v0xecaa20_0 .var "rCurrentState", 0 0;
v0xecab30_0 .var "rNextState", 0 0;
E_0xeca160/0 .event edge, v0xecaa20_0, v0xeb5310_0, v0xeca980_0, v0xeca460_0;
E_0xeca160/1 .event edge, v0xec9940_0;
E_0xeca160 .event/or E_0xeca160/0, E_0xeca160/1;
E_0xeca1c0 .event posedge, v0xec9ca0_0;
S_0xeb5130 .scope module, "p1" "probador" 2 8, 4 1, S_0xe9d190;
 .timescale -9 -12;
v0xec9d60_0 .alias "acknowledge", 0 0, v0xecafa0_0;
v0xec9e30_0 .alias "clk", 0 0, v0xecabd0_0;
v0xec9ee0_0 .alias "rst", 0 0, v0xecac70_0;
v0xec9f90_0 .alias "validdata", 0 0, v0xecb020_0;
S_0xec9bb0 .scope module, "r1" "reloj" 4 4, 4 10, S_0xeb5130;
 .timescale -9 -12;
v0xec9ca0_0 .var "clk", 0 0;
S_0xec9a00 .scope module, "rs" "reset" 4 5, 4 26, S_0xeb5130;
 .timescale -9 -12;
v0xec9af0_0 .var "rst", 0 0;
S_0xec9850 .scope module, "a1" "ack" 4 6, 4 37, S_0xeb5130;
 .timescale -9 -12;
v0xec9940_0 .var "acknowledge", 0 0;
S_0xeb5220 .scope module, "d1" "valid" 4 7, 4 49, S_0xeb5130;
 .timescale -9 -12;
v0xeb5310_0 .var "validdata", 0 0;
    .scope S_0xeca070;
T_0 ;
    %wait E_0xeca1c0;
    %load/v 8, v0xeca2c0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xecaa20_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xecab30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xecaa20_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xeca070;
T_1 ;
    %wait E_0xeca160;
    %load/v 8, v0xecaa20_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 1;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 3, 1;
    %jmp/1 T_1.2, 6;
    %set/v v0xecab30_0, 1, 1;
    %jmp T_1.4;
T_1.0 ;
    %set/v v0xeca980_0, 0, 6;
    %set/v v0xeca880_0, 0, 1;
    %set/v v0xeca5b0_0, 0, 1;
    %set/v v0xeca6f0_0, 0, 1;
    %set/v v0xeca7e0_0, 0, 1;
    %set/v v0xeca670_0, 0, 1;
    %load/v 8, v0xeca4e0_0, 1;
    %jmp/0xz  T_1.5, 8;
    %set/v v0xecab30_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v0xecab30_0, 1, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/v 8, v0xeca980_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v0xeca980_0, 8, 6;
    %set/v v0xeca5b0_0, 1, 1;
    %set/v v0xeca6f0_0, 1, 1;
    %set/v v0xeca7e0_0, 1, 1;
    %load/v 8, v0xeca460_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v0xeca880_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v0xeca880_0, 1, 1;
    %set/v v0xeca670_0, 1, 1;
T_1.8 ;
    %load/v 8, v0xeca980_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %set/v v0xecab30_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %set/v v0xecab30_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v0xeca980_0, 0, 6;
    %set/v v0xeca880_0, 0, 1;
    %set/v v0xeca670_0, 0, 1;
    %load/v 8, v0xeca390_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v0xecab30_0, 1, 1;
    %jmp T_1.12;
T_1.11 ;
    %set/v v0xecab30_0, 1, 1;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xec9bb0;
T_2 ;
    %set/v v0xec9ca0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xec9bb0;
T_3 ;
    %delay 250000, 0;
    %set/v v0xec9ca0_0, 1, 1;
    %delay 250000, 0;
    %set/v v0xec9ca0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xec9a00;
T_4 ;
    %set/v v0xec9af0_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v0xec9af0_0, 1;
    %inv 8, 1;
    %set/v v0xec9af0_0, 8, 1;
    %delay 600000, 0;
    %load/v 8, v0xec9af0_0, 1;
    %inv 8, 1;
    %set/v v0xec9af0_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_0xec9850;
T_5 ;
    %set/v v0xec9940_0, 0, 1;
    %delay 10000000, 0;
    %load/v 8, v0xec9940_0, 1;
    %inv 8, 1;
    %set/v v0xec9940_0, 8, 1;
    %delay 400000, 0;
    %load/v 8, v0xec9940_0, 1;
    %inv 8, 1;
    %set/v v0xec9940_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_0xeb5220;
T_6 ;
    %set/v v0xeb5310_0, 0, 1;
    %delay 1000000, 0;
    %load/v 8, v0xeb5310_0, 1;
    %inv 8, 1;
    %set/v v0xeb5310_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0xeb5310_0, 1;
    %inv 8, 1;
    %set/v v0xeb5310_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_0xe9d190;
T_7 ;
    %vpi_call 2 11 "$dumpfile", "signals.vcd";
    %vpi_call 2 12 "$dumpvars";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
