INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/project_5/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/project_5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/project_5/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
