
Clock Cycle 1:
addi$t2,$t0,1072
$t2 = 1072

Clock Cycle 2:
addi$t3,$t0,3064
$t3 = 3064

Clock Cycle 3:
DRAM Request(Write) Issued for sw 1964 3064 on Line 3

Clock Cycle 4:
Started sw 1964 3064 on Line 3
Row 1 will be activated
Completed 1/12
add$t4,$t4,$t2
$t4 = 1072

Clock Cycle 5:
Completed 2/12
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 6:
Completed 3/12
add$t4,$t3,$t4
$t4 = 1072

Clock Cycle 7:
Completed 4/12
addi$t4,$t1,2740
$t4 = 2740

Clock Cycle 8:
Completed 5/12
addi$t3,$t4,3632
$t3 = 6372

Clock Cycle 9:
Completed 6/12
slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 10:
Completed 7/12
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 11:
Completed 8/12
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 12:
Completed 9/12
DRAM Request(Read) Issued for lw 76 $t1 on Line 12

Clock Cycle 13:
Completed 10/12
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 14:
Completed 11/12
slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 15:
Completed 12/12
Finished Instruction sw 1964 3064 on Line 3
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 16:
Started lw 76 $t1 on Line 12
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3524 0 on Line 16

Clock Cycle 17:
Completed 2/22
DRAM Request(Write) Issued for sw 2964 0 on Line 17

Clock Cycle 18:
Completed 3/22

Clock Cycle 19:
Completed 4/22

Clock Cycle 20:
Completed 5/22

Clock Cycle 21:
Completed 6/22

Clock Cycle 22:
Completed 7/22

Clock Cycle 23:
Completed 8/22

Clock Cycle 24:
Completed 9/22

Clock Cycle 25:
Completed 10/22
Memory at 1964 = 3064

Clock Cycle 26:
Completed 11/22

Clock Cycle 27:
Completed 12/22

Clock Cycle 28:
Completed 13/22

Clock Cycle 29:
Completed 14/22

Clock Cycle 30:
Completed 15/22

Clock Cycle 31:
Completed 16/22

Clock Cycle 32:
Completed 17/22

Clock Cycle 33:
Completed 18/22

Clock Cycle 34:
Completed 19/22

Clock Cycle 35:
Completed 20/22

Clock Cycle 36:
Completed 21/22

Clock Cycle 37:
Completed 22/22
$t1 = 0
Finished Instruction lw 76 $t1 on Line 12

Clock Cycle 38:
Started sw 3524 0 on Line 16
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 39:
Completed 2/12
DRAM Request(Read) Issued for lw 1416 $t0 on Line 19

Clock Cycle 40:
Completed 3/12

Clock Cycle 41:
Completed 4/12

Clock Cycle 42:
Completed 5/12

Clock Cycle 43:
Completed 6/12

Clock Cycle 44:
Completed 7/12

Clock Cycle 45:
Completed 8/12

Clock Cycle 46:
Completed 9/12

Clock Cycle 47:
Completed 10/12

Clock Cycle 48:
Completed 11/12

Clock Cycle 49:
Completed 12/12
Finished Instruction sw 3524 0 on Line 16

Clock Cycle 50:
Started lw 1416 $t0 on Line 19
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 51:
Completed 2/22

Clock Cycle 52:
Completed 3/22

Clock Cycle 53:
Completed 4/22

Clock Cycle 54:
Completed 5/22

Clock Cycle 55:
Completed 6/22

Clock Cycle 56:
Completed 7/22

Clock Cycle 57:
Completed 8/22

Clock Cycle 58:
Completed 9/22

Clock Cycle 59:
Completed 10/22

Clock Cycle 60:
Completed 11/22

Clock Cycle 61:
Completed 12/22

Clock Cycle 62:
Completed 13/22

Clock Cycle 63:
Completed 14/22

Clock Cycle 64:
Completed 15/22

Clock Cycle 65:
Completed 16/22

Clock Cycle 66:
Completed 17/22

Clock Cycle 67:
Completed 18/22

Clock Cycle 68:
Completed 19/22

Clock Cycle 69:
Completed 20/22

Clock Cycle 70:
Completed 21/22

Clock Cycle 71:
Completed 22/22
$t0 = 0
Finished Instruction lw 1416 $t0 on Line 19

Clock Cycle 72:
Started sw 2964 0 on Line 17
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 73:
Completed 2/12
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 74:
Completed 3/12
addi$t1,$t3,1176
$t1 = 1176

Clock Cycle 75:
Completed 4/12
slt$t1,$t3,$t3
$t1 = 0

Clock Cycle 76:
Completed 5/12
DRAM Request(Read) Issued for lw 1208 $t0 on Line 24

Clock Cycle 77:
Completed 6/12
mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 78:
Completed 7/12

Clock Cycle 79:
Completed 8/12

Clock Cycle 80:
Completed 9/12

Clock Cycle 81:
Completed 10/12

Clock Cycle 82:
Completed 11/12

Clock Cycle 83:
Completed 12/12
Finished Instruction sw 2964 0 on Line 17

Clock Cycle 84:
Started lw 1208 $t0 on Line 24
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 85:
Completed 2/22

Clock Cycle 86:
Completed 3/22

Clock Cycle 87:
Completed 4/22

Clock Cycle 88:
Completed 5/22

Clock Cycle 89:
Completed 6/22

Clock Cycle 90:
Completed 7/22

Clock Cycle 91:
Completed 8/22

Clock Cycle 92:
Completed 9/22

Clock Cycle 93:
Completed 10/22

Clock Cycle 94:
Completed 11/22

Clock Cycle 95:
Completed 12/22

Clock Cycle 96:
Completed 13/22

Clock Cycle 97:
Completed 14/22

Clock Cycle 98:
Completed 15/22

Clock Cycle 99:
Completed 16/22

Clock Cycle 100:
Completed 17/22

Clock Cycle 101:
Completed 18/22

Clock Cycle 102:
Completed 19/22

Clock Cycle 103:
Completed 20/22

Clock Cycle 104:
Completed 21/22

Clock Cycle 105:
Completed 22/22
$t0 = 0
Finished Instruction lw 1208 $t0 on Line 24

Clock Cycle 106:
add$t2,$t0,$t4
$t2 = 0

Clock Cycle 107:
add$t4,$t3,$t2
$t4 = 0

Clock Cycle 108:
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 109:
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 110:
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 111:
sub$t4,$t4,$t1
$t4 = 0

Clock Cycle 112:
DRAM Request(Write) Issued for sw 3544 0 on Line 32

Clock Cycle 113:
Started sw 3544 0 on Line 32
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t3,3740
$t4 = 3740

Clock Cycle 114:
Completed 2/12
DRAM Request(Read) Issued for lw 1128 $t1 on Line 34

Clock Cycle 115:
Completed 3/12

Clock Cycle 116:
Completed 4/12

Clock Cycle 117:
Completed 5/12

Clock Cycle 118:
Completed 6/12

Clock Cycle 119:
Completed 7/12

Clock Cycle 120:
Completed 8/12

Clock Cycle 121:
Completed 9/12

Clock Cycle 122:
Completed 10/12

Clock Cycle 123:
Completed 11/12

Clock Cycle 124:
Completed 12/12
Finished Instruction sw 3544 0 on Line 32

Clock Cycle 125:
Started lw 1128 $t1 on Line 34
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 126:
Completed 2/22

Clock Cycle 127:
Completed 3/22

Clock Cycle 128:
Completed 4/22

Clock Cycle 129:
Completed 5/22

Clock Cycle 130:
Completed 6/22

Clock Cycle 131:
Completed 7/22

Clock Cycle 132:
Completed 8/22

Clock Cycle 133:
Completed 9/22

Clock Cycle 134:
Completed 10/22

Clock Cycle 135:
Completed 11/22

Clock Cycle 136:
Completed 12/22

Clock Cycle 137:
Completed 13/22

Clock Cycle 138:
Completed 14/22

Clock Cycle 139:
Completed 15/22

Clock Cycle 140:
Completed 16/22

Clock Cycle 141:
Completed 17/22

Clock Cycle 142:
Completed 18/22

Clock Cycle 143:
Completed 19/22

Clock Cycle 144:
Completed 20/22

Clock Cycle 145:
Completed 21/22

Clock Cycle 146:
Completed 22/22
$t1 = 0
Finished Instruction lw 1128 $t1 on Line 34

Clock Cycle 147:
sub$t2,$t4,$t1
$t2 = 3740

Clock Cycle 148:
addi$t4,$t1,1208
$t4 = 1208

Clock Cycle 149:
DRAM Request(Read) Issued for lw 2312 $t4 on Line 37

Clock Cycle 150:
Started lw 2312 $t4 on Line 37
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 151:
Completed 2/12

Clock Cycle 152:
Completed 3/12

Clock Cycle 153:
Completed 4/12

Clock Cycle 154:
Completed 5/12

Clock Cycle 155:
Completed 6/12

Clock Cycle 156:
Completed 7/12

Clock Cycle 157:
Completed 8/12

Clock Cycle 158:
Completed 9/12

Clock Cycle 159:
Completed 10/12

Clock Cycle 160:
Completed 11/12

Clock Cycle 161:
Completed 12/12
$t4 = 0
Finished Instruction lw 2312 $t4 on Line 37

Clock Cycle 162:
DRAM Request(Write) Issued for sw 1024 0 on Line 38

Clock Cycle 163:
Started sw 1024 0 on Line 38
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 164:
Completed 2/12
sub$t0,$t3,$t2
$t0 = -3740

Clock Cycle 165:
Completed 3/12
DRAM Request(Write) Issued for sw 2736 0 on Line 41

Clock Cycle 166:
Completed 4/12
DRAM Request(Read) Issued for lw 3976 $t1 on Line 42

Clock Cycle 167:
Completed 5/12

Clock Cycle 168:
Completed 6/12

Clock Cycle 169:
Completed 7/12

Clock Cycle 170:
Completed 8/12

Clock Cycle 171:
Completed 9/12

Clock Cycle 172:
Completed 10/12

Clock Cycle 173:
Completed 11/12

Clock Cycle 174:
Completed 12/12
Finished Instruction sw 1024 0 on Line 38

Clock Cycle 175:
Started lw 3976 $t1 on Line 42
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 176:
Completed 2/22

Clock Cycle 177:
Completed 3/22

Clock Cycle 178:
Completed 4/22

Clock Cycle 179:
Completed 5/22

Clock Cycle 180:
Completed 6/22

Clock Cycle 181:
Completed 7/22

Clock Cycle 182:
Completed 8/22

Clock Cycle 183:
Completed 9/22

Clock Cycle 184:
Completed 10/22

Clock Cycle 185:
Completed 11/22

Clock Cycle 186:
Completed 12/22

Clock Cycle 187:
Completed 13/22

Clock Cycle 188:
Completed 14/22

Clock Cycle 189:
Completed 15/22

Clock Cycle 190:
Completed 16/22

Clock Cycle 191:
Completed 17/22

Clock Cycle 192:
Completed 18/22

Clock Cycle 193:
Completed 19/22

Clock Cycle 194:
Completed 20/22

Clock Cycle 195:
Completed 21/22

Clock Cycle 196:
Completed 22/22
$t1 = 0
Finished Instruction lw 3976 $t1 on Line 42

Clock Cycle 197:
Started sw 2736 0 on Line 41
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 198:
Completed 2/12
sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 199:
Completed 3/12
DRAM Request(Write) Issued for sw 2988 0 on Line 45

Clock Cycle 200:
Completed 4/12
mul$t0,$t4,$t1
$t0 = 0

Clock Cycle 201:
Completed 5/12
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 202:
Completed 6/12
DRAM Request(Write) Issued for sw 2500 0 on Line 48

Clock Cycle 203:
Completed 7/12
addi$t1,$t1,4
$t1 = 4

Clock Cycle 204:
Completed 8/12
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 205:
Completed 9/12
slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 206:
Completed 10/12
addi$t4,$t1,3892
$t4 = 3892

Clock Cycle 207:
Completed 11/12
addi$t2,$t4,56
$t2 = 3948

Clock Cycle 208:
Completed 12/12
Finished Instruction sw 2736 0 on Line 41
add$t4,$t2,$t3
$t4 = 3948

Clock Cycle 209:
Started sw 2988 0 on Line 45
Completed 1/2
sub$t0,$t4,$t3
$t0 = 3948

Clock Cycle 210:
Completed 2/2
Finished Instruction sw 2988 0 on Line 45
add$t2,$t0,$t2
$t2 = 7896

Clock Cycle 211:
Started sw 2500 0 on Line 48
Completed 1/2
DRAM Request(Read) Issued for lw 1884 $t4 on Line 57

Clock Cycle 212:
Completed 2/2
Finished Instruction sw 2500 0 on Line 48
DRAM Request(Write) Issued for sw 3072 0 on Line 58

Clock Cycle 213:
Started lw 1884 $t4 on Line 57
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 214:
Completed 2/22

Clock Cycle 215:
Completed 3/22

Clock Cycle 216:
Completed 4/22

Clock Cycle 217:
Completed 5/22

Clock Cycle 218:
Completed 6/22

Clock Cycle 219:
Completed 7/22

Clock Cycle 220:
Completed 8/22

Clock Cycle 221:
Completed 9/22

Clock Cycle 222:
Completed 10/22

Clock Cycle 223:
Completed 11/22

Clock Cycle 224:
Completed 12/22

Clock Cycle 225:
Completed 13/22

Clock Cycle 226:
Completed 14/22

Clock Cycle 227:
Completed 15/22

Clock Cycle 228:
Completed 16/22

Clock Cycle 229:
Completed 17/22

Clock Cycle 230:
Completed 18/22

Clock Cycle 231:
Completed 19/22

Clock Cycle 232:
Completed 20/22

Clock Cycle 233:
Completed 21/22

Clock Cycle 234:
Completed 22/22
$t4 = 0
Finished Instruction lw 1884 $t4 on Line 57

Clock Cycle 235:
Started sw 3072 0 on Line 58
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t4,3624
$t2 = 3624

Clock Cycle 236:
Completed 2/12
DRAM Request(Write) Issued for sw 1660 0 on Line 60

Clock Cycle 237:
Completed 3/12
DRAM Request(Write) Issued for sw 2732 0 on Line 61

Clock Cycle 238:
Completed 4/12
DRAM Request(Read) Issued for lw 1520 $t1 on Line 62

Clock Cycle 239:
Completed 5/12
DRAM Request(Write) Issued for sw 1264 0 on Line 63

Clock Cycle 240:
Completed 6/12
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 241:
Completed 7/12
DRAM Request(Read) Issued for lw 112 $t3 on Line 65

Clock Cycle 242:
Completed 8/12
DRAM Request(Read) Issued for lw 2848 $t2 on Line 66

Clock Cycle 243:
Completed 9/12

Clock Cycle 244:
Completed 10/12

Clock Cycle 245:
Completed 11/12

Clock Cycle 246:
Completed 12/12
Finished Instruction sw 3072 0 on Line 58

Clock Cycle 247:
Started sw 2732 0 on Line 61
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 248:
Completed 2/22

Clock Cycle 249:
Completed 3/22

Clock Cycle 250:
Completed 4/22

Clock Cycle 251:
Completed 5/22

Clock Cycle 252:
Completed 6/22

Clock Cycle 253:
Completed 7/22

Clock Cycle 254:
Completed 8/22

Clock Cycle 255:
Completed 9/22

Clock Cycle 256:
Completed 10/22

Clock Cycle 257:
Completed 11/22

Clock Cycle 258:
Completed 12/22

Clock Cycle 259:
Completed 13/22

Clock Cycle 260:
Completed 14/22

Clock Cycle 261:
Completed 15/22

Clock Cycle 262:
Completed 16/22

Clock Cycle 263:
Completed 17/22

Clock Cycle 264:
Completed 18/22

Clock Cycle 265:
Completed 19/22

Clock Cycle 266:
Completed 20/22

Clock Cycle 267:
Completed 21/22

Clock Cycle 268:
Completed 22/22
Finished Instruction sw 2732 0 on Line 61

Clock Cycle 269:
Started lw 2848 $t2 on Line 66
Completed 1/2

Clock Cycle 270:
Completed 2/2
$t2 = 0
Finished Instruction lw 2848 $t2 on Line 66

Clock Cycle 271:
Started sw 1660 0 on Line 60
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 272:
Completed 2/22
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 273:
Completed 3/22

Clock Cycle 274:
Completed 4/22

Clock Cycle 275:
Completed 5/22

Clock Cycle 276:
Completed 6/22

Clock Cycle 277:
Completed 7/22

Clock Cycle 278:
Completed 8/22

Clock Cycle 279:
Completed 9/22

Clock Cycle 280:
Completed 10/22

Clock Cycle 281:
Completed 11/22

Clock Cycle 282:
Completed 12/22

Clock Cycle 283:
Completed 13/22

Clock Cycle 284:
Completed 14/22

Clock Cycle 285:
Completed 15/22

Clock Cycle 286:
Completed 16/22

Clock Cycle 287:
Completed 17/22

Clock Cycle 288:
Completed 18/22

Clock Cycle 289:
Completed 19/22

Clock Cycle 290:
Completed 20/22

Clock Cycle 291:
Completed 21/22

Clock Cycle 292:
Completed 22/22
Finished Instruction sw 1660 0 on Line 60

Clock Cycle 293:
Started lw 1520 $t1 on Line 62
Completed 1/2

Clock Cycle 294:
Completed 2/2
$t1 = 0
Finished Instruction lw 1520 $t1 on Line 62

Clock Cycle 295:
Started sw 1264 0 on Line 63
Completed 1/2

Clock Cycle 296:
Completed 2/2
Finished Instruction sw 1264 0 on Line 63

Clock Cycle 297:
Started lw 112 $t3 on Line 65
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 298:
Completed 2/22

Clock Cycle 299:
Completed 3/22

Clock Cycle 300:
Completed 4/22

Clock Cycle 301:
Completed 5/22

Clock Cycle 302:
Completed 6/22

Clock Cycle 303:
Completed 7/22

Clock Cycle 304:
Completed 8/22

Clock Cycle 305:
Completed 9/22

Clock Cycle 306:
Completed 10/22

Clock Cycle 307:
Completed 11/22

Clock Cycle 308:
Completed 12/22

Clock Cycle 309:
Completed 13/22

Clock Cycle 310:
Completed 14/22

Clock Cycle 311:
Completed 15/22

Clock Cycle 312:
Completed 16/22

Clock Cycle 313:
Completed 17/22

Clock Cycle 314:
Completed 18/22

Clock Cycle 315:
Completed 19/22

Clock Cycle 316:
Completed 20/22

Clock Cycle 317:
Completed 21/22

Clock Cycle 318:
Completed 22/22
$t3 = 0
Finished Instruction lw 112 $t3 on Line 65

Clock Cycle 319:
add$t0,$t3,$t4
$t0 = 0

Clock Cycle 320:
DRAM Request(Write) Issued for sw 3864 0 on Line 70

Clock Cycle 321:
Started sw 3864 0 on Line 70
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2048 $t0 on Line 71

Clock Cycle 322:
Completed 2/12

Clock Cycle 323:
Completed 3/12

Clock Cycle 324:
Completed 4/12

Clock Cycle 325:
Completed 5/12

Clock Cycle 326:
Completed 6/12

Clock Cycle 327:
Completed 7/12

Clock Cycle 328:
Completed 8/12

Clock Cycle 329:
Completed 9/12

Clock Cycle 330:
Completed 10/12

Clock Cycle 331:
Completed 11/12

Clock Cycle 332:
Completed 12/12
Finished Instruction sw 3864 0 on Line 70

Clock Cycle 333:
Started lw 2048 $t0 on Line 71
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 334:
Completed 2/22

Clock Cycle 335:
Completed 3/22

Clock Cycle 336:
Completed 4/22

Clock Cycle 337:
Completed 5/22

Clock Cycle 338:
Completed 6/22

Clock Cycle 339:
Completed 7/22

Clock Cycle 340:
Completed 8/22

Clock Cycle 341:
Completed 9/22

Clock Cycle 342:
Completed 10/22

Clock Cycle 343:
Completed 11/22

Clock Cycle 344:
Completed 12/22

Clock Cycle 345:
Completed 13/22

Clock Cycle 346:
Completed 14/22

Clock Cycle 347:
Completed 15/22

Clock Cycle 348:
Completed 16/22

Clock Cycle 349:
Completed 17/22

Clock Cycle 350:
Completed 18/22

Clock Cycle 351:
Completed 19/22

Clock Cycle 352:
Completed 20/22

Clock Cycle 353:
Completed 21/22

Clock Cycle 354:
Completed 22/22
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 71

Clock Cycle 355:
mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 356:
addi$t4,$t0,928
$t4 = 928

Clock Cycle 357:
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 358:
mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 359:
DRAM Request(Read) Issued for lw 3520 $t2 on Line 76

Clock Cycle 360:
Started lw 3520 $t2 on Line 76
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 361:
Completed 2/12

Clock Cycle 362:
Completed 3/12

Clock Cycle 363:
Completed 4/12

Clock Cycle 364:
Completed 5/12

Clock Cycle 365:
Completed 6/12

Clock Cycle 366:
Completed 7/12

Clock Cycle 367:
Completed 8/12

Clock Cycle 368:
Completed 9/12

Clock Cycle 369:
Completed 10/12

Clock Cycle 370:
Completed 11/12

Clock Cycle 371:
Completed 12/12
$t2 = 0
Finished Instruction lw 3520 $t2 on Line 76

Clock Cycle 372:
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 373:
sub$t4,$t4,$t0
$t4 = 0

Clock Cycle 374:
DRAM Request(Read) Issued for lw 816 $t1 on Line 79

Clock Cycle 375:
Started lw 816 $t1 on Line 79
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 376:
Completed 2/12
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 377:
Completed 3/12
DRAM Request(Read) Issued for lw 1776 $t3 on Line 82

Clock Cycle 378:
Completed 4/12

Clock Cycle 379:
Completed 5/12

Clock Cycle 380:
Completed 6/12

Clock Cycle 381:
Completed 7/12

Clock Cycle 382:
Completed 8/12

Clock Cycle 383:
Completed 9/12

Clock Cycle 384:
Completed 10/12

Clock Cycle 385:
Completed 11/12

Clock Cycle 386:
Completed 12/12
$t1 = 0
Finished Instruction lw 816 $t1 on Line 79

Clock Cycle 387:
Started lw 1776 $t3 on Line 82
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t0,$t0,$t1
$t0 = 0

Clock Cycle 388:
Completed 2/12
addi$t2,$t2,2384
$t2 = 2384

Clock Cycle 389:
Completed 3/12

Clock Cycle 390:
Completed 4/12

Clock Cycle 391:
Completed 5/12

Clock Cycle 392:
Completed 6/12

Clock Cycle 393:
Completed 7/12

Clock Cycle 394:
Completed 8/12

Clock Cycle 395:
Completed 9/12

Clock Cycle 396:
Completed 10/12

Clock Cycle 397:
Completed 11/12

Clock Cycle 398:
Completed 12/12
$t3 = 0
Finished Instruction lw 1776 $t3 on Line 82

Clock Cycle 399:
mul$t3,$t2,$t2
$t3 = 5683456

Clock Cycle 400:
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 401:
addi$t2,$t4,1296
$t2 = 1296

Clock Cycle 402:
mul$t3,$t3,$t3
$t3 = -776929280

Clock Cycle 403:
sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 404:
sub$t3,$t0,$t3
$t3 = 776929280

Clock Cycle 405:
add$t3,$t0,$t2
$t3 = 1296

Clock Cycle 406:
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 407:
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 408:
slt$t0,$t2,$t1
$t0 = 0

Clock Cycle 409:
slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 410:
DRAM Request(Read) Issued for lw 3264 $t3 on Line 96

Clock Cycle 411:
Started lw 3264 $t3 on Line 96
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 412:
Completed 2/12

Clock Cycle 413:
Completed 3/12

Clock Cycle 414:
Completed 4/12

Clock Cycle 415:
Completed 5/12

Clock Cycle 416:
Completed 6/12

Clock Cycle 417:
Completed 7/12

Clock Cycle 418:
Completed 8/12

Clock Cycle 419:
Completed 9/12

Clock Cycle 420:
Completed 10/12

Clock Cycle 421:
Completed 11/12

Clock Cycle 422:
Completed 12/12
$t3 = 0
Finished Instruction lw 3264 $t3 on Line 96

Clock Cycle 423:
addi$t0,$t3,3772
$t0 = 3772

Clock Cycle 424:
DRAM Request(Read) Issued for lw 1884 $t3 on Line 98

Clock Cycle 425:
Started lw 1884 $t3 on Line 98
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 426:
Completed 2/12

Clock Cycle 427:
Completed 3/12

Clock Cycle 428:
Completed 4/12

Clock Cycle 429:
Completed 5/12

Clock Cycle 430:
Completed 6/12

Clock Cycle 431:
Completed 7/12

Clock Cycle 432:
Completed 8/12

Clock Cycle 433:
Completed 9/12

Clock Cycle 434:
Completed 10/12

Clock Cycle 435:
Completed 11/12

Clock Cycle 436:
Completed 12/12
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 98

Clock Cycle 437:
slt$t0,$t3,$t2
$t0 = 1

Clock Cycle 438:
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 439:
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 440:
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 441:
DRAM Request(Read) Issued for lw 2868 $t2 on Line 103

Clock Cycle 442:
Started lw 2868 $t2 on Line 103
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3300 $t4 on Line 104

Clock Cycle 443:
Completed 2/12
DRAM Request(Write) Issued for sw 176 0 on Line 105

Clock Cycle 444:
Completed 3/12

Clock Cycle 445:
Completed 4/12

Clock Cycle 446:
Completed 5/12

Clock Cycle 447:
Completed 6/12

Clock Cycle 448:
Completed 7/12

Clock Cycle 449:
Completed 8/12

Clock Cycle 450:
Completed 9/12

Clock Cycle 451:
Completed 10/12

Clock Cycle 452:
Completed 11/12

Clock Cycle 453:
Completed 12/12
$t2 = 0
Finished Instruction lw 2868 $t2 on Line 103

Clock Cycle 454:
Started lw 3300 $t4 on Line 104
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 455:
Completed 2/12

Clock Cycle 456:
Completed 3/12

Clock Cycle 457:
Completed 4/12

Clock Cycle 458:
Completed 5/12

Clock Cycle 459:
Completed 6/12

Clock Cycle 460:
Completed 7/12

Clock Cycle 461:
Completed 8/12

Clock Cycle 462:
Completed 9/12

Clock Cycle 463:
Completed 10/12

Clock Cycle 464:
Completed 11/12

Clock Cycle 465:
Completed 12/12
$t4 = 0
Finished Instruction lw 3300 $t4 on Line 104

Clock Cycle 466:
Started sw 176 0 on Line 105
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,2368
$t4 = 2368

Clock Cycle 467:
Completed 2/12
add$t1,$t3,$t4
$t1 = 2368

Clock Cycle 468:
Completed 3/12
sub$t0,$t0,$t1
$t0 = -2368

Clock Cycle 469:
Completed 4/12
addi$t0,$t2,308
$t0 = 308

Clock Cycle 470:
Completed 5/12
DRAM Request(Write) Issued for sw 1824 308 on Line 110

Clock Cycle 471:
Completed 6/12
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 472:
Completed 7/12
DRAM Request(Read) Issued for lw 2036 $t0 on Line 112

Clock Cycle 473:
Completed 8/12

Clock Cycle 474:
Completed 9/12

Clock Cycle 475:
Completed 10/12

Clock Cycle 476:
Completed 11/12

Clock Cycle 477:
Completed 12/12
Finished Instruction sw 176 0 on Line 105

Clock Cycle 478:
Started sw 1824 308 on Line 110
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 479:
Completed 2/22

Clock Cycle 480:
Completed 3/22

Clock Cycle 481:
Completed 4/22

Clock Cycle 482:
Completed 5/22

Clock Cycle 483:
Completed 6/22

Clock Cycle 484:
Completed 7/22

Clock Cycle 485:
Completed 8/22

Clock Cycle 486:
Completed 9/22

Clock Cycle 487:
Completed 10/22

Clock Cycle 488:
Completed 11/22

Clock Cycle 489:
Completed 12/22

Clock Cycle 490:
Completed 13/22

Clock Cycle 491:
Completed 14/22

Clock Cycle 492:
Completed 15/22

Clock Cycle 493:
Completed 16/22

Clock Cycle 494:
Completed 17/22

Clock Cycle 495:
Completed 18/22

Clock Cycle 496:
Completed 19/22

Clock Cycle 497:
Completed 20/22

Clock Cycle 498:
Completed 21/22

Clock Cycle 499:
Completed 22/22
Finished Instruction sw 1824 308 on Line 110

Clock Cycle 500:
Started lw 2036 $t0 on Line 112
Completed 1/2

Clock Cycle 501:
Completed 2/2
$t0 = 0
Finished Instruction lw 2036 $t0 on Line 112

Clock Cycle 502:
add$t0,$t4,$t3
$t0 = 2368

Clock Cycle 503:
DRAM Request(Read) Issued for lw 2832 $t1 on Line 114

Clock Cycle 504:
Started lw 2832 $t1 on Line 114
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 505:
Completed 2/22
DRAM Request(Write) Issued for sw 1712 0 on Line 116

Clock Cycle 506:
Completed 3/22
addi$t3,$t3,3068
$t3 = 3068

Clock Cycle 507:
Completed 4/22
addi$t0,$t0,3236
$t0 = 5604

Clock Cycle 508:
Completed 5/22
addi$t4,$t4,684
$t4 = 3052

Clock Cycle 509:
Completed 6/22
mul$t0,$t0,$t0
$t0 = 31404816

Clock Cycle 510:
Completed 7/22
DRAM Request(Write) Issued for sw 276 0 on Line 121

Clock Cycle 511:
Completed 8/22

Clock Cycle 512:
Completed 9/22

Clock Cycle 513:
Completed 10/22
Memory at 1824 = 308

Clock Cycle 514:
Completed 11/22

Clock Cycle 515:
Completed 12/22

Clock Cycle 516:
Completed 13/22

Clock Cycle 517:
Completed 14/22

Clock Cycle 518:
Completed 15/22

Clock Cycle 519:
Completed 16/22

Clock Cycle 520:
Completed 17/22

Clock Cycle 521:
Completed 18/22

Clock Cycle 522:
Completed 19/22

Clock Cycle 523:
Completed 20/22

Clock Cycle 524:
Completed 21/22

Clock Cycle 525:
Completed 22/22
$t1 = 0
Finished Instruction lw 2832 $t1 on Line 114

Clock Cycle 526:
Started sw 1712 0 on Line 116
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add$t1,$t3,$t1
$t1 = 3068

Clock Cycle 527:
Completed 2/12
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 528:
Completed 3/12
sub$t0,$t1,$t4
$t0 = 16

Clock Cycle 529:
Completed 4/12
DRAM Request(Read) Issued for lw 1756 $t2 on Line 125

Clock Cycle 530:
Completed 5/12
addi$t0,$t1,3540
$t0 = 6608

Clock Cycle 531:
Completed 6/12
DRAM Request(Read) Issued for lw 1864 $t3 on Line 127

Clock Cycle 532:
Completed 7/12
sub$t1,$t1,$t0
$t1 = -3540

Clock Cycle 533:
Completed 8/12

Clock Cycle 534:
Completed 9/12

Clock Cycle 535:
Completed 10/12

Clock Cycle 536:
Completed 11/12

Clock Cycle 537:
Completed 12/12
Finished Instruction sw 1712 0 on Line 116

Clock Cycle 538:
Started lw 1756 $t2 on Line 125
Completed 1/2

Clock Cycle 539:
Completed 2/2
$t2 = 0
Finished Instruction lw 1756 $t2 on Line 125

Clock Cycle 540:
Started lw 1864 $t3 on Line 127
Completed 1/2
add$t1,$t2,$t2
$t1 = 0

Clock Cycle 541:
Completed 2/2
$t3 = 0
Finished Instruction lw 1864 $t3 on Line 127
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 542:
Started sw 276 0 on Line 121
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t4,$t0,$t1
$t4 = 1

Clock Cycle 543:
Completed 2/22
add$t0,$t0,$t0
$t0 = 2

Clock Cycle 544:
Completed 3/22
DRAM Request(Write) Issued for sw 2000 0 on Line 133

Clock Cycle 545:
Completed 4/22
DRAM Request(Read) Issued for lw 3428 $t2 on Line 134

Clock Cycle 546:
Completed 5/22
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 547:
Completed 6/22
sub$t0,$t4,$t0
$t0 = -2

Clock Cycle 548:
Completed 7/22
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 549:
Completed 8/22
addi$t0,$t1,2112
$t0 = 2112

Clock Cycle 550:
Completed 9/22
add$t3,$t1,$t0
$t3 = 2112

Clock Cycle 551:
Completed 10/22

Clock Cycle 552:
Completed 11/22

Clock Cycle 553:
Completed 12/22

Clock Cycle 554:
Completed 13/22

Clock Cycle 555:
Completed 14/22

Clock Cycle 556:
Completed 15/22

Clock Cycle 557:
Completed 16/22

Clock Cycle 558:
Completed 17/22

Clock Cycle 559:
Completed 18/22

Clock Cycle 560:
Completed 19/22

Clock Cycle 561:
Completed 20/22

Clock Cycle 562:
Completed 21/22

Clock Cycle 563:
Completed 22/22
Finished Instruction sw 276 0 on Line 121

Clock Cycle 564:
Started lw 3428 $t2 on Line 134
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 565:
Completed 2/22

Clock Cycle 566:
Completed 3/22

Clock Cycle 567:
Completed 4/22

Clock Cycle 568:
Completed 5/22

Clock Cycle 569:
Completed 6/22

Clock Cycle 570:
Completed 7/22

Clock Cycle 571:
Completed 8/22

Clock Cycle 572:
Completed 9/22

Clock Cycle 573:
Completed 10/22

Clock Cycle 574:
Completed 11/22

Clock Cycle 575:
Completed 12/22

Clock Cycle 576:
Completed 13/22

Clock Cycle 577:
Completed 14/22

Clock Cycle 578:
Completed 15/22

Clock Cycle 579:
Completed 16/22

Clock Cycle 580:
Completed 17/22

Clock Cycle 581:
Completed 18/22

Clock Cycle 582:
Completed 19/22

Clock Cycle 583:
Completed 20/22

Clock Cycle 584:
Completed 21/22

Clock Cycle 585:
Completed 22/22
$t2 = 0
Finished Instruction lw 3428 $t2 on Line 134

Clock Cycle 586:
Started sw 2000 0 on Line 133
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3344 $t2 on Line 140

Clock Cycle 587:
Completed 2/12
mul$t1,$t3,$t4
$t1 = 0

Clock Cycle 588:
Completed 3/12

Clock Cycle 589:
Completed 4/12

Clock Cycle 590:
Completed 5/12

Clock Cycle 591:
Completed 6/12

Clock Cycle 592:
Completed 7/12

Clock Cycle 593:
Completed 8/12

Clock Cycle 594:
Completed 9/12

Clock Cycle 595:
Completed 10/12

Clock Cycle 596:
Completed 11/12

Clock Cycle 597:
Completed 12/12
Finished Instruction sw 2000 0 on Line 133

Clock Cycle 598:
Started lw 3344 $t2 on Line 140
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 599:
Completed 2/22

Clock Cycle 600:
Completed 3/22

Clock Cycle 601:
Completed 4/22

Clock Cycle 602:
Completed 5/22

Clock Cycle 603:
Completed 6/22

Clock Cycle 604:
Completed 7/22

Clock Cycle 605:
Completed 8/22

Clock Cycle 606:
Completed 9/22

Clock Cycle 607:
Completed 10/22

Clock Cycle 608:
Completed 11/22

Clock Cycle 609:
Completed 12/22

Clock Cycle 610:
Completed 13/22

Clock Cycle 611:
Completed 14/22

Clock Cycle 612:
Completed 15/22

Clock Cycle 613:
Completed 16/22

Clock Cycle 614:
Completed 17/22

Clock Cycle 615:
Completed 18/22

Clock Cycle 616:
Completed 19/22

Clock Cycle 617:
Completed 20/22

Clock Cycle 618:
Completed 21/22

Clock Cycle 619:
Completed 22/22
$t2 = 0
Finished Instruction lw 3344 $t2 on Line 140

Clock Cycle 620:
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 621:
add$t2,$t3,$t3
$t2 = 0

Clock Cycle 622:
DRAM Request(Read) Issued for lw 176 $t1 on Line 144

Clock Cycle 623:
Started lw 176 $t1 on Line 144
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 624:
Completed 2/12

Clock Cycle 625:
Completed 3/12

Clock Cycle 626:
Completed 4/12

Clock Cycle 627:
Completed 5/12

Clock Cycle 628:
Completed 6/12

Clock Cycle 629:
Completed 7/12

Clock Cycle 630:
Completed 8/12

Clock Cycle 631:
Completed 9/12

Clock Cycle 632:
Completed 10/12

Clock Cycle 633:
Completed 11/12

Clock Cycle 634:
Completed 12/12
$t1 = 0
Finished Instruction lw 176 $t1 on Line 144

Clock Cycle 635:
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 636:
slt$t1,$t3,$t0
$t1 = 0

Clock Cycle 637:
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 638:
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 639:
slt$t3,$t4,$t3
$t3 = 0

Clock Cycle 640:
sub$t1,$t1,$t2
$t1 = 0

Clock Cycle 641:
DRAM Request(Read) Issued for lw 1372 $t0 on Line 151

Clock Cycle 642:
Started lw 1372 $t0 on Line 151
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 643:
Completed 2/12

Clock Cycle 644:
Completed 3/12

Clock Cycle 645:
Completed 4/12

Clock Cycle 646:
Completed 5/12

Clock Cycle 647:
Completed 6/12

Clock Cycle 648:
Completed 7/12

Clock Cycle 649:
Completed 8/12

Clock Cycle 650:
Completed 9/12

Clock Cycle 651:
Completed 10/12

Clock Cycle 652:
Completed 11/12

Clock Cycle 653:
Completed 12/12
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 151

Clock Cycle 654:
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 655:
mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 656:
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 657:
addi$t0,$t2,976
$t0 = 976

Clock Cycle 658:
DRAM Request(Write) Issued for sw 3820 976 on Line 156

Clock Cycle 659:
Started sw 3820 976 on Line 156
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t1,1864
$t4 = 1864

Clock Cycle 660:
Completed 2/12
DRAM Request(Write) Issued for sw 2012 0 on Line 158

Clock Cycle 661:
Completed 3/12
DRAM Request(Read) Issued for lw 3344 $t3 on Line 159

Clock Cycle 662:
Completed 4/12
DRAM Request(Write) Issued for sw 1072 976 on Line 160

Clock Cycle 663:
Completed 5/12
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 664:
Completed 6/12
DRAM Request(Read) Issued for lw 476 $t1 on Line 162

Clock Cycle 665:
Completed 7/12

Clock Cycle 666:
Completed 8/12

Clock Cycle 667:
Completed 9/12

Clock Cycle 668:
Completed 10/12

Clock Cycle 669:
Completed 11/12

Clock Cycle 670:
Completed 12/12
Finished Instruction sw 3820 976 on Line 156

Clock Cycle 671:
Started lw 3344 $t3 on Line 159
Completed 1/2

Clock Cycle 672:
Completed 2/2
$t3 = 0
Finished Instruction lw 3344 $t3 on Line 159

Clock Cycle 673:
Started sw 2012 0 on Line 158
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3040 $t3 on Line 163

Clock Cycle 674:
Completed 2/22

Clock Cycle 675:
Completed 3/22

Clock Cycle 676:
Completed 4/22

Clock Cycle 677:
Completed 5/22

Clock Cycle 678:
Completed 6/22

Clock Cycle 679:
Completed 7/22

Clock Cycle 680:
Completed 8/22

Clock Cycle 681:
Completed 9/22

Clock Cycle 682:
Completed 10/22
Memory at 3820 = 976

Clock Cycle 683:
Completed 11/22

Clock Cycle 684:
Completed 12/22

Clock Cycle 685:
Completed 13/22

Clock Cycle 686:
Completed 14/22

Clock Cycle 687:
Completed 15/22

Clock Cycle 688:
Completed 16/22

Clock Cycle 689:
Completed 17/22

Clock Cycle 690:
Completed 18/22

Clock Cycle 691:
Completed 19/22

Clock Cycle 692:
Completed 20/22

Clock Cycle 693:
Completed 21/22

Clock Cycle 694:
Completed 22/22
Finished Instruction sw 2012 0 on Line 158

Clock Cycle 695:
Started sw 1072 976 on Line 160
Completed 1/2

Clock Cycle 696:
Completed 2/2
Finished Instruction sw 1072 976 on Line 160

Clock Cycle 697:
Started lw 476 $t1 on Line 162
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 698:
Completed 2/22

Clock Cycle 699:
Completed 3/22

Clock Cycle 700:
Completed 4/22

Clock Cycle 701:
Completed 5/22

Clock Cycle 702:
Completed 6/22

Clock Cycle 703:
Completed 7/22

Clock Cycle 704:
Completed 8/22

Clock Cycle 705:
Completed 9/22

Clock Cycle 706:
Completed 10/22
Memory at 1072 = 976

Clock Cycle 707:
Completed 11/22

Clock Cycle 708:
Completed 12/22

Clock Cycle 709:
Completed 13/22

Clock Cycle 710:
Completed 14/22

Clock Cycle 711:
Completed 15/22

Clock Cycle 712:
Completed 16/22

Clock Cycle 713:
Completed 17/22

Clock Cycle 714:
Completed 18/22

Clock Cycle 715:
Completed 19/22

Clock Cycle 716:
Completed 20/22

Clock Cycle 717:
Completed 21/22

Clock Cycle 718:
Completed 22/22
$t1 = 0
Finished Instruction lw 476 $t1 on Line 162

Clock Cycle 719:
Started lw 3040 $t3 on Line 163
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 720:
Completed 2/12

Clock Cycle 721:
Completed 3/12

Clock Cycle 722:
Completed 4/12

Clock Cycle 723:
Completed 5/12

Clock Cycle 724:
Completed 6/12

Clock Cycle 725:
Completed 7/12

Clock Cycle 726:
Completed 8/12

Clock Cycle 727:
Completed 9/12

Clock Cycle 728:
Completed 10/12

Clock Cycle 729:
Completed 11/12

Clock Cycle 730:
Completed 12/12
$t3 = 0
Finished Instruction lw 3040 $t3 on Line 163

Clock Cycle 731:
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 732:
DRAM Request(Write) Issued for sw 1644 0 on Line 166

Clock Cycle 733:
Started sw 1644 0 on Line 166
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 734:
Completed 2/12
DRAM Request(Write) Issued for sw 1780 0 on Line 168

Clock Cycle 735:
Completed 3/12
DRAM Request(Read) Issued for lw 2332 $t4 on Line 169

Clock Cycle 736:
Completed 4/12

Clock Cycle 737:
Completed 5/12

Clock Cycle 738:
Completed 6/12

Clock Cycle 739:
Completed 7/12

Clock Cycle 740:
Completed 8/12

Clock Cycle 741:
Completed 9/12

Clock Cycle 742:
Completed 10/12

Clock Cycle 743:
Completed 11/12

Clock Cycle 744:
Completed 12/12
Finished Instruction sw 1644 0 on Line 166

Clock Cycle 745:
Started sw 1780 0 on Line 168
Completed 1/2

Clock Cycle 746:
Completed 2/2
Finished Instruction sw 1780 0 on Line 168

Clock Cycle 747:
Started lw 2332 $t4 on Line 169
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 748:
Completed 2/22

Clock Cycle 749:
Completed 3/22

Clock Cycle 750:
Completed 4/22

Clock Cycle 751:
Completed 5/22

Clock Cycle 752:
Completed 6/22

Clock Cycle 753:
Completed 7/22

Clock Cycle 754:
Completed 8/22

Clock Cycle 755:
Completed 9/22

Clock Cycle 756:
Completed 10/22

Clock Cycle 757:
Completed 11/22

Clock Cycle 758:
Completed 12/22

Clock Cycle 759:
Completed 13/22

Clock Cycle 760:
Completed 14/22

Clock Cycle 761:
Completed 15/22

Clock Cycle 762:
Completed 16/22

Clock Cycle 763:
Completed 17/22

Clock Cycle 764:
Completed 18/22

Clock Cycle 765:
Completed 19/22

Clock Cycle 766:
Completed 20/22

Clock Cycle 767:
Completed 21/22

Clock Cycle 768:
Completed 22/22
$t4 = 0
Finished Instruction lw 2332 $t4 on Line 169

Clock Cycle 769:
add$t2,$t2,$t4
$t2 = 0

Clock Cycle 770:
addi$t4,$t2,940
$t4 = 940

Clock Cycle 771:
sub$t0,$t0,$t3
$t0 = 0

Clock Cycle 772:
DRAM Request(Write) Issued for sw 3848 0 on Line 173

Clock Cycle 773:
Started sw 3848 0 on Line 173
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t3,1612
$t3 = 1612

Clock Cycle 774:
Completed 2/12
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 775:
Completed 3/12
slt$t0,$t4,$t3
$t0 = 1

Clock Cycle 776:
Completed 4/12
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 777:
Completed 5/12
sub$t2,$t2,$t3
$t2 = -1612

Clock Cycle 778:
Completed 6/12
addi$t3,$t0,2864
$t3 = 2865

Clock Cycle 779:
Completed 7/12
DRAM Request(Write) Issued for sw 764 1 on Line 180

Clock Cycle 780:
Completed 8/12
DRAM Request(Write) Issued for sw 1816 -1612 on Line 181

Clock Cycle 781:
Completed 9/12
addi$t2,$t2,104
$t2 = -1508

Clock Cycle 782:
Completed 10/12
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 783:
Completed 11/12
DRAM Request(Read) Issued for lw 3872 $t0 on Line 184

Clock Cycle 784:
Completed 12/12
Finished Instruction sw 3848 0 on Line 173
DRAM Request(Write) Issued for sw 624 0 on Line 185

Clock Cycle 785:
Started lw 3872 $t0 on Line 184
Completed 1/2

Clock Cycle 786:
Completed 2/2
$t0 = 0
Finished Instruction lw 3872 $t0 on Line 184

Clock Cycle 787:
Started sw 764 1 on Line 180
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add$t2,$t2,$t0
$t2 = -1508

Clock Cycle 788:
Completed 2/22
DRAM Request(Read) Issued for lw 3396 $t4 on Line 187

Clock Cycle 789:
Completed 3/22

Clock Cycle 790:
Completed 4/22

Clock Cycle 791:
Completed 5/22

Clock Cycle 792:
Completed 6/22

Clock Cycle 793:
Completed 7/22

Clock Cycle 794:
Completed 8/22

Clock Cycle 795:
Completed 9/22

Clock Cycle 796:
Completed 10/22

Clock Cycle 797:
Completed 11/22

Clock Cycle 798:
Completed 12/22

Clock Cycle 799:
Completed 13/22

Clock Cycle 800:
Completed 14/22

Clock Cycle 801:
Completed 15/22

Clock Cycle 802:
Completed 16/22

Clock Cycle 803:
Completed 17/22

Clock Cycle 804:
Completed 18/22

Clock Cycle 805:
Completed 19/22

Clock Cycle 806:
Completed 20/22

Clock Cycle 807:
Completed 21/22

Clock Cycle 808:
Completed 22/22
Finished Instruction sw 764 1 on Line 180

Clock Cycle 809:
Started sw 624 0 on Line 185
Completed 1/2

Clock Cycle 810:
Completed 2/2
Finished Instruction sw 624 0 on Line 185

Clock Cycle 811:
Started lw 3396 $t4 on Line 187
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 812:
Completed 2/22

Clock Cycle 813:
Completed 3/22

Clock Cycle 814:
Completed 4/22

Clock Cycle 815:
Completed 5/22

Clock Cycle 816:
Completed 6/22

Clock Cycle 817:
Completed 7/22

Clock Cycle 818:
Completed 8/22

Clock Cycle 819:
Completed 9/22

Clock Cycle 820:
Completed 10/22
Memory at 764 = 1

Clock Cycle 821:
Completed 11/22

Clock Cycle 822:
Completed 12/22

Clock Cycle 823:
Completed 13/22

Clock Cycle 824:
Completed 14/22

Clock Cycle 825:
Completed 15/22

Clock Cycle 826:
Completed 16/22

Clock Cycle 827:
Completed 17/22

Clock Cycle 828:
Completed 18/22

Clock Cycle 829:
Completed 19/22

Clock Cycle 830:
Completed 20/22

Clock Cycle 831:
Completed 21/22

Clock Cycle 832:
Completed 22/22
$t4 = 0
Finished Instruction lw 3396 $t4 on Line 187

Clock Cycle 833:
Started sw 1816 -1612 on Line 181
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 834:
Completed 2/12
add$t2,$t2,$t2
$t2 = -3016

Clock Cycle 835:
Completed 3/12
DRAM Request(Read) Issued for lw 132 $t3 on Line 190

Clock Cycle 836:
Completed 4/12
sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 837:
Completed 5/12
DRAM Request(Write) Issued for sw 3952 -3016 on Line 192

Clock Cycle 838:
Completed 6/12
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 839:
Completed 7/12
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 840:
Completed 8/12

Clock Cycle 841:
Completed 9/12

Clock Cycle 842:
Completed 10/12

Clock Cycle 843:
Completed 11/12

Clock Cycle 844:
Completed 12/12
Finished Instruction sw 1816 -1612 on Line 181

Clock Cycle 845:
Started lw 132 $t3 on Line 190
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 846:
Completed 2/22

Clock Cycle 847:
Completed 3/22

Clock Cycle 848:
Completed 4/22

Clock Cycle 849:
Completed 5/22

Clock Cycle 850:
Completed 6/22

Clock Cycle 851:
Completed 7/22

Clock Cycle 852:
Completed 8/22

Clock Cycle 853:
Completed 9/22

Clock Cycle 854:
Completed 10/22
Memory at 1816 = -1612

Clock Cycle 855:
Completed 11/22

Clock Cycle 856:
Completed 12/22

Clock Cycle 857:
Completed 13/22

Clock Cycle 858:
Completed 14/22

Clock Cycle 859:
Completed 15/22

Clock Cycle 860:
Completed 16/22

Clock Cycle 861:
Completed 17/22

Clock Cycle 862:
Completed 18/22

Clock Cycle 863:
Completed 19/22

Clock Cycle 864:
Completed 20/22

Clock Cycle 865:
Completed 21/22

Clock Cycle 866:
Completed 22/22
$t3 = 0
Finished Instruction lw 132 $t3 on Line 190

Clock Cycle 867:
Started sw 3952 -3016 on Line 192
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 868:
Completed 2/12
sub$t1,$t4,$t0
$t1 = 0

Clock Cycle 869:
Completed 3/12
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 870:
Completed 4/12
addi$t1,$t2,1604
$t1 = 1604

Clock Cycle 871:
Completed 5/12
add$t0,$t2,$t3
$t0 = 0

Clock Cycle 872:
Completed 6/12
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 873:
Completed 7/12
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 874:
Completed 8/12
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 875:
Completed 9/12
DRAM Request(Write) Issued for sw 2512 0 on Line 203

Clock Cycle 876:
Completed 10/12
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 877:
Completed 11/12
DRAM Request(Write) Issued for sw 3032 0 on Line 205

Clock Cycle 878:
Completed 12/12
Finished Instruction sw 3952 -3016 on Line 192
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 879:
Started sw 2512 0 on Line 203
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 880:
Completed 2/22
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 881:
Completed 3/22
addi$t0,$t0,2016
$t0 = 2016

Clock Cycle 882:
Completed 4/22
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 883:
Completed 5/22
DRAM Request(Write) Issued for sw 904 0 on Line 211

Clock Cycle 884:
Completed 6/22
add$t2,$t2,$t2
$t2 = 0

Clock Cycle 885:
Completed 7/22
DRAM Request(Read) Issued for lw 2080 $t3 on Line 213

Clock Cycle 886:
Completed 8/22
addi$t2,$t4,3564
$t2 = 3564

Clock Cycle 887:
Completed 9/22
DRAM Request(Write) Issued for sw 1632 3564 on Line 215

Clock Cycle 888:
Completed 10/22
Memory at 3952 = -3016
DRAM Request(Write) Issued for sw 1916 0 on Line 216

Clock Cycle 889:
Completed 11/22

Clock Cycle 890:
Completed 12/22

Clock Cycle 891:
Completed 13/22

Clock Cycle 892:
Completed 14/22

Clock Cycle 893:
Completed 15/22

Clock Cycle 894:
Completed 16/22

Clock Cycle 895:
Completed 17/22

Clock Cycle 896:
Completed 18/22

Clock Cycle 897:
Completed 19/22

Clock Cycle 898:
Completed 20/22

Clock Cycle 899:
Completed 21/22

Clock Cycle 900:
Completed 22/22
Finished Instruction sw 2512 0 on Line 203

Clock Cycle 901:
Started lw 2080 $t3 on Line 213
Completed 1/2

Clock Cycle 902:
Completed 2/2
$t3 = 0
Finished Instruction lw 2080 $t3 on Line 213

Clock Cycle 903:
Started sw 3032 0 on Line 205
Completed 1/2
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 904:
Completed 2/2
Finished Instruction sw 3032 0 on Line 205
addi$t4,$t0,3792
$t4 = 3792

Clock Cycle 905:
Started sw 904 0 on Line 211
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t0,2496
$t2 = 2496

Clock Cycle 906:
Completed 2/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 907:
Completed 3/22
DRAM Request(Write) Issued for sw 1048 0 on Line 221

Clock Cycle 908:
Completed 4/22
sub$t3,$t3,$t2
$t3 = -2496

Clock Cycle 909:
Completed 5/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 910:
Completed 6/22
add$t1,$t3,$t1
$t1 = 0

Clock Cycle 911:
Completed 7/22
mul$t4,$t1,$t1
$t4 = 0

Clock Cycle 912:
Completed 8/22
sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 913:
Completed 9/22
DRAM Request(Read) Issued for lw 312 $t3 on Line 227

Clock Cycle 914:
Completed 10/22
DRAM Request(Read) Issued for lw 2380 $t4 on Line 228

Clock Cycle 915:
Completed 11/22

Clock Cycle 916:
Completed 12/22

Clock Cycle 917:
Completed 13/22

Clock Cycle 918:
Completed 14/22

Clock Cycle 919:
Completed 15/22

Clock Cycle 920:
Completed 16/22

Clock Cycle 921:
Completed 17/22

Clock Cycle 922:
Completed 18/22

Clock Cycle 923:
Completed 19/22

Clock Cycle 924:
Completed 20/22

Clock Cycle 925:
Completed 21/22

Clock Cycle 926:
Completed 22/22
Finished Instruction sw 904 0 on Line 211

Clock Cycle 927:
Started lw 312 $t3 on Line 227
Completed 1/2

Clock Cycle 928:
Completed 2/2
$t3 = 0
Finished Instruction lw 312 $t3 on Line 227

Clock Cycle 929:
Started sw 1632 3564 on Line 215
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,3792
$t0 = 3792

Clock Cycle 930:
Completed 2/22
DRAM Request(Read) Issued for lw 2716 $t1 on Line 230

Clock Cycle 931:
Completed 3/22
DRAM Request(Write) Issued for sw 3140 0 on Line 231

Clock Cycle 932:
Completed 4/22
DRAM Request(Write) Issued for sw 2904 2496 on Line 232

Clock Cycle 933:
Completed 5/22

Clock Cycle 934:
Completed 6/22

Clock Cycle 935:
Completed 7/22

Clock Cycle 936:
Completed 8/22

Clock Cycle 937:
Completed 9/22

Clock Cycle 938:
Completed 10/22

Clock Cycle 939:
Completed 11/22

Clock Cycle 940:
Completed 12/22

Clock Cycle 941:
Completed 13/22

Clock Cycle 942:
Completed 14/22

Clock Cycle 943:
Completed 15/22

Clock Cycle 944:
Completed 16/22

Clock Cycle 945:
Completed 17/22

Clock Cycle 946:
Completed 18/22

Clock Cycle 947:
Completed 19/22

Clock Cycle 948:
Completed 20/22

Clock Cycle 949:
Completed 21/22

Clock Cycle 950:
Completed 22/22
Finished Instruction sw 1632 3564 on Line 215

Clock Cycle 951:
Started sw 1916 0 on Line 216
Completed 1/2

Clock Cycle 952:
Completed 2/2
Finished Instruction sw 1916 0 on Line 216

Clock Cycle 953:
Started sw 1048 0 on Line 221
Completed 1/2

Clock Cycle 954:
Completed 2/2
Finished Instruction sw 1048 0 on Line 221

Clock Cycle 955:
Started lw 2380 $t4 on Line 228
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 956:
Completed 2/22

Clock Cycle 957:
Completed 3/22

Clock Cycle 958:
Completed 4/22

Clock Cycle 959:
Completed 5/22

Clock Cycle 960:
Completed 6/22

Clock Cycle 961:
Completed 7/22

Clock Cycle 962:
Completed 8/22

Clock Cycle 963:
Completed 9/22

Clock Cycle 964:
Completed 10/22
Memory at 1632 = 3564

Clock Cycle 965:
Completed 11/22

Clock Cycle 966:
Completed 12/22

Clock Cycle 967:
Completed 13/22

Clock Cycle 968:
Completed 14/22

Clock Cycle 969:
Completed 15/22

Clock Cycle 970:
Completed 16/22

Clock Cycle 971:
Completed 17/22

Clock Cycle 972:
Completed 18/22

Clock Cycle 973:
Completed 19/22

Clock Cycle 974:
Completed 20/22

Clock Cycle 975:
Completed 21/22

Clock Cycle 976:
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 228

Clock Cycle 977:
Started lw 2716 $t1 on Line 230
Completed 1/2

Clock Cycle 978:
Completed 2/2
$t1 = 0
Finished Instruction lw 2716 $t1 on Line 230

Clock Cycle 979:
Started sw 2904 2496 on Line 232
Completed 1/2
DRAM Request(Read) Issued for lw 2784 $t1 on Line 233

Clock Cycle 980:
Completed 2/2
Finished Instruction sw 2904 2496 on Line 232

Clock Cycle 981:
Started lw 2784 $t1 on Line 233
Completed 1/2

Clock Cycle 982:
Completed 2/2
$t1 = 0
Finished Instruction lw 2784 $t1 on Line 233

Clock Cycle 983:
Started sw 3140 0 on Line 231
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t3,$t3,$t1
$t3 = 0

Clock Cycle 984:
Completed 2/22
add$t4,$t4,$t1
$t4 = 0

Clock Cycle 985:
Completed 3/22
DRAM Request(Write) Issued for sw 1636 2496 on Line 236

Clock Cycle 986:
Completed 4/22
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 987:
Completed 5/22
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 988:
Completed 6/22
slt$t4,$t1,$t0
$t4 = 1

Clock Cycle 989:
Completed 7/22
mul$t3,$t1,$t2
$t3 = 0

Clock Cycle 990:
Completed 8/22
mul$t2,$t4,$t1
$t2 = 0

Clock Cycle 991:
Completed 9/22
sub$t0,$t1,$t0
$t0 = -3792

Clock Cycle 992:
Completed 10/22
Memory at 2904 = 2496
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 993:
Completed 11/22
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 994:
Completed 12/22
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 995:
Completed 13/22
add$t0,$t1,$t0
$t0 = -3792

Clock Cycle 996:
Completed 14/22
addi$t1,$t2,3136
$t1 = 3136

Clock Cycle 997:
Completed 15/22
DRAM Request(Read) Issued for lw 344 $t0 on Line 248

Clock Cycle 998:
Completed 16/22
DRAM Request(Write) Issued for sw 2708 3136 on Line 249

Clock Cycle 999:
Completed 17/22
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 1000:
Completed 18/22
DRAM Request(Write) Issued for sw 2616 0 on Line 251

Clock Cycle 1001:
Completed 19/22
addi$t2,$t4,3292
$t2 = 3292

Clock Cycle 1002:
Completed 20/22
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 1003:
Completed 21/22
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 1004:
Completed 22/22
Finished Instruction sw 3140 0 on Line 231
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 1005:
Started sw 1636 2496 on Line 236
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1006:
Completed 2/22

Clock Cycle 1007:
Completed 3/22

Clock Cycle 1008:
Completed 4/22

Clock Cycle 1009:
Completed 5/22

Clock Cycle 1010:
Completed 6/22

Clock Cycle 1011:
Completed 7/22

Clock Cycle 1012:
Completed 8/22

Clock Cycle 1013:
Completed 9/22

Clock Cycle 1014:
Completed 10/22

Clock Cycle 1015:
Completed 11/22

Clock Cycle 1016:
Completed 12/22

Clock Cycle 1017:
Completed 13/22

Clock Cycle 1018:
Completed 14/22

Clock Cycle 1019:
Completed 15/22

Clock Cycle 1020:
Completed 16/22

Clock Cycle 1021:
Completed 17/22

Clock Cycle 1022:
Completed 18/22

Clock Cycle 1023:
Completed 19/22

Clock Cycle 1024:
Completed 20/22

Clock Cycle 1025:
Completed 21/22

Clock Cycle 1026:
Completed 22/22
Finished Instruction sw 1636 2496 on Line 236

Clock Cycle 1027:
Started lw 344 $t0 on Line 248
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1028:
Completed 2/22

Clock Cycle 1029:
Completed 3/22

Clock Cycle 1030:
Completed 4/22

Clock Cycle 1031:
Completed 5/22

Clock Cycle 1032:
Completed 6/22

Clock Cycle 1033:
Completed 7/22

Clock Cycle 1034:
Completed 8/22

Clock Cycle 1035:
Completed 9/22

Clock Cycle 1036:
Completed 10/22
Memory at 1636 = 2496

Clock Cycle 1037:
Completed 11/22

Clock Cycle 1038:
Completed 12/22

Clock Cycle 1039:
Completed 13/22

Clock Cycle 1040:
Completed 14/22

Clock Cycle 1041:
Completed 15/22

Clock Cycle 1042:
Completed 16/22

Clock Cycle 1043:
Completed 17/22

Clock Cycle 1044:
Completed 18/22

Clock Cycle 1045:
Completed 19/22

Clock Cycle 1046:
Completed 20/22

Clock Cycle 1047:
Completed 21/22

Clock Cycle 1048:
Completed 22/22
$t0 = 0
Finished Instruction lw 344 $t0 on Line 248

Clock Cycle 1049:
Started sw 2708 3136 on Line 249
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t0,$t4
$t0 = 1

Clock Cycle 1050:
Completed 2/12
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 1051:
Completed 3/12
DRAM Request(Read) Issued for lw 3876 $t2 on Line 259

Clock Cycle 1052:
Completed 4/12
add$t3,$t4,$t3
$t3 = 1

Clock Cycle 1053:
Completed 5/12
addi$t4,$t4,3804
$t4 = 3805

Clock Cycle 1054:
Completed 6/12
add$t1,$t4,$t4
$t1 = 7610

Clock Cycle 1055:
Completed 7/12

Clock Cycle 1056:
Completed 8/12

Clock Cycle 1057:
Completed 9/12

Clock Cycle 1058:
Completed 10/12

Clock Cycle 1059:
Completed 11/12

Clock Cycle 1060:
Completed 12/12
Finished Instruction sw 2708 3136 on Line 249

Clock Cycle 1061:
Started sw 2616 0 on Line 251
Completed 1/2

Clock Cycle 1062:
Completed 2/2
Finished Instruction sw 2616 0 on Line 251

Clock Cycle 1063:
Started lw 3876 $t2 on Line 259
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1064:
Completed 2/22

Clock Cycle 1065:
Completed 3/22

Clock Cycle 1066:
Completed 4/22

Clock Cycle 1067:
Completed 5/22

Clock Cycle 1068:
Completed 6/22

Clock Cycle 1069:
Completed 7/22

Clock Cycle 1070:
Completed 8/22

Clock Cycle 1071:
Completed 9/22

Clock Cycle 1072:
Completed 10/22
Memory at 2708 = 3136

Clock Cycle 1073:
Completed 11/22

Clock Cycle 1074:
Completed 12/22

Clock Cycle 1075:
Completed 13/22

Clock Cycle 1076:
Completed 14/22

Clock Cycle 1077:
Completed 15/22

Clock Cycle 1078:
Completed 16/22

Clock Cycle 1079:
Completed 17/22

Clock Cycle 1080:
Completed 18/22

Clock Cycle 1081:
Completed 19/22

Clock Cycle 1082:
Completed 20/22

Clock Cycle 1083:
Completed 21/22

Clock Cycle 1084:
Completed 22/22
$t2 = 0
Finished Instruction lw 3876 $t2 on Line 259

Clock Cycle 1085:
slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 1086:
DRAM Request(Write) Issued for sw 3696 7610 on Line 264

Clock Cycle 1087:
Started sw 3696 7610 on Line 264
Completed 1/2
add$t0,$t3,$t2
$t0 = 2

Clock Cycle 1088:
Completed 2/2
Finished Instruction sw 3696 7610 on Line 264
add$t0,$t1,$t1
$t0 = 15220

Clock Cycle 1089:
DRAM Request(Read) Issued for lw 3936 $t4 on Line 267

Clock Cycle 1090:
Started lw 3936 $t4 on Line 267
Completed 1/2

Clock Cycle 1091:
Completed 2/2
$t4 = 0
Finished Instruction lw 3936 $t4 on Line 267

Clock Cycle 1092:
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 1093:
sub$t3,$t1,$t4
$t3 = 7610

Clock Cycle 1094:
sub$t0,$t0,$t2
$t0 = 15220

Clock Cycle 1095:
addi$t2,$t0,3284
$t2 = 18504

Clock Cycle 1096:
DRAM Request(Write) Issued for sw 2544 0 on Line 272

Clock Cycle 1097:
Started sw 2544 0 on Line 272
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 1098:
Completed 2/22
mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 1099:
Completed 3/22
addi$t0,$t3,3584
$t0 = 11194

Clock Cycle 1100:
Completed 4/22
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 1101:
Completed 5/22
sub$t4,$t3,$t4
$t4 = 7610

Clock Cycle 1102:
Completed 6/22
DRAM Request(Write) Issued for sw 380 11194 on Line 278

Clock Cycle 1103:
Completed 7/22
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1104:
Completed 8/22
sub$t2,$t2,$t1
$t2 = 18504

Clock Cycle 1105:
Completed 9/22
addi$t2,$t2,2192
$t2 = 20696

Clock Cycle 1106:
Completed 10/22
Memory at 3696 = 7610
mul$t1,$t4,$t3
$t1 = 57912100

Clock Cycle 1107:
Completed 11/22
DRAM Request(Write) Issued for sw 2116 7610 on Line 283

Clock Cycle 1108:
Completed 12/22
addi$t4,$t0,3548
$t4 = 3548

Clock Cycle 1109:
Completed 13/22
slt$t0,$t3,$t0
$t0 = 0

Clock Cycle 1110:
Completed 14/22
add$t4,$t0,$t4
$t4 = 3548

Clock Cycle 1111:
Completed 15/22
add$t3,$t2,$t2
$t3 = 41392

Clock Cycle 1112:
Completed 16/22
DRAM Request(Write) Issued for sw 192 3548 on Line 288

Clock Cycle 1113:
Completed 17/22
DRAM Request(Read) Issued for lw 2656 $t1 on Line 289

Clock Cycle 1114:
Completed 18/22

Clock Cycle 1115:
Completed 19/22

Clock Cycle 1116:
Completed 20/22

Clock Cycle 1117:
Completed 21/22

Clock Cycle 1118:
Completed 22/22
Finished Instruction sw 2544 0 on Line 272

Clock Cycle 1119:
Started lw 2656 $t1 on Line 289
Completed 1/2

Clock Cycle 1120:
Completed 2/2
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 289

Clock Cycle 1121:
Started sw 2116 7610 on Line 283
Completed 1/2
add$t1,$t4,$t1
$t1 = 3548

Clock Cycle 1122:
Completed 2/2
Finished Instruction sw 2116 7610 on Line 283
sub$t2,$t4,$t0
$t2 = 3548

Clock Cycle 1123:
Started sw 380 11194 on Line 278
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2468 3548 on Line 292

Clock Cycle 1124:
Completed 2/22
mul$t4,$t3,$t1
$t4 = 146858816

Clock Cycle 1125:
Completed 3/22
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 1126:
Completed 4/22
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1127:
Completed 5/22
DRAM Request(Write) Issued for sw 3600 0 on Line 296

Clock Cycle 1128:
Completed 6/22
mul$t4,$t3,$t2
$t4 = 146858816

Clock Cycle 1129:
Completed 7/22
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 1130:
Completed 8/22
DRAM Request(Write) Issued for sw 1716 0 on Line 299

Clock Cycle 1131:
Completed 9/22
mul$t0,$t3,$t4
$t0 = 1401388032

Clock Cycle 1132:
Completed 10/22
Memory at 2116 = 7610
mul$t3,$t3,$t4
$t3 = 1401388032

Clock Cycle 1133:
Completed 11/22
sub$t3,$t3,$t2
$t3 = 1401388032

Clock Cycle 1134:
Completed 12/22
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 1135:
Completed 13/22
DRAM Request(Read) Issued for lw 1364 $t3 on Line 304

Clock Cycle 1136:
Completed 14/22
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1137:
Completed 15/22

Clock Cycle 1138:
Completed 16/22

Clock Cycle 1139:
Completed 17/22

Clock Cycle 1140:
Completed 18/22

Clock Cycle 1141:
Completed 19/22

Clock Cycle 1142:
Completed 20/22

Clock Cycle 1143:
Completed 21/22

Clock Cycle 1144:
Completed 22/22
Finished Instruction sw 380 11194 on Line 278

Clock Cycle 1145:
Started sw 192 3548 on Line 288
Completed 1/2

Clock Cycle 1146:
Completed 2/2
Finished Instruction sw 192 3548 on Line 288

Clock Cycle 1147:
Started sw 1716 0 on Line 299
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1148:
Completed 2/22

Clock Cycle 1149:
Completed 3/22

Clock Cycle 1150:
Completed 4/22

Clock Cycle 1151:
Completed 5/22

Clock Cycle 1152:
Completed 6/22

Clock Cycle 1153:
Completed 7/22

Clock Cycle 1154:
Completed 8/22

Clock Cycle 1155:
Completed 9/22

Clock Cycle 1156:
Completed 10/22
Memory at 192 = 3548
Memory at 380 = 11194

Clock Cycle 1157:
Completed 11/22

Clock Cycle 1158:
Completed 12/22

Clock Cycle 1159:
Completed 13/22

Clock Cycle 1160:
Completed 14/22

Clock Cycle 1161:
Completed 15/22

Clock Cycle 1162:
Completed 16/22

Clock Cycle 1163:
Completed 17/22

Clock Cycle 1164:
Completed 18/22

Clock Cycle 1165:
Completed 19/22

Clock Cycle 1166:
Completed 20/22

Clock Cycle 1167:
Completed 21/22

Clock Cycle 1168:
Completed 22/22
Finished Instruction sw 1716 0 on Line 299

Clock Cycle 1169:
Started lw 1364 $t3 on Line 304
Completed 1/2

Clock Cycle 1170:
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 304

Clock Cycle 1171:
Started sw 2468 3548 on Line 292
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t2,2956
$t3 = 2956

Clock Cycle 1172:
Completed 2/22
DRAM Request(Read) Issued for lw 1456 $t2 on Line 307

Clock Cycle 1173:
Completed 3/22

Clock Cycle 1174:
Completed 4/22

Clock Cycle 1175:
Completed 5/22

Clock Cycle 1176:
Completed 6/22

Clock Cycle 1177:
Completed 7/22

Clock Cycle 1178:
Completed 8/22

Clock Cycle 1179:
Completed 9/22

Clock Cycle 1180:
Completed 10/22

Clock Cycle 1181:
Completed 11/22

Clock Cycle 1182:
Completed 12/22

Clock Cycle 1183:
Completed 13/22

Clock Cycle 1184:
Completed 14/22

Clock Cycle 1185:
Completed 15/22

Clock Cycle 1186:
Completed 16/22

Clock Cycle 1187:
Completed 17/22

Clock Cycle 1188:
Completed 18/22

Clock Cycle 1189:
Completed 19/22

Clock Cycle 1190:
Completed 20/22

Clock Cycle 1191:
Completed 21/22

Clock Cycle 1192:
Completed 22/22
Finished Instruction sw 2468 3548 on Line 292

Clock Cycle 1193:
Started lw 1456 $t2 on Line 307
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1194:
Completed 2/22

Clock Cycle 1195:
Completed 3/22

Clock Cycle 1196:
Completed 4/22

Clock Cycle 1197:
Completed 5/22

Clock Cycle 1198:
Completed 6/22

Clock Cycle 1199:
Completed 7/22

Clock Cycle 1200:
Completed 8/22

Clock Cycle 1201:
Completed 9/22

Clock Cycle 1202:
Completed 10/22
Memory at 2468 = 3548

Clock Cycle 1203:
Completed 11/22

Clock Cycle 1204:
Completed 12/22

Clock Cycle 1205:
Completed 13/22

Clock Cycle 1206:
Completed 14/22

Clock Cycle 1207:
Completed 15/22

Clock Cycle 1208:
Completed 16/22

Clock Cycle 1209:
Completed 17/22

Clock Cycle 1210:
Completed 18/22

Clock Cycle 1211:
Completed 19/22

Clock Cycle 1212:
Completed 20/22

Clock Cycle 1213:
Completed 21/22

Clock Cycle 1214:
Completed 22/22
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 307

Clock Cycle 1215:
Started sw 3600 0 on Line 296
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 1216:
Completed 2/12
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 1217:
Completed 3/12
sub$t3,$t2,$t4
$t3 = -146858816

Clock Cycle 1218:
Completed 4/12
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 1219:
Completed 5/12
addi$t3,$t0,3384
$t3 = 3384

Clock Cycle 1220:
Completed 6/12
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 1221:
Completed 7/12
add$t2,$t3,$t2
$t2 = 3384

Clock Cycle 1222:
Completed 8/12
sub$t2,$t0,$t4
$t2 = -146858816

Clock Cycle 1223:
Completed 9/12
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 1224:
Completed 10/12
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 1225:
Completed 11/12
DRAM Request(Read) Issued for lw 1696 $t3 on Line 318

Clock Cycle 1226:
Completed 12/12
Finished Instruction sw 3600 0 on Line 296

Clock Cycle 1227:
Started lw 1696 $t3 on Line 318
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1228:
Completed 2/22

Clock Cycle 1229:
Completed 3/22

Clock Cycle 1230:
Completed 4/22

Clock Cycle 1231:
Completed 5/22

Clock Cycle 1232:
Completed 6/22

Clock Cycle 1233:
Completed 7/22

Clock Cycle 1234:
Completed 8/22

Clock Cycle 1235:
Completed 9/22

Clock Cycle 1236:
Completed 10/22

Clock Cycle 1237:
Completed 11/22

Clock Cycle 1238:
Completed 12/22

Clock Cycle 1239:
Completed 13/22

Clock Cycle 1240:
Completed 14/22

Clock Cycle 1241:
Completed 15/22

Clock Cycle 1242:
Completed 16/22

Clock Cycle 1243:
Completed 17/22

Clock Cycle 1244:
Completed 18/22

Clock Cycle 1245:
Completed 19/22

Clock Cycle 1246:
Completed 20/22

Clock Cycle 1247:
Completed 21/22

Clock Cycle 1248:
Completed 22/22
$t3 = 0
Finished Instruction lw 1696 $t3 on Line 318

Clock Cycle 1249:
DRAM Request(Write) Issued for sw 528 0 on Line 319

Clock Cycle 1250:
Started sw 528 0 on Line 319
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t3,2220
$t3 = 2220

Clock Cycle 1251:
Completed 2/12
mul$t2,$t0,$t1
$t2 = 0

Clock Cycle 1252:
Completed 3/12
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 1253:
Completed 4/12
add$t0,$t2,$t3
$t0 = 2220

Clock Cycle 1254:
Completed 5/12
addi$t1,$t3,1836
$t1 = 4056

Clock Cycle 1255:
Completed 6/12
add$t3,$t4,$t0
$t3 = 146861036

Clock Cycle 1256:
Completed 7/12
DRAM Request(Write) Issued for sw 1448 2220 on Line 326

Clock Cycle 1257:
Completed 8/12
sub$t0,$t1,$t0
$t0 = 1836

Clock Cycle 1258:
Completed 9/12
addi$t2,$t2,2612
$t2 = 2612

Clock Cycle 1259:
Completed 10/12
mul$t4,$t1,$t3
$t4 = -1332092128

Clock Cycle 1260:
Completed 11/12
sub$t1,$t4,$t2
$t1 = -1332094740

Clock Cycle 1261:
Completed 12/12
Finished Instruction sw 528 0 on Line 319
DRAM Request(Read) Issued for lw 2144 $t4 on Line 331

Clock Cycle 1262:
Started sw 1448 2220 on Line 326
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2360 $t3 on Line 332

Clock Cycle 1263:
Completed 2/22
DRAM Request(Write) Issued for sw 3112 2612 on Line 333

Clock Cycle 1264:
Completed 3/22

Clock Cycle 1265:
Completed 4/22

Clock Cycle 1266:
Completed 5/22

Clock Cycle 1267:
Completed 6/22

Clock Cycle 1268:
Completed 7/22

Clock Cycle 1269:
Completed 8/22

Clock Cycle 1270:
Completed 9/22

Clock Cycle 1271:
Completed 10/22

Clock Cycle 1272:
Completed 11/22

Clock Cycle 1273:
Completed 12/22

Clock Cycle 1274:
Completed 13/22

Clock Cycle 1275:
Completed 14/22

Clock Cycle 1276:
Completed 15/22

Clock Cycle 1277:
Completed 16/22

Clock Cycle 1278:
Completed 17/22

Clock Cycle 1279:
Completed 18/22

Clock Cycle 1280:
Completed 19/22

Clock Cycle 1281:
Completed 20/22

Clock Cycle 1282:
Completed 21/22

Clock Cycle 1283:
Completed 22/22
Finished Instruction sw 1448 2220 on Line 326

Clock Cycle 1284:
Started lw 2144 $t4 on Line 331
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1285:
Completed 2/22

Clock Cycle 1286:
Completed 3/22

Clock Cycle 1287:
Completed 4/22

Clock Cycle 1288:
Completed 5/22

Clock Cycle 1289:
Completed 6/22

Clock Cycle 1290:
Completed 7/22

Clock Cycle 1291:
Completed 8/22

Clock Cycle 1292:
Completed 9/22

Clock Cycle 1293:
Completed 10/22
Memory at 1448 = 2220

Clock Cycle 1294:
Completed 11/22

Clock Cycle 1295:
Completed 12/22

Clock Cycle 1296:
Completed 13/22

Clock Cycle 1297:
Completed 14/22

Clock Cycle 1298:
Completed 15/22

Clock Cycle 1299:
Completed 16/22

Clock Cycle 1300:
Completed 17/22

Clock Cycle 1301:
Completed 18/22

Clock Cycle 1302:
Completed 19/22

Clock Cycle 1303:
Completed 20/22

Clock Cycle 1304:
Completed 21/22

Clock Cycle 1305:
Completed 22/22
$t4 = 0
Finished Instruction lw 2144 $t4 on Line 331

Clock Cycle 1306:
Started lw 2360 $t3 on Line 332
Completed 1/2

Clock Cycle 1307:
Completed 2/2
$t3 = 0
Finished Instruction lw 2360 $t3 on Line 332

Clock Cycle 1308:
Started sw 3112 2612 on Line 333
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,580
$t3 = 3192

Clock Cycle 1309:
Completed 2/12
DRAM Request(Write) Issued for sw 3088 2612 on Line 335

Clock Cycle 1310:
Completed 3/12
add$t1,$t2,$t4
$t1 = 2612

Clock Cycle 1311:
Completed 4/12
DRAM Request(Read) Issued for lw 2224 $t0 on Line 337

Clock Cycle 1312:
Completed 5/12
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 1313:
Completed 6/12

Clock Cycle 1314:
Completed 7/12

Clock Cycle 1315:
Completed 8/12

Clock Cycle 1316:
Completed 9/12

Clock Cycle 1317:
Completed 10/12

Clock Cycle 1318:
Completed 11/12

Clock Cycle 1319:
Completed 12/12
Finished Instruction sw 3112 2612 on Line 333

Clock Cycle 1320:
Started sw 3088 2612 on Line 335
Completed 1/2

Clock Cycle 1321:
Completed 2/2
Finished Instruction sw 3088 2612 on Line 335

Clock Cycle 1322:
Started lw 2224 $t0 on Line 337
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1323:
Completed 2/22

Clock Cycle 1324:
Completed 3/22

Clock Cycle 1325:
Completed 4/22

Clock Cycle 1326:
Completed 5/22

Clock Cycle 1327:
Completed 6/22

Clock Cycle 1328:
Completed 7/22

Clock Cycle 1329:
Completed 8/22

Clock Cycle 1330:
Completed 9/22

Clock Cycle 1331:
Completed 10/22
Memory at 3088 = 2612
Memory at 3112 = 2612

Clock Cycle 1332:
Completed 11/22

Clock Cycle 1333:
Completed 12/22

Clock Cycle 1334:
Completed 13/22

Clock Cycle 1335:
Completed 14/22

Clock Cycle 1336:
Completed 15/22

Clock Cycle 1337:
Completed 16/22

Clock Cycle 1338:
Completed 17/22

Clock Cycle 1339:
Completed 18/22

Clock Cycle 1340:
Completed 19/22

Clock Cycle 1341:
Completed 20/22

Clock Cycle 1342:
Completed 21/22

Clock Cycle 1343:
Completed 22/22
$t0 = 0
Finished Instruction lw 2224 $t0 on Line 337

Clock Cycle 1344:
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 1345:
sub$t1,$t1,$t2
$t1 = 2612

Clock Cycle 1346:
DRAM Request(Read) Issued for lw 940 $t4 on Line 341

Clock Cycle 1347:
Started lw 940 $t4 on Line 341
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1348:
Completed 2/12
add$t0,$t3,$t2
$t0 = 0

Clock Cycle 1349:
Completed 3/12
addi$t0,$t2,816
$t0 = 816

Clock Cycle 1350:
Completed 4/12
add$t1,$t1,$t3
$t1 = 2612

Clock Cycle 1351:
Completed 5/12
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1352:
Completed 6/12

Clock Cycle 1353:
Completed 7/12

Clock Cycle 1354:
Completed 8/12

Clock Cycle 1355:
Completed 9/12

Clock Cycle 1356:
Completed 10/12

Clock Cycle 1357:
Completed 11/12

Clock Cycle 1358:
Completed 12/12
$t4 = 0
Finished Instruction lw 940 $t4 on Line 341

Clock Cycle 1359:
sub$t4,$t3,$t4
$t4 = 0

Clock Cycle 1360:
DRAM Request(Read) Issued for lw 1156 $t4 on Line 348

Clock Cycle 1361:
Started lw 1156 $t4 on Line 348
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 1362:
Completed 2/12
mul$t2,$t2,$t2
$t2 = 0

Clock Cycle 1363:
Completed 3/12
sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 1364:
Completed 4/12
DRAM Request(Read) Issued for lw 2900 $t0 on Line 352

Clock Cycle 1365:
Completed 5/12
addi$t2,$t1,2096
$t2 = 4708

Clock Cycle 1366:
Completed 6/12
DRAM Request(Write) Issued for sw 2848 0 on Line 354

Clock Cycle 1367:
Completed 7/12

Clock Cycle 1368:
Completed 8/12

Clock Cycle 1369:
Completed 9/12

Clock Cycle 1370:
Completed 10/12

Clock Cycle 1371:
Completed 11/12

Clock Cycle 1372:
Completed 12/12
$t4 = 0
Finished Instruction lw 1156 $t4 on Line 348

Clock Cycle 1373:
Started lw 2900 $t0 on Line 352
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t4,$t2
$t1 = 4708

Clock Cycle 1374:
Completed 2/12
addi$t4,$t1,2776
$t4 = 7484

Clock Cycle 1375:
Completed 3/12
DRAM Request(Write) Issued for sw 1796 7484 on Line 357

Clock Cycle 1376:
Completed 4/12
DRAM Request(Write) Issued for sw 760 4708 on Line 358

Clock Cycle 1377:
Completed 5/12
DRAM Request(Read) Issued for lw 3140 $t3 on Line 359

Clock Cycle 1378:
Completed 6/12

Clock Cycle 1379:
Completed 7/12

Clock Cycle 1380:
Completed 8/12

Clock Cycle 1381:
Completed 9/12

Clock Cycle 1382:
Completed 10/12

Clock Cycle 1383:
Completed 11/12

Clock Cycle 1384:
Completed 12/12
$t0 = 0
Finished Instruction lw 2900 $t0 on Line 352

Clock Cycle 1385:
Started sw 2848 0 on Line 354
Completed 1/2
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 1386:
Completed 2/2
Finished Instruction sw 2848 0 on Line 354
DRAM Request(Write) Issued for sw 3916 0 on Line 361

Clock Cycle 1387:
Started sw 1796 7484 on Line 357
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t4,$t4,$t1
$t4 = -4707

Clock Cycle 1388:
Completed 2/22
DRAM Request(Write) Issued for sw 2176 4708 on Line 363

Clock Cycle 1389:
Completed 3/22
DRAM Request(Read) Issued for lw 1744 $t1 on Line 364

Clock Cycle 1390:
Completed 4/22

Clock Cycle 1391:
Completed 5/22

Clock Cycle 1392:
Completed 6/22

Clock Cycle 1393:
Completed 7/22

Clock Cycle 1394:
Completed 8/22

Clock Cycle 1395:
Completed 9/22

Clock Cycle 1396:
Completed 10/22

Clock Cycle 1397:
Completed 11/22

Clock Cycle 1398:
Completed 12/22

Clock Cycle 1399:
Completed 13/22

Clock Cycle 1400:
Completed 14/22

Clock Cycle 1401:
Completed 15/22

Clock Cycle 1402:
Completed 16/22

Clock Cycle 1403:
Completed 17/22

Clock Cycle 1404:
Completed 18/22

Clock Cycle 1405:
Completed 19/22

Clock Cycle 1406:
Completed 20/22

Clock Cycle 1407:
Completed 21/22

Clock Cycle 1408:
Completed 22/22
Finished Instruction sw 1796 7484 on Line 357

Clock Cycle 1409:
Started lw 1744 $t1 on Line 364
Completed 1/2

Clock Cycle 1410:
Completed 2/2
$t1 = 0
Finished Instruction lw 1744 $t1 on Line 364

Clock Cycle 1411:
Started lw 3140 $t3 on Line 359
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1412:
Completed 2/22

Clock Cycle 1413:
Completed 3/22

Clock Cycle 1414:
Completed 4/22

Clock Cycle 1415:
Completed 5/22

Clock Cycle 1416:
Completed 6/22

Clock Cycle 1417:
Completed 7/22

Clock Cycle 1418:
Completed 8/22

Clock Cycle 1419:
Completed 9/22

Clock Cycle 1420:
Completed 10/22
Memory at 1796 = 7484

Clock Cycle 1421:
Completed 11/22

Clock Cycle 1422:
Completed 12/22

Clock Cycle 1423:
Completed 13/22

Clock Cycle 1424:
Completed 14/22

Clock Cycle 1425:
Completed 15/22

Clock Cycle 1426:
Completed 16/22

Clock Cycle 1427:
Completed 17/22

Clock Cycle 1428:
Completed 18/22

Clock Cycle 1429:
Completed 19/22

Clock Cycle 1430:
Completed 20/22

Clock Cycle 1431:
Completed 21/22

Clock Cycle 1432:
Completed 22/22
$t3 = 0
Finished Instruction lw 3140 $t3 on Line 359

Clock Cycle 1433:
Started sw 3916 0 on Line 361
Completed 1/2
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 1434:
Completed 2/2
Finished Instruction sw 3916 0 on Line 361
DRAM Request(Write) Issued for sw 1232 0 on Line 366

Clock Cycle 1435:
Started sw 760 4708 on Line 358
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t2,$t1,$t2
$t2 = 1

Clock Cycle 1436:
Completed 2/22
addi$t0,$t2,1364
$t0 = 1365

Clock Cycle 1437:
Completed 3/22
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 1438:
Completed 4/22
addi$t1,$t1,3464
$t1 = 3464

Clock Cycle 1439:
Completed 5/22
addi$t3,$t3,2128
$t3 = 2128

Clock Cycle 1440:
Completed 6/22
DRAM Request(Read) Issued for lw 1356 $t1 on Line 372

Clock Cycle 1441:
Completed 7/22

Clock Cycle 1442:
Completed 8/22

Clock Cycle 1443:
Completed 9/22

Clock Cycle 1444:
Completed 10/22

Clock Cycle 1445:
Completed 11/22

Clock Cycle 1446:
Completed 12/22

Clock Cycle 1447:
Completed 13/22

Clock Cycle 1448:
Completed 14/22

Clock Cycle 1449:
Completed 15/22

Clock Cycle 1450:
Completed 16/22

Clock Cycle 1451:
Completed 17/22

Clock Cycle 1452:
Completed 18/22

Clock Cycle 1453:
Completed 19/22

Clock Cycle 1454:
Completed 20/22

Clock Cycle 1455:
Completed 21/22

Clock Cycle 1456:
Completed 22/22
Finished Instruction sw 760 4708 on Line 358

Clock Cycle 1457:
Started sw 1232 0 on Line 366
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1458:
Completed 2/22

Clock Cycle 1459:
Completed 3/22

Clock Cycle 1460:
Completed 4/22

Clock Cycle 1461:
Completed 5/22

Clock Cycle 1462:
Completed 6/22

Clock Cycle 1463:
Completed 7/22

Clock Cycle 1464:
Completed 8/22

Clock Cycle 1465:
Completed 9/22

Clock Cycle 1466:
Completed 10/22
Memory at 760 = 4708

Clock Cycle 1467:
Completed 11/22

Clock Cycle 1468:
Completed 12/22

Clock Cycle 1469:
Completed 13/22

Clock Cycle 1470:
Completed 14/22

Clock Cycle 1471:
Completed 15/22

Clock Cycle 1472:
Completed 16/22

Clock Cycle 1473:
Completed 17/22

Clock Cycle 1474:
Completed 18/22

Clock Cycle 1475:
Completed 19/22

Clock Cycle 1476:
Completed 20/22

Clock Cycle 1477:
Completed 21/22

Clock Cycle 1478:
Completed 22/22
Finished Instruction sw 1232 0 on Line 366

Clock Cycle 1479:
Started lw 1356 $t1 on Line 372
Completed 1/2

Clock Cycle 1480:
Completed 2/2
$t1 = 0
Finished Instruction lw 1356 $t1 on Line 372

Clock Cycle 1481:
Started sw 2176 4708 on Line 363
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3664 $t1 on Line 373

Clock Cycle 1482:
Completed 2/22
DRAM Request(Read) Issued for lw 3504 $t4 on Line 374

Clock Cycle 1483:
Completed 3/22

Clock Cycle 1484:
Completed 4/22

Clock Cycle 1485:
Completed 5/22

Clock Cycle 1486:
Completed 6/22

Clock Cycle 1487:
Completed 7/22

Clock Cycle 1488:
Completed 8/22

Clock Cycle 1489:
Completed 9/22

Clock Cycle 1490:
Completed 10/22

Clock Cycle 1491:
Completed 11/22

Clock Cycle 1492:
Completed 12/22

Clock Cycle 1493:
Completed 13/22

Clock Cycle 1494:
Completed 14/22

Clock Cycle 1495:
Completed 15/22

Clock Cycle 1496:
Completed 16/22

Clock Cycle 1497:
Completed 17/22

Clock Cycle 1498:
Completed 18/22

Clock Cycle 1499:
Completed 19/22

Clock Cycle 1500:
Completed 20/22

Clock Cycle 1501:
Completed 21/22

Clock Cycle 1502:
Completed 22/22
Finished Instruction sw 2176 4708 on Line 363

Clock Cycle 1503:
Started lw 3664 $t1 on Line 373
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1504:
Completed 2/22

Clock Cycle 1505:
Completed 3/22

Clock Cycle 1506:
Completed 4/22

Clock Cycle 1507:
Completed 5/22

Clock Cycle 1508:
Completed 6/22

Clock Cycle 1509:
Completed 7/22

Clock Cycle 1510:
Completed 8/22

Clock Cycle 1511:
Completed 9/22

Clock Cycle 1512:
Completed 10/22
Memory at 2176 = 4708

Clock Cycle 1513:
Completed 11/22

Clock Cycle 1514:
Completed 12/22

Clock Cycle 1515:
Completed 13/22

Clock Cycle 1516:
Completed 14/22

Clock Cycle 1517:
Completed 15/22

Clock Cycle 1518:
Completed 16/22

Clock Cycle 1519:
Completed 17/22

Clock Cycle 1520:
Completed 18/22

Clock Cycle 1521:
Completed 19/22

Clock Cycle 1522:
Completed 20/22

Clock Cycle 1523:
Completed 21/22

Clock Cycle 1524:
Completed 22/22
$t1 = 0
Finished Instruction lw 3664 $t1 on Line 373

Clock Cycle 1525:
Started lw 3504 $t4 on Line 374
Completed 1/2
DRAM Request(Write) Issued for sw 3992 0 on Line 375

Clock Cycle 1526:
Completed 2/2
$t4 = 0
Finished Instruction lw 3504 $t4 on Line 374

Clock Cycle 1527:
Started sw 3992 0 on Line 375
Completed 1/2
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 1528:
Completed 2/2
Finished Instruction sw 3992 0 on Line 375
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 1529:
slt$t4,$t1,$t3
$t4 = 1

Clock Cycle 1530:
sub$t2,$t2,$t3
$t2 = -2127

Clock Cycle 1531:
DRAM Request(Write) Issued for sw 24 2128 on Line 380

Clock Cycle 1532:
Started sw 24 2128 on Line 380
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t3,3528
$t3 = 5656

Clock Cycle 1533:
Completed 2/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 1534:
Completed 3/22
add$t1,$t0,$t3
$t1 = 5656

Clock Cycle 1535:
Completed 4/22
sub$t0,$t1,$t0
$t0 = 5656

Clock Cycle 1536:
Completed 5/22
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 1537:
Completed 6/22
add$t4,$t4,$t1
$t4 = 1

Clock Cycle 1538:
Completed 7/22
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1539:
Completed 8/22
DRAM Request(Write) Issued for sw 2512 1 on Line 388

Clock Cycle 1540:
Completed 9/22
add$t4,$t2,$t3
$t4 = -2127

Clock Cycle 1541:
Completed 10/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1542:
Completed 11/22
DRAM Request(Read) Issued for lw 2440 $t4 on Line 391

Clock Cycle 1543:
Completed 12/22
addi$t3,$t3,3608
$t3 = 3608

Clock Cycle 1544:
Completed 13/22
addi$t2,$t3,3668
$t2 = 7276

Clock Cycle 1545:
Completed 14/22

Clock Cycle 1546:
Completed 15/22

Clock Cycle 1547:
Completed 16/22

Clock Cycle 1548:
Completed 17/22

Clock Cycle 1549:
Completed 18/22

Clock Cycle 1550:
Completed 19/22

Clock Cycle 1551:
Completed 20/22

Clock Cycle 1552:
Completed 21/22

Clock Cycle 1553:
Completed 22/22
Finished Instruction sw 24 2128 on Line 380

Clock Cycle 1554:
Started sw 2512 1 on Line 388
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1555:
Completed 2/22

Clock Cycle 1556:
Completed 3/22

Clock Cycle 1557:
Completed 4/22

Clock Cycle 1558:
Completed 5/22

Clock Cycle 1559:
Completed 6/22

Clock Cycle 1560:
Completed 7/22

Clock Cycle 1561:
Completed 8/22

Clock Cycle 1562:
Completed 9/22

Clock Cycle 1563:
Completed 10/22
Memory at 24 = 2128

Clock Cycle 1564:
Completed 11/22

Clock Cycle 1565:
Completed 12/22

Clock Cycle 1566:
Completed 13/22

Clock Cycle 1567:
Completed 14/22

Clock Cycle 1568:
Completed 15/22

Clock Cycle 1569:
Completed 16/22

Clock Cycle 1570:
Completed 17/22

Clock Cycle 1571:
Completed 18/22

Clock Cycle 1572:
Completed 19/22

Clock Cycle 1573:
Completed 20/22

Clock Cycle 1574:
Completed 21/22

Clock Cycle 1575:
Completed 22/22
Finished Instruction sw 2512 1 on Line 388

Clock Cycle 1576:
Started lw 2440 $t4 on Line 391
Completed 1/2

Clock Cycle 1577:
Completed 2/2
$t4 = 0
Finished Instruction lw 2440 $t4 on Line 391

Clock Cycle 1578:
add$t4,$t3,$t0
$t4 = 9264

Clock Cycle 1579:
DRAM Request(Write) Issued for sw 776 3608 on Line 395

Clock Cycle 1580:
Started sw 776 3608 on Line 395
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add$t3,$t4,$t0
$t3 = 14920

Clock Cycle 1581:
Completed 2/22
mul$t1,$t4,$t3
$t1 = 138218880

Clock Cycle 1582:
Completed 3/22
addi$t4,$t1,548
$t4 = 138219428

Clock Cycle 1583:
Completed 4/22
DRAM Request(Read) Issued for lw 1080 $t4 on Line 399

Clock Cycle 1584:
Completed 5/22

Clock Cycle 1585:
Completed 6/22

Clock Cycle 1586:
Completed 7/22

Clock Cycle 1587:
Completed 8/22

Clock Cycle 1588:
Completed 9/22

Clock Cycle 1589:
Completed 10/22
Memory at 2512 = 1

Clock Cycle 1590:
Completed 11/22

Clock Cycle 1591:
Completed 12/22

Clock Cycle 1592:
Completed 13/22

Clock Cycle 1593:
Completed 14/22

Clock Cycle 1594:
Completed 15/22

Clock Cycle 1595:
Completed 16/22

Clock Cycle 1596:
Completed 17/22

Clock Cycle 1597:
Completed 18/22

Clock Cycle 1598:
Completed 19/22

Clock Cycle 1599:
Completed 20/22

Clock Cycle 1600:
Completed 21/22

Clock Cycle 1601:
Completed 22/22
Finished Instruction sw 776 3608 on Line 395

Clock Cycle 1602:
Started lw 1080 $t4 on Line 399
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1603:
Completed 2/22

Clock Cycle 1604:
Completed 3/22

Clock Cycle 1605:
Completed 4/22

Clock Cycle 1606:
Completed 5/22

Clock Cycle 1607:
Completed 6/22

Clock Cycle 1608:
Completed 7/22

Clock Cycle 1609:
Completed 8/22

Clock Cycle 1610:
Completed 9/22

Clock Cycle 1611:
Completed 10/22
Memory at 776 = 3608

Clock Cycle 1612:
Completed 11/22

Clock Cycle 1613:
Completed 12/22

Clock Cycle 1614:
Completed 13/22

Clock Cycle 1615:
Completed 14/22

Clock Cycle 1616:
Completed 15/22

Clock Cycle 1617:
Completed 16/22

Clock Cycle 1618:
Completed 17/22

Clock Cycle 1619:
Completed 18/22

Clock Cycle 1620:
Completed 19/22

Clock Cycle 1621:
Completed 20/22

Clock Cycle 1622:
Completed 21/22

Clock Cycle 1623:
Completed 22/22
$t4 = 0
Finished Instruction lw 1080 $t4 on Line 399

Clock Cycle 1624:
DRAM Request(Read) Issued for lw 3252 $t4 on Line 400

Clock Cycle 1625:
Started lw 3252 $t4 on Line 400
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 608 $t2 on Line 401

Clock Cycle 1626:
Completed 2/12
addi$t3,$t1,1524
$t3 = 138220404

Clock Cycle 1627:
Completed 3/12

Clock Cycle 1628:
Completed 4/12

Clock Cycle 1629:
Completed 5/12

Clock Cycle 1630:
Completed 6/12

Clock Cycle 1631:
Completed 7/12

Clock Cycle 1632:
Completed 8/12

Clock Cycle 1633:
Completed 9/12

Clock Cycle 1634:
Completed 10/12

Clock Cycle 1635:
Completed 11/12

Clock Cycle 1636:
Completed 12/12
$t4 = 0
Finished Instruction lw 3252 $t4 on Line 400

Clock Cycle 1637:
Started lw 608 $t2 on Line 401
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul$t4,$t0,$t0
$t4 = 31990336

Clock Cycle 1638:
Completed 2/12
add$t1,$t4,$t4
$t1 = 63980672

Clock Cycle 1639:
Completed 3/12

Clock Cycle 1640:
Completed 4/12

Clock Cycle 1641:
Completed 5/12

Clock Cycle 1642:
Completed 6/12

Clock Cycle 1643:
Completed 7/12

Clock Cycle 1644:
Completed 8/12

Clock Cycle 1645:
Completed 9/12

Clock Cycle 1646:
Completed 10/12

Clock Cycle 1647:
Completed 11/12

Clock Cycle 1648:
Completed 12/12
$t2 = 0
Finished Instruction lw 608 $t2 on Line 401

Clock Cycle 1649:
addi$t4,$t2,2564
$t4 = 2564

Clock Cycle 1650:
DRAM Request(Write) Issued for sw 2356 0 on Line 406

Clock Cycle 1651:
Started sw 2356 0 on Line 406
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 428 63980672 on Line 407

Clock Cycle 1652:
Completed 2/12
addi$t2,$t2,3020
$t2 = 3020

Clock Cycle 1653:
Completed 3/12
add$t4,$t3,$t2
$t4 = 138223424

Clock Cycle 1654:
Completed 4/12
DRAM Request(Write) Issued for sw 3440 138223424 on Line 410

Clock Cycle 1655:
Completed 5/12
sub$t0,$t3,$t1
$t0 = 74239732

Clock Cycle 1656:
Completed 6/12
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 1657:
Completed 7/12
sub$t3,$t4,$t1
$t3 = 74242752

Clock Cycle 1658:
Completed 8/12
mul$t4,$t0,$t3
$t4 = 415694592

Clock Cycle 1659:
Completed 9/12
DRAM Request(Read) Issued for lw 1924 $t0 on Line 415

Clock Cycle 1660:
Completed 10/12

Clock Cycle 1661:
Completed 11/12

Clock Cycle 1662:
Completed 12/12
Finished Instruction sw 2356 0 on Line 406

Clock Cycle 1663:
Started lw 1924 $t0 on Line 415
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1664:
Completed 2/22

Clock Cycle 1665:
Completed 3/22

Clock Cycle 1666:
Completed 4/22

Clock Cycle 1667:
Completed 5/22

Clock Cycle 1668:
Completed 6/22

Clock Cycle 1669:
Completed 7/22

Clock Cycle 1670:
Completed 8/22

Clock Cycle 1671:
Completed 9/22

Clock Cycle 1672:
Completed 10/22

Clock Cycle 1673:
Completed 11/22

Clock Cycle 1674:
Completed 12/22

Clock Cycle 1675:
Completed 13/22

Clock Cycle 1676:
Completed 14/22

Clock Cycle 1677:
Completed 15/22

Clock Cycle 1678:
Completed 16/22

Clock Cycle 1679:
Completed 17/22

Clock Cycle 1680:
Completed 18/22

Clock Cycle 1681:
Completed 19/22

Clock Cycle 1682:
Completed 20/22

Clock Cycle 1683:
Completed 21/22

Clock Cycle 1684:
Completed 22/22
$t0 = 0
Finished Instruction lw 1924 $t0 on Line 415

Clock Cycle 1685:
Started sw 428 63980672 on Line 407
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 1686:
Completed 2/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1687:
Completed 3/12
sub$t3,$t0,$t1
$t3 = -63980672

Clock Cycle 1688:
Completed 4/12
addi$t0,$t0,792
$t0 = 792

Clock Cycle 1689:
Completed 5/12
sub$t2,$t1,$t0
$t2 = 63979880

Clock Cycle 1690:
Completed 6/12
addi$t1,$t4,2784
$t1 = 415697376

Clock Cycle 1691:
Completed 7/12
add$t4,$t4,$t0
$t4 = 415695384

Clock Cycle 1692:
Completed 8/12
DRAM Request(Read) Issued for lw 2828 $t4 on Line 423

Clock Cycle 1693:
Completed 9/12
DRAM Request(Read) Issued for lw 1180 $t0 on Line 424

Clock Cycle 1694:
Completed 10/12
slt$t2,$t1,$t3
$t2 = 0

Clock Cycle 1695:
Completed 11/12

Clock Cycle 1696:
Completed 12/12
Finished Instruction sw 428 63980672 on Line 407

Clock Cycle 1697:
Started lw 1180 $t0 on Line 424
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1698:
Completed 2/22

Clock Cycle 1699:
Completed 3/22

Clock Cycle 1700:
Completed 4/22

Clock Cycle 1701:
Completed 5/22

Clock Cycle 1702:
Completed 6/22

Clock Cycle 1703:
Completed 7/22

Clock Cycle 1704:
Completed 8/22

Clock Cycle 1705:
Completed 9/22

Clock Cycle 1706:
Completed 10/22
Memory at 428 = 63980672

Clock Cycle 1707:
Completed 11/22

Clock Cycle 1708:
Completed 12/22

Clock Cycle 1709:
Completed 13/22

Clock Cycle 1710:
Completed 14/22

Clock Cycle 1711:
Completed 15/22

Clock Cycle 1712:
Completed 16/22

Clock Cycle 1713:
Completed 17/22

Clock Cycle 1714:
Completed 18/22

Clock Cycle 1715:
Completed 19/22

Clock Cycle 1716:
Completed 20/22

Clock Cycle 1717:
Completed 21/22

Clock Cycle 1718:
Completed 22/22
$t0 = 0
Finished Instruction lw 1180 $t0 on Line 424

Clock Cycle 1719:
Started sw 3440 138223424 on Line 410
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t0,$t3,$t1
$t0 = -479678048

Clock Cycle 1720:
Completed 2/12
addi$t3,$t1,1812
$t3 = 415699188

Clock Cycle 1721:
Completed 3/12
DRAM Request(Write) Issued for sw 156 415697376 on Line 428

Clock Cycle 1722:
Completed 4/12
DRAM Request(Write) Issued for sw 1520 -479678048 on Line 429

Clock Cycle 1723:
Completed 5/12

Clock Cycle 1724:
Completed 6/12

Clock Cycle 1725:
Completed 7/12

Clock Cycle 1726:
Completed 8/12

Clock Cycle 1727:
Completed 9/12

Clock Cycle 1728:
Completed 10/12

Clock Cycle 1729:
Completed 11/12

Clock Cycle 1730:
Completed 12/12
Finished Instruction sw 3440 138223424 on Line 410

Clock Cycle 1731:
Started lw 2828 $t4 on Line 423
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1732:
Completed 2/22

Clock Cycle 1733:
Completed 3/22

Clock Cycle 1734:
Completed 4/22

Clock Cycle 1735:
Completed 5/22

Clock Cycle 1736:
Completed 6/22

Clock Cycle 1737:
Completed 7/22

Clock Cycle 1738:
Completed 8/22

Clock Cycle 1739:
Completed 9/22

Clock Cycle 1740:
Completed 10/22
Memory at 3440 = 138223424

Clock Cycle 1741:
Completed 11/22

Clock Cycle 1742:
Completed 12/22

Clock Cycle 1743:
Completed 13/22

Clock Cycle 1744:
Completed 14/22

Clock Cycle 1745:
Completed 15/22

Clock Cycle 1746:
Completed 16/22

Clock Cycle 1747:
Completed 17/22

Clock Cycle 1748:
Completed 18/22

Clock Cycle 1749:
Completed 19/22

Clock Cycle 1750:
Completed 20/22

Clock Cycle 1751:
Completed 21/22

Clock Cycle 1752:
Completed 22/22
$t4 = 0
Finished Instruction lw 2828 $t4 on Line 423

Clock Cycle 1753:
Started sw 156 415697376 on Line 428
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 1754:
Completed 2/12
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 1755:
Completed 3/12
DRAM Request(Write) Issued for sw 2188 -479678048 on Line 432

Clock Cycle 1756:
Completed 4/12
addi$t3,$t2,1476
$t3 = 1476

Clock Cycle 1757:
Completed 5/12
DRAM Request(Write) Issued for sw 1448 0 on Line 434

Clock Cycle 1758:
Completed 6/12
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 1759:
Completed 7/12
addi$t3,$t1,384
$t3 = 415697760

Clock Cycle 1760:
Completed 8/12
DRAM Request(Write) Issued for sw 1896 415697760 on Line 437

Clock Cycle 1761:
Completed 9/12
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 1762:
Completed 10/12
addi$t4,$t0,3736
$t4 = -479674312

Clock Cycle 1763:
Completed 11/12
add$t0,$t4,$t1
$t0 = -63976936

Clock Cycle 1764:
Completed 12/12
Finished Instruction sw 156 415697376 on Line 428
add$t0,$t0,$t2
$t0 = -63976936

Clock Cycle 1765:
Started sw 1520 -479678048 on Line 429
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t4,$t1,$t0
$t4 = 351720440

Clock Cycle 1766:
Completed 2/22
slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1767:
Completed 3/22
DRAM Request(Read) Issued for lw 1536 $t0 on Line 444

Clock Cycle 1768:
Completed 4/22

Clock Cycle 1769:
Completed 5/22

Clock Cycle 1770:
Completed 6/22

Clock Cycle 1771:
Completed 7/22

Clock Cycle 1772:
Completed 8/22

Clock Cycle 1773:
Completed 9/22

Clock Cycle 1774:
Completed 10/22
Memory at 156 = 415697376

Clock Cycle 1775:
Completed 11/22

Clock Cycle 1776:
Completed 12/22

Clock Cycle 1777:
Completed 13/22

Clock Cycle 1778:
Completed 14/22

Clock Cycle 1779:
Completed 15/22

Clock Cycle 1780:
Completed 16/22

Clock Cycle 1781:
Completed 17/22

Clock Cycle 1782:
Completed 18/22

Clock Cycle 1783:
Completed 19/22

Clock Cycle 1784:
Completed 20/22

Clock Cycle 1785:
Completed 21/22

Clock Cycle 1786:
Completed 22/22
Finished Instruction sw 1520 -479678048 on Line 429

Clock Cycle 1787:
Started lw 1536 $t0 on Line 444
Completed 1/2

Clock Cycle 1788:
Completed 2/2
$t0 = 0
Finished Instruction lw 1536 $t0 on Line 444

Clock Cycle 1789:
Started sw 1448 0 on Line 434
Completed 1/2
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 1790:
Completed 2/2
Finished Instruction sw 1448 0 on Line 434
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 1791:
Started sw 1896 415697760 on Line 437
Completed 1/2
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 1792:
Completed 2/2
Finished Instruction sw 1896 415697760 on Line 437
addi$t2,$t4,248
$t2 = 351720688

Clock Cycle 1793:
Started sw 2188 -479678048 on Line 432
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3280 0 on Line 449

Clock Cycle 1794:
Completed 2/22
add$t3,$t1,$t2
$t3 = 351720688

Clock Cycle 1795:
Completed 3/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 1796:
Completed 4/22
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 1797:
Completed 5/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1798:
Completed 6/22
sub$t3,$t1,$t3
$t3 = -351720687

Clock Cycle 1799:
Completed 7/22
mul$t3,$t0,$t0
$t3 = 1

Clock Cycle 1800:
Completed 8/22
add$t2,$t3,$t0
$t2 = 2

Clock Cycle 1801:
Completed 9/22
DRAM Request(Read) Issued for lw 1640 $t4 on Line 457

Clock Cycle 1802:
Completed 10/22
Memory at 1448 = 0
Memory at 1520 = -479678048
Memory at 1896 = 415697760
add$t3,$t1,$t3
$t3 = 2

Clock Cycle 1803:
Completed 11/22

Clock Cycle 1804:
Completed 12/22

Clock Cycle 1805:
Completed 13/22

Clock Cycle 1806:
Completed 14/22

Clock Cycle 1807:
Completed 15/22

Clock Cycle 1808:
Completed 16/22

Clock Cycle 1809:
Completed 17/22

Clock Cycle 1810:
Completed 18/22

Clock Cycle 1811:
Completed 19/22

Clock Cycle 1812:
Completed 20/22

Clock Cycle 1813:
Completed 21/22

Clock Cycle 1814:
Completed 22/22
Finished Instruction sw 2188 -479678048 on Line 432

Clock Cycle 1815:
Started lw 1640 $t4 on Line 457
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1816:
Completed 2/22

Clock Cycle 1817:
Completed 3/22

Clock Cycle 1818:
Completed 4/22

Clock Cycle 1819:
Completed 5/22

Clock Cycle 1820:
Completed 6/22

Clock Cycle 1821:
Completed 7/22

Clock Cycle 1822:
Completed 8/22

Clock Cycle 1823:
Completed 9/22

Clock Cycle 1824:
Completed 10/22
Memory at 2188 = -479678048

Clock Cycle 1825:
Completed 11/22

Clock Cycle 1826:
Completed 12/22

Clock Cycle 1827:
Completed 13/22

Clock Cycle 1828:
Completed 14/22

Clock Cycle 1829:
Completed 15/22

Clock Cycle 1830:
Completed 16/22

Clock Cycle 1831:
Completed 17/22

Clock Cycle 1832:
Completed 18/22

Clock Cycle 1833:
Completed 19/22

Clock Cycle 1834:
Completed 20/22

Clock Cycle 1835:
Completed 21/22

Clock Cycle 1836:
Completed 22/22
$t4 = 0
Finished Instruction lw 1640 $t4 on Line 457

Clock Cycle 1837:
Started sw 3280 0 on Line 449
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 1838:
Completed 2/12
DRAM Request(Write) Issued for sw 2504 1 on Line 460

Clock Cycle 1839:
Completed 3/12
DRAM Request(Read) Issued for lw 2524 $t1 on Line 461

Clock Cycle 1840:
Completed 4/12

Clock Cycle 1841:
Completed 5/12

Clock Cycle 1842:
Completed 6/12

Clock Cycle 1843:
Completed 7/12

Clock Cycle 1844:
Completed 8/12

Clock Cycle 1845:
Completed 9/12

Clock Cycle 1846:
Completed 10/12

Clock Cycle 1847:
Completed 11/12

Clock Cycle 1848:
Completed 12/12
Finished Instruction sw 3280 0 on Line 449

Clock Cycle 1849:
Started sw 2504 1 on Line 460
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1850:
Completed 2/22

Clock Cycle 1851:
Completed 3/22

Clock Cycle 1852:
Completed 4/22

Clock Cycle 1853:
Completed 5/22

Clock Cycle 1854:
Completed 6/22

Clock Cycle 1855:
Completed 7/22

Clock Cycle 1856:
Completed 8/22

Clock Cycle 1857:
Completed 9/22

Clock Cycle 1858:
Completed 10/22

Clock Cycle 1859:
Completed 11/22

Clock Cycle 1860:
Completed 12/22

Clock Cycle 1861:
Completed 13/22

Clock Cycle 1862:
Completed 14/22

Clock Cycle 1863:
Completed 15/22

Clock Cycle 1864:
Completed 16/22

Clock Cycle 1865:
Completed 17/22

Clock Cycle 1866:
Completed 18/22

Clock Cycle 1867:
Completed 19/22

Clock Cycle 1868:
Completed 20/22

Clock Cycle 1869:
Completed 21/22

Clock Cycle 1870:
Completed 22/22
Finished Instruction sw 2504 1 on Line 460

Clock Cycle 1871:
Started lw 2524 $t1 on Line 461
Completed 1/2

Clock Cycle 1872:
Completed 2/2
$t1 = 0
Finished Instruction lw 2524 $t1 on Line 461

Clock Cycle 1873:
mul$t0,$t0,$t1
$t0 = 0

Clock Cycle 1874:
DRAM Request(Write) Issued for sw 3836 0 on Line 463

Clock Cycle 1875:
Started sw 3836 0 on Line 463
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1876:
Completed 2/22
DRAM Request(Write) Issued for sw 2824 0 on Line 465

Clock Cycle 1877:
Completed 3/22
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 1878:
Completed 4/22
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 1879:
Completed 5/22
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1880:
Completed 6/22
DRAM Request(Read) Issued for lw 3676 $t0 on Line 469

Clock Cycle 1881:
Completed 7/22
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1882:
Completed 8/22

Clock Cycle 1883:
Completed 9/22

Clock Cycle 1884:
Completed 10/22
Memory at 2504 = 1

Clock Cycle 1885:
Completed 11/22

Clock Cycle 1886:
Completed 12/22

Clock Cycle 1887:
Completed 13/22

Clock Cycle 1888:
Completed 14/22

Clock Cycle 1889:
Completed 15/22

Clock Cycle 1890:
Completed 16/22

Clock Cycle 1891:
Completed 17/22

Clock Cycle 1892:
Completed 18/22

Clock Cycle 1893:
Completed 19/22

Clock Cycle 1894:
Completed 20/22

Clock Cycle 1895:
Completed 21/22

Clock Cycle 1896:
Completed 22/22
Finished Instruction sw 3836 0 on Line 463

Clock Cycle 1897:
Started lw 3676 $t0 on Line 469
Completed 1/2

Clock Cycle 1898:
Completed 2/2
$t0 = 0
Finished Instruction lw 3676 $t0 on Line 469

Clock Cycle 1899:
Started sw 2824 0 on Line 465
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1900:
Completed 2/22
addi$t0,$t0,2288
$t0 = 2288

Clock Cycle 1901:
Completed 3/22
DRAM Request(Write) Issued for sw 2552 0 on Line 473

Clock Cycle 1902:
Completed 4/22
add$t4,$t3,$t1
$t4 = 0

Clock Cycle 1903:
Completed 5/22
add$t1,$t2,$t4
$t1 = 0

Clock Cycle 1904:
Completed 6/22
addi$t3,$t2,1812
$t3 = 1812

Clock Cycle 1905:
Completed 7/22
addi$t4,$t2,1424
$t4 = 1424

Clock Cycle 1906:
Completed 8/22
slt$t2,$t1,$t0
$t2 = 1

Clock Cycle 1907:
Completed 9/22
sub$t1,$t2,$t1
$t1 = 1

Clock Cycle 1908:
Completed 10/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1909:
Completed 11/22
add$t3,$t0,$t3
$t3 = 1812

Clock Cycle 1910:
Completed 12/22
DRAM Request(Read) Issued for lw 3140 $t0 on Line 482

Clock Cycle 1911:
Completed 13/22
addi$t2,$t3,2868
$t2 = 4680

Clock Cycle 1912:
Completed 14/22
addi$t1,$t1,840
$t1 = 841

Clock Cycle 1913:
Completed 15/22

Clock Cycle 1914:
Completed 16/22

Clock Cycle 1915:
Completed 17/22

Clock Cycle 1916:
Completed 18/22

Clock Cycle 1917:
Completed 19/22

Clock Cycle 1918:
Completed 20/22

Clock Cycle 1919:
Completed 21/22

Clock Cycle 1920:
Completed 22/22
Finished Instruction sw 2824 0 on Line 465

Clock Cycle 1921:
Started sw 2552 0 on Line 473
Completed 1/2

Clock Cycle 1922:
Completed 2/2
Finished Instruction sw 2552 0 on Line 473

Clock Cycle 1923:
Started lw 3140 $t0 on Line 482
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1924:
Completed 2/22

Clock Cycle 1925:
Completed 3/22

Clock Cycle 1926:
Completed 4/22

Clock Cycle 1927:
Completed 5/22

Clock Cycle 1928:
Completed 6/22

Clock Cycle 1929:
Completed 7/22

Clock Cycle 1930:
Completed 8/22

Clock Cycle 1931:
Completed 9/22

Clock Cycle 1932:
Completed 10/22

Clock Cycle 1933:
Completed 11/22

Clock Cycle 1934:
Completed 12/22

Clock Cycle 1935:
Completed 13/22

Clock Cycle 1936:
Completed 14/22

Clock Cycle 1937:
Completed 15/22

Clock Cycle 1938:
Completed 16/22

Clock Cycle 1939:
Completed 17/22

Clock Cycle 1940:
Completed 18/22

Clock Cycle 1941:
Completed 19/22

Clock Cycle 1942:
Completed 20/22

Clock Cycle 1943:
Completed 21/22

Clock Cycle 1944:
Completed 22/22
$t0 = 0
Finished Instruction lw 3140 $t0 on Line 482

Clock Cycle 1945:
slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 1946:
sub$t4,$t2,$t0
$t4 = 4680

Clock Cycle 1947:
sub$t1,$t0,$t3
$t1 = -1812

Clock Cycle 1948:
addi$t2,$t3,1632
$t2 = 3444

Clock Cycle 1949:
add$t3,$t4,$t2
$t3 = 8124

Clock Cycle 1950:
mul$t1,$t2,$t2
$t1 = 11861136

Clock Cycle 1951:
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 1952:
DRAM Request(Read) Issued for lw 3080 $t3 on Line 492

Clock Cycle 1953:
Started lw 3080 $t3 on Line 492
Completed 1/2
DRAM Request(Write) Issued for sw 2132 4680 on Line 493

Clock Cycle 1954:
Completed 2/2
$t3 = 0
Finished Instruction lw 3080 $t3 on Line 492
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1955:
Started sw 2132 4680 on Line 493
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3312 0 on Line 495

Clock Cycle 1956:
Completed 2/12
DRAM Request(Write) Issued for sw 3564 0 on Line 496

Clock Cycle 1957:
Completed 3/12
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 1958:
Completed 4/12
mul$t3,$t4,$t4
$t3 = 0

Clock Cycle 1959:
Completed 5/12
DRAM Request(Write) Issued for sw 2900 0 on Line 499

Clock Cycle 1960:
Completed 6/12
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 1961:
Completed 7/12
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 1962:
Completed 8/12
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 1963:
Completed 9/12
DRAM Request(Read) Issued for lw 1752 $t2 on Line 503

Clock Cycle 1964:
Completed 10/12
DRAM Request(Write) Issued for sw 416 0 on Line 504

Clock Cycle 1965:
Completed 11/12
DRAM Request(Write) Issued for sw 3932 0 on Line 505

Clock Cycle 1966:
Completed 12/12
Finished Instruction sw 2132 4680 on Line 493

Clock Cycle 1967:
Started sw 2900 0 on Line 499
Completed 1/2

Clock Cycle 1968:
Completed 2/2
Finished Instruction sw 2900 0 on Line 499

Clock Cycle 1969:
Started lw 1752 $t2 on Line 503
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1970:
Completed 2/22

Clock Cycle 1971:
Completed 3/22

Clock Cycle 1972:
Completed 4/22

Clock Cycle 1973:
Completed 5/22

Clock Cycle 1974:
Completed 6/22

Clock Cycle 1975:
Completed 7/22

Clock Cycle 1976:
Completed 8/22

Clock Cycle 1977:
Completed 9/22

Clock Cycle 1978:
Completed 10/22
Memory at 2132 = 4680

Clock Cycle 1979:
Completed 11/22

Clock Cycle 1980:
Completed 12/22

Clock Cycle 1981:
Completed 13/22

Clock Cycle 1982:
Completed 14/22

Clock Cycle 1983:
Completed 15/22

Clock Cycle 1984:
Completed 16/22

Clock Cycle 1985:
Completed 17/22

Clock Cycle 1986:
Completed 18/22

Clock Cycle 1987:
Completed 19/22

Clock Cycle 1988:
Completed 20/22

Clock Cycle 1989:
Completed 21/22

Clock Cycle 1990:
Completed 22/22
$t2 = 0
Finished Instruction lw 1752 $t2 on Line 503

Clock Cycle 1991:
Started sw 3312 0 on Line 495
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 1992:
Completed 2/12
addi$t3,$t3,2688
$t3 = 2688

Clock Cycle 1993:
Completed 3/12
DRAM Request(Write) Issued for sw 428 2688 on Line 508

Clock Cycle 1994:
Completed 4/12
sub$t3,$t3,$t1
$t3 = 2688

Clock Cycle 1995:
Completed 5/12
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 1996:
Completed 6/12
add$t2,$t4,$t2
$t2 = 0

Clock Cycle 1997:
Completed 7/12
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 1998:
Completed 8/12
DRAM Request(Write) Issued for sw 2360 0 on Line 513

Clock Cycle 1999:
Completed 9/12
DRAM Request(Write) Issued for sw 3084 0 on Line 514

Clock Cycle 2000:
Completed 10/12
mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 2001:
Completed 11/12
DRAM Request(Read) Issued for lw 1612 $t2 on Line 516

Clock Cycle 2002:
Completed 12/12
Finished Instruction sw 3312 0 on Line 495
DRAM Request(Read) Issued for lw 156 $t0 on Line 517

Clock Cycle 2003:
Started sw 3564 0 on Line 496
Completed 1/2
DRAM Request(Read) Issued for lw 348 $t3 on Line 518

Clock Cycle 2004:
Completed 2/2
Finished Instruction sw 3564 0 on Line 496

Clock Cycle 2005:
Started sw 3932 0 on Line 505
Completed 1/2

Clock Cycle 2006:
Completed 2/2
Finished Instruction sw 3932 0 on Line 505

Clock Cycle 2007:
Started sw 3084 0 on Line 514
Completed 1/2

Clock Cycle 2008:
Completed 2/2
Finished Instruction sw 3084 0 on Line 514

Clock Cycle 2009:
Started sw 416 0 on Line 504
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2010:
Completed 2/22

Clock Cycle 2011:
Completed 3/22

Clock Cycle 2012:
Completed 4/22

Clock Cycle 2013:
Completed 5/22

Clock Cycle 2014:
Completed 6/22

Clock Cycle 2015:
Completed 7/22

Clock Cycle 2016:
Completed 8/22

Clock Cycle 2017:
Completed 9/22

Clock Cycle 2018:
Completed 10/22

Clock Cycle 2019:
Completed 11/22

Clock Cycle 2020:
Completed 12/22

Clock Cycle 2021:
Completed 13/22

Clock Cycle 2022:
Completed 14/22

Clock Cycle 2023:
Completed 15/22

Clock Cycle 2024:
Completed 16/22

Clock Cycle 2025:
Completed 17/22

Clock Cycle 2026:
Completed 18/22

Clock Cycle 2027:
Completed 19/22

Clock Cycle 2028:
Completed 20/22

Clock Cycle 2029:
Completed 21/22

Clock Cycle 2030:
Completed 22/22
Finished Instruction sw 416 0 on Line 504

Clock Cycle 2031:
Started lw 156 $t0 on Line 517
Completed 1/2

Clock Cycle 2032:
Completed 2/2
$t0 = 415697376
Finished Instruction lw 156 $t0 on Line 517

Clock Cycle 2033:
Started sw 428 2688 on Line 508
Completed 1/2
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 2034:
Completed 2/2
Finished Instruction sw 428 2688 on Line 508

Clock Cycle 2035:
Started lw 348 $t3 on Line 518
Completed 1/2

Clock Cycle 2036:
Completed 2/2
$t3 = 0
Finished Instruction lw 348 $t3 on Line 518

Clock Cycle 2037:
Started sw 2360 0 on Line 513
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2038:
Completed 2/22

Clock Cycle 2039:
Completed 3/22

Clock Cycle 2040:
Completed 4/22

Clock Cycle 2041:
Completed 5/22

Clock Cycle 2042:
Completed 6/22

Clock Cycle 2043:
Completed 7/22

Clock Cycle 2044:
Completed 8/22

Clock Cycle 2045:
Completed 9/22

Clock Cycle 2046:
Completed 10/22
Memory at 428 = 2688

Clock Cycle 2047:
Completed 11/22

Clock Cycle 2048:
Completed 12/22

Clock Cycle 2049:
Completed 13/22

Clock Cycle 2050:
Completed 14/22

Clock Cycle 2051:
Completed 15/22

Clock Cycle 2052:
Completed 16/22

Clock Cycle 2053:
Completed 17/22

Clock Cycle 2054:
Completed 18/22

Clock Cycle 2055:
Completed 19/22

Clock Cycle 2056:
Completed 20/22

Clock Cycle 2057:
Completed 21/22

Clock Cycle 2058:
Completed 22/22
Finished Instruction sw 2360 0 on Line 513

Clock Cycle 2059:
Started lw 1612 $t2 on Line 516
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2060:
Completed 2/22

Clock Cycle 2061:
Completed 3/22

Clock Cycle 2062:
Completed 4/22

Clock Cycle 2063:
Completed 5/22

Clock Cycle 2064:
Completed 6/22

Clock Cycle 2065:
Completed 7/22

Clock Cycle 2066:
Completed 8/22

Clock Cycle 2067:
Completed 9/22

Clock Cycle 2068:
Completed 10/22

Clock Cycle 2069:
Completed 11/22

Clock Cycle 2070:
Completed 12/22

Clock Cycle 2071:
Completed 13/22

Clock Cycle 2072:
Completed 14/22

Clock Cycle 2073:
Completed 15/22

Clock Cycle 2074:
Completed 16/22

Clock Cycle 2075:
Completed 17/22

Clock Cycle 2076:
Completed 18/22

Clock Cycle 2077:
Completed 19/22

Clock Cycle 2078:
Completed 20/22

Clock Cycle 2079:
Completed 21/22

Clock Cycle 2080:
Completed 22/22
$t2 = 0
Finished Instruction lw 1612 $t2 on Line 516

Clock Cycle 2081:
slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 2082:
DRAM Request(Write) Issued for sw 3868 0 on Line 521

Clock Cycle 2083:
Started sw 3868 0 on Line 521
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3548 $t2 on Line 522

Clock Cycle 2084:
Completed 2/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 2085:
Completed 3/12

Clock Cycle 2086:
Completed 4/12

Clock Cycle 2087:
Completed 5/12

Clock Cycle 2088:
Completed 6/12

Clock Cycle 2089:
Completed 7/12

Clock Cycle 2090:
Completed 8/12

Clock Cycle 2091:
Completed 9/12

Clock Cycle 2092:
Completed 10/12

Clock Cycle 2093:
Completed 11/12

Clock Cycle 2094:
Completed 12/12
Finished Instruction sw 3868 0 on Line 521

Clock Cycle 2095:
Started lw 3548 $t2 on Line 522
Completed 1/2

Clock Cycle 2096:
Completed 2/2
$t2 = 0
Finished Instruction lw 3548 $t2 on Line 522

Clock Cycle 2097:
addi$t2,$t1,3292
$t2 = 3292

Clock Cycle 2098:
add$t0,$t3,$t1
$t0 = 0

Clock Cycle 2099:
DRAM Request(Write) Issued for sw 344 0 on Line 526

Clock Cycle 2100:
Started sw 344 0 on Line 526
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2101:
Completed 2/22
DRAM Request(Write) Issued for sw 2004 0 on Line 528

Clock Cycle 2102:
Completed 3/22
DRAM Request(Write) Issued for sw 372 0 on Line 529

Clock Cycle 2103:
Completed 4/22
add$t0,$t3,$t2
$t0 = 3292

Clock Cycle 2104:
Completed 5/22
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 2105:
Completed 6/22
mul$t4,$t0,$t4
$t4 = 0

Clock Cycle 2106:
Completed 7/22
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 2107:
Completed 8/22
DRAM Request(Write) Issued for sw 1692 3292 on Line 534

Clock Cycle 2108:
Completed 9/22
sub$t0,$t2,$t4
$t0 = 3292

Clock Cycle 2109:
Completed 10/22
add$t4,$t2,$t0
$t4 = 6584

Clock Cycle 2110:
Completed 11/22
DRAM Request(Read) Issued for lw 700 $t4 on Line 537

Clock Cycle 2111:
Completed 12/22
sub$t0,$t3,$t2
$t0 = -3292

Clock Cycle 2112:
Completed 13/22

Clock Cycle 2113:
Completed 14/22

Clock Cycle 2114:
Completed 15/22

Clock Cycle 2115:
Completed 16/22

Clock Cycle 2116:
Completed 17/22

Clock Cycle 2117:
Completed 18/22

Clock Cycle 2118:
Completed 19/22

Clock Cycle 2119:
Completed 20/22

Clock Cycle 2120:
Completed 21/22

Clock Cycle 2121:
Completed 22/22
Finished Instruction sw 344 0 on Line 526

Clock Cycle 2122:
Started lw 700 $t4 on Line 537
Completed 1/2

Clock Cycle 2123:
Completed 2/2
$t4 = 0
Finished Instruction lw 700 $t4 on Line 537

Clock Cycle 2124:
Started sw 372 0 on Line 529
Completed 1/2
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2125:
Completed 2/2
Finished Instruction sw 372 0 on Line 529
DRAM Request(Write) Issued for sw 1592 0 on Line 540

Clock Cycle 2126:
Started sw 2004 0 on Line 528
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3208 $t2 on Line 541

Clock Cycle 2127:
Completed 2/22

Clock Cycle 2128:
Completed 3/22

Clock Cycle 2129:
Completed 4/22

Clock Cycle 2130:
Completed 5/22

Clock Cycle 2131:
Completed 6/22

Clock Cycle 2132:
Completed 7/22

Clock Cycle 2133:
Completed 8/22

Clock Cycle 2134:
Completed 9/22

Clock Cycle 2135:
Completed 10/22

Clock Cycle 2136:
Completed 11/22

Clock Cycle 2137:
Completed 12/22

Clock Cycle 2138:
Completed 13/22

Clock Cycle 2139:
Completed 14/22

Clock Cycle 2140:
Completed 15/22

Clock Cycle 2141:
Completed 16/22

Clock Cycle 2142:
Completed 17/22

Clock Cycle 2143:
Completed 18/22

Clock Cycle 2144:
Completed 19/22

Clock Cycle 2145:
Completed 20/22

Clock Cycle 2146:
Completed 21/22

Clock Cycle 2147:
Completed 22/22
Finished Instruction sw 2004 0 on Line 528

Clock Cycle 2148:
Started sw 1692 3292 on Line 534
Completed 1/2

Clock Cycle 2149:
Completed 2/2
Finished Instruction sw 1692 3292 on Line 534

Clock Cycle 2150:
Started sw 1592 0 on Line 540
Completed 1/2

Clock Cycle 2151:
Completed 2/2
Finished Instruction sw 1592 0 on Line 540

Clock Cycle 2152:
Started lw 3208 $t2 on Line 541
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2153:
Completed 2/22

Clock Cycle 2154:
Completed 3/22

Clock Cycle 2155:
Completed 4/22

Clock Cycle 2156:
Completed 5/22

Clock Cycle 2157:
Completed 6/22

Clock Cycle 2158:
Completed 7/22

Clock Cycle 2159:
Completed 8/22

Clock Cycle 2160:
Completed 9/22

Clock Cycle 2161:
Completed 10/22
Memory at 1692 = 3292

Clock Cycle 2162:
Completed 11/22

Clock Cycle 2163:
Completed 12/22

Clock Cycle 2164:
Completed 13/22

Clock Cycle 2165:
Completed 14/22

Clock Cycle 2166:
Completed 15/22

Clock Cycle 2167:
Completed 16/22

Clock Cycle 2168:
Completed 17/22

Clock Cycle 2169:
Completed 18/22

Clock Cycle 2170:
Completed 19/22

Clock Cycle 2171:
Completed 20/22

Clock Cycle 2172:
Completed 21/22

Clock Cycle 2173:
Completed 22/22
$t2 = 0
Finished Instruction lw 3208 $t2 on Line 541

Clock Cycle 2174:
sub$t0,$t4,$t2
$t0 = 0

Clock Cycle 2175:
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 2176:
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2177:
add$t3,$t3,$t2
$t3 = 0

Clock Cycle 2178:
DRAM Request(Write) Issued for sw 3824 0 on Line 546

Clock Cycle 2179:
Started sw 3824 0 on Line 546
Completed 1/2
DRAM Request(Read) Issued for lw 396 $t2 on Line 547

Clock Cycle 2180:
Completed 2/2
Finished Instruction sw 3824 0 on Line 546
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 2181:
Started lw 396 $t2 on Line 547
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2476 $t3 on Line 549

Clock Cycle 2182:
Completed 2/22

Clock Cycle 2183:
Completed 3/22

Clock Cycle 2184:
Completed 4/22

Clock Cycle 2185:
Completed 5/22

Clock Cycle 2186:
Completed 6/22

Clock Cycle 2187:
Completed 7/22

Clock Cycle 2188:
Completed 8/22

Clock Cycle 2189:
Completed 9/22

Clock Cycle 2190:
Completed 10/22

Clock Cycle 2191:
Completed 11/22

Clock Cycle 2192:
Completed 12/22

Clock Cycle 2193:
Completed 13/22

Clock Cycle 2194:
Completed 14/22

Clock Cycle 2195:
Completed 15/22

Clock Cycle 2196:
Completed 16/22

Clock Cycle 2197:
Completed 17/22

Clock Cycle 2198:
Completed 18/22

Clock Cycle 2199:
Completed 19/22

Clock Cycle 2200:
Completed 20/22

Clock Cycle 2201:
Completed 21/22

Clock Cycle 2202:
Completed 22/22
$t2 = 0
Finished Instruction lw 396 $t2 on Line 547

Clock Cycle 2203:
Started lw 2476 $t3 on Line 549
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2204:
Completed 2/12
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 2205:
Completed 3/12

Clock Cycle 2206:
Completed 4/12

Clock Cycle 2207:
Completed 5/12

Clock Cycle 2208:
Completed 6/12

Clock Cycle 2209:
Completed 7/12

Clock Cycle 2210:
Completed 8/12

Clock Cycle 2211:
Completed 9/12

Clock Cycle 2212:
Completed 10/12

Clock Cycle 2213:
Completed 11/12

Clock Cycle 2214:
Completed 12/12
$t3 = 0
Finished Instruction lw 2476 $t3 on Line 549

Clock Cycle 2215:
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 2216:
addi$t1,$t0,3624
$t1 = 3624

Clock Cycle 2217:
add$t1,$t0,$t1
$t1 = 3624

Clock Cycle 2218:
mul$t1,$t2,$t3
$t1 = 0

Clock Cycle 2219:
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 2220:
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 2221:
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 2222:
DRAM Request(Read) Issued for lw 3236 $t3 on Line 559

Clock Cycle 2223:
Started lw 3236 $t3 on Line 559
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 980 $t4 on Line 560

Clock Cycle 2224:
Completed 2/12

Clock Cycle 2225:
Completed 3/12

Clock Cycle 2226:
Completed 4/12

Clock Cycle 2227:
Completed 5/12

Clock Cycle 2228:
Completed 6/12

Clock Cycle 2229:
Completed 7/12

Clock Cycle 2230:
Completed 8/12

Clock Cycle 2231:
Completed 9/12

Clock Cycle 2232:
Completed 10/12

Clock Cycle 2233:
Completed 11/12

Clock Cycle 2234:
Completed 12/12
$t3 = 0
Finished Instruction lw 3236 $t3 on Line 559

Clock Cycle 2235:
Started lw 980 $t4 on Line 560
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2236:
Completed 2/12

Clock Cycle 2237:
Completed 3/12

Clock Cycle 2238:
Completed 4/12

Clock Cycle 2239:
Completed 5/12

Clock Cycle 2240:
Completed 6/12

Clock Cycle 2241:
Completed 7/12

Clock Cycle 2242:
Completed 8/12

Clock Cycle 2243:
Completed 9/12

Clock Cycle 2244:
Completed 10/12

Clock Cycle 2245:
Completed 11/12

Clock Cycle 2246:
Completed 12/12
$t4 = 0
Finished Instruction lw 980 $t4 on Line 560

Clock Cycle 2247:
mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 2248:
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 2249:
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2250:
mul$t1,$t2,$t4
$t1 = 0

Clock Cycle 2251:
DRAM Request(Write) Issued for sw 824 0 on Line 565

Clock Cycle 2252:
Started sw 824 0 on Line 565
Completed 1/2
add$t4,$t3,$t4
$t4 = 0

Clock Cycle 2253:
Completed 2/2
Finished Instruction sw 824 0 on Line 565
DRAM Request(Write) Issued for sw 2656 0 on Line 567

Clock Cycle 2254:
Started sw 2656 0 on Line 567
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1724 0 on Line 568

Clock Cycle 2255:
Completed 2/22
DRAM Request(Read) Issued for lw 3864 $t3 on Line 569

Clock Cycle 2256:
Completed 3/22
add$t2,$t0,$t1
$t2 = 0

Clock Cycle 2257:
Completed 4/22
DRAM Request(Read) Issued for lw 3364 $t4 on Line 571

Clock Cycle 2258:
Completed 5/22

Clock Cycle 2259:
Completed 6/22

Clock Cycle 2260:
Completed 7/22

Clock Cycle 2261:
Completed 8/22

Clock Cycle 2262:
Completed 9/22

Clock Cycle 2263:
Completed 10/22

Clock Cycle 2264:
Completed 11/22

Clock Cycle 2265:
Completed 12/22

Clock Cycle 2266:
Completed 13/22

Clock Cycle 2267:
Completed 14/22

Clock Cycle 2268:
Completed 15/22

Clock Cycle 2269:
Completed 16/22

Clock Cycle 2270:
Completed 17/22

Clock Cycle 2271:
Completed 18/22

Clock Cycle 2272:
Completed 19/22

Clock Cycle 2273:
Completed 20/22

Clock Cycle 2274:
Completed 21/22

Clock Cycle 2275:
Completed 22/22
Finished Instruction sw 2656 0 on Line 567

Clock Cycle 2276:
Started lw 3864 $t3 on Line 569
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2277:
Completed 2/22

Clock Cycle 2278:
Completed 3/22

Clock Cycle 2279:
Completed 4/22

Clock Cycle 2280:
Completed 5/22

Clock Cycle 2281:
Completed 6/22

Clock Cycle 2282:
Completed 7/22

Clock Cycle 2283:
Completed 8/22

Clock Cycle 2284:
Completed 9/22

Clock Cycle 2285:
Completed 10/22

Clock Cycle 2286:
Completed 11/22

Clock Cycle 2287:
Completed 12/22

Clock Cycle 2288:
Completed 13/22

Clock Cycle 2289:
Completed 14/22

Clock Cycle 2290:
Completed 15/22

Clock Cycle 2291:
Completed 16/22

Clock Cycle 2292:
Completed 17/22

Clock Cycle 2293:
Completed 18/22

Clock Cycle 2294:
Completed 19/22

Clock Cycle 2295:
Completed 20/22

Clock Cycle 2296:
Completed 21/22

Clock Cycle 2297:
Completed 22/22
$t3 = 0
Finished Instruction lw 3864 $t3 on Line 569

Clock Cycle 2298:
Started lw 3364 $t4 on Line 571
Completed 1/2
DRAM Request(Write) Issued for sw 2532 0 on Line 572

Clock Cycle 2299:
Completed 2/2
$t4 = 0
Finished Instruction lw 3364 $t4 on Line 571
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2300:
Started sw 1724 0 on Line 568
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t4,1504
$t2 = 1504

Clock Cycle 2301:
Completed 2/12
DRAM Request(Write) Issued for sw 280 0 on Line 575

Clock Cycle 2302:
Completed 3/12
slt$t4,$t1,$t2
$t4 = 1

Clock Cycle 2303:
Completed 4/12
mul$t3,$t1,$t1
$t3 = 0

Clock Cycle 2304:
Completed 5/12
add$t2,$t3,$t4
$t2 = 1

Clock Cycle 2305:
Completed 6/12
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 2306:
Completed 7/12
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 2307:
Completed 8/12
sub$t3,$t4,$t3
$t3 = 1

Clock Cycle 2308:
Completed 9/12
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2309:
Completed 10/12
mul$t4,$t2,$t1
$t4 = 1

Clock Cycle 2310:
Completed 11/12
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 2311:
Completed 12/12
Finished Instruction sw 1724 0 on Line 568
mul$t4,$t3,$t0
$t4 = 0

Clock Cycle 2312:
Started sw 2532 0 on Line 572
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 2313:
Completed 2/22
mul$t2,$t3,$t3
$t2 = 1

Clock Cycle 2314:
Completed 3/22
add$t1,$t3,$t0
$t1 = 1

Clock Cycle 2315:
Completed 4/22
sub$t3,$t1,$t3
$t3 = 0

Clock Cycle 2316:
Completed 5/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2317:
Completed 6/22
addi$t2,$t4,2392
$t2 = 2392

Clock Cycle 2318:
Completed 7/22
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 2319:
Completed 8/22
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2320:
Completed 9/22
addi$t4,$t0,1868
$t4 = 1868

Clock Cycle 2321:
Completed 10/22
addi$t2,$t2,2608
$t2 = 5000

Clock Cycle 2322:
Completed 11/22
addi$t0,$t3,3932
$t0 = 3932

Clock Cycle 2323:
Completed 12/22
sub$t4,$t0,$t3
$t4 = 3932

Clock Cycle 2324:
Completed 13/22
add$t3,$t0,$t0
$t3 = 7864

Clock Cycle 2325:
Completed 14/22
add$t4,$t4,$t4
$t4 = 7864

Clock Cycle 2326:
Completed 15/22
slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 2327:
Completed 16/22
add$t2,$t3,$t4
$t2 = 15728

Clock Cycle 2328:
Completed 17/22
add$t4,$t2,$t1
$t4 = 15729

Clock Cycle 2329:
Completed 18/22
DRAM Request(Read) Issued for lw 172 $t1 on Line 603

Clock Cycle 2330:
Completed 19/22

Clock Cycle 2331:
Completed 20/22

Clock Cycle 2332:
Completed 21/22

Clock Cycle 2333:
Completed 22/22
Finished Instruction sw 2532 0 on Line 572

Clock Cycle 2334:
Started sw 280 0 on Line 575
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2335:
Completed 2/22

Clock Cycle 2336:
Completed 3/22

Clock Cycle 2337:
Completed 4/22

Clock Cycle 2338:
Completed 5/22

Clock Cycle 2339:
Completed 6/22

Clock Cycle 2340:
Completed 7/22

Clock Cycle 2341:
Completed 8/22

Clock Cycle 2342:
Completed 9/22

Clock Cycle 2343:
Completed 10/22

Clock Cycle 2344:
Completed 11/22

Clock Cycle 2345:
Completed 12/22

Clock Cycle 2346:
Completed 13/22

Clock Cycle 2347:
Completed 14/22

Clock Cycle 2348:
Completed 15/22

Clock Cycle 2349:
Completed 16/22

Clock Cycle 2350:
Completed 17/22

Clock Cycle 2351:
Completed 18/22

Clock Cycle 2352:
Completed 19/22

Clock Cycle 2353:
Completed 20/22

Clock Cycle 2354:
Completed 21/22

Clock Cycle 2355:
Completed 22/22
Finished Instruction sw 280 0 on Line 575

Clock Cycle 2356:
Started lw 172 $t1 on Line 603
Completed 1/2

Clock Cycle 2357:
Completed 2/2
$t1 = 0
Finished Instruction lw 172 $t1 on Line 603

Clock Cycle 2358:
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 2359:
sub$t0,$t0,$t3
$t0 = -3932

Clock Cycle 2360:
mul$t2,$t2,$t3
$t2 = 123684992

Clock Cycle 2361:
mul$t3,$t0,$t3
$t3 = -30921248

Clock Cycle 2362:
addi$t1,$t2,916
$t1 = 123685908

Clock Cycle 2363:
DRAM Request(Write) Issued for sw 2272 -3932 on Line 609

Clock Cycle 2364:
Started sw 2272 -3932 on Line 609
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t3,$t3,$t1
$t3 = -287173248

Clock Cycle 2365:
Completed 2/22
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 2366:
Completed 3/22
addi$t3,$t2,1660
$t3 = 123686652

Clock Cycle 2367:
Completed 4/22
addi$t4,$t3,3368
$t4 = 123690020

Clock Cycle 2368:
Completed 5/22
sub$t0,$t2,$t4
$t0 = -5028

Clock Cycle 2369:
Completed 6/22
addi$t1,$t1,856
$t1 = 123686764

Clock Cycle 2370:
Completed 7/22
DRAM Request(Write) Issued for sw 100 123686652 on Line 616

Clock Cycle 2371:
Completed 8/22
add$t3,$t3,$t2
$t3 = 247371644

Clock Cycle 2372:
Completed 9/22
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 2373:
Completed 10/22
slt$t1,$t0,$t1
$t1 = 1

Clock Cycle 2374:
Completed 11/22
DRAM Request(Write) Issued for sw 2888 123684992 on Line 620

Clock Cycle 2375:
Completed 12/22
mul$t1,$t1,$t3
$t1 = 247371644

Clock Cycle 2376:
Completed 13/22
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 2377:
Completed 14/22
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 2378:
Completed 15/22
DRAM Request(Read) Issued for lw 2296 $t3 on Line 624

Clock Cycle 2379:
Completed 16/22
DRAM Request(Read) Issued for lw 512 $t0 on Line 625

Clock Cycle 2380:
Completed 17/22

Clock Cycle 2381:
Completed 18/22

Clock Cycle 2382:
Completed 19/22

Clock Cycle 2383:
Completed 20/22

Clock Cycle 2384:
Completed 21/22

Clock Cycle 2385:
Completed 22/22
Finished Instruction sw 2272 -3932 on Line 609

Clock Cycle 2386:
Started lw 2296 $t3 on Line 624
Completed 1/2

Clock Cycle 2387:
Completed 2/2
$t3 = 0
Finished Instruction lw 2296 $t3 on Line 624

Clock Cycle 2388:
Started sw 2888 123684992 on Line 620
Completed 1/2
DRAM Request(Write) Issued for sw 1864 0 on Line 626

Clock Cycle 2389:
Completed 2/2
Finished Instruction sw 2888 123684992 on Line 620
DRAM Request(Write) Issued for sw 1088 1 on Line 627

Clock Cycle 2390:
Started sw 100 123686652 on Line 616
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 164 1 on Line 628

Clock Cycle 2391:
Completed 2/22

Clock Cycle 2392:
Completed 3/22

Clock Cycle 2393:
Completed 4/22

Clock Cycle 2394:
Completed 5/22

Clock Cycle 2395:
Completed 6/22

Clock Cycle 2396:
Completed 7/22

Clock Cycle 2397:
Completed 8/22

Clock Cycle 2398:
Completed 9/22

Clock Cycle 2399:
Completed 10/22
Memory at 2272 = -3932
Memory at 2888 = 123684992

Clock Cycle 2400:
Completed 11/22

Clock Cycle 2401:
Completed 12/22

Clock Cycle 2402:
Completed 13/22

Clock Cycle 2403:
Completed 14/22

Clock Cycle 2404:
Completed 15/22

Clock Cycle 2405:
Completed 16/22

Clock Cycle 2406:
Completed 17/22

Clock Cycle 2407:
Completed 18/22

Clock Cycle 2408:
Completed 19/22

Clock Cycle 2409:
Completed 20/22

Clock Cycle 2410:
Completed 21/22

Clock Cycle 2411:
Completed 22/22
Finished Instruction sw 100 123686652 on Line 616

Clock Cycle 2412:
Started lw 512 $t0 on Line 625
Completed 1/2

Clock Cycle 2413:
Completed 2/2
$t0 = 0
Finished Instruction lw 512 $t0 on Line 625

Clock Cycle 2414:
Started sw 164 1 on Line 628
Completed 1/2
DRAM Request(Write) Issued for sw 3076 0 on Line 629

Clock Cycle 2415:
Completed 2/2
Finished Instruction sw 164 1 on Line 628
mul$t2,$t1,$t3
$t2 = 0

Clock Cycle 2416:
Started sw 1864 0 on Line 626
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t2,2940
$t2 = 2940

Clock Cycle 2417:
Completed 2/22
DRAM Request(Read) Issued for lw 2284 $t1 on Line 632

Clock Cycle 2418:
Completed 3/22
addi$t0,$t2,3400
$t0 = 6340

Clock Cycle 2419:
Completed 4/22

Clock Cycle 2420:
Completed 5/22

Clock Cycle 2421:
Completed 6/22

Clock Cycle 2422:
Completed 7/22

Clock Cycle 2423:
Completed 8/22

Clock Cycle 2424:
Completed 9/22

Clock Cycle 2425:
Completed 10/22
Memory at 100 = 123686652
Memory at 164 = 1

Clock Cycle 2426:
Completed 11/22

Clock Cycle 2427:
Completed 12/22

Clock Cycle 2428:
Completed 13/22

Clock Cycle 2429:
Completed 14/22

Clock Cycle 2430:
Completed 15/22

Clock Cycle 2431:
Completed 16/22

Clock Cycle 2432:
Completed 17/22

Clock Cycle 2433:
Completed 18/22

Clock Cycle 2434:
Completed 19/22

Clock Cycle 2435:
Completed 20/22

Clock Cycle 2436:
Completed 21/22

Clock Cycle 2437:
Completed 22/22
Finished Instruction sw 1864 0 on Line 626

Clock Cycle 2438:
Started sw 1088 1 on Line 627
Completed 1/2

Clock Cycle 2439:
Completed 2/2
Finished Instruction sw 1088 1 on Line 627

Clock Cycle 2440:
Started lw 2284 $t1 on Line 632
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2441:
Completed 2/22

Clock Cycle 2442:
Completed 3/22

Clock Cycle 2443:
Completed 4/22

Clock Cycle 2444:
Completed 5/22

Clock Cycle 2445:
Completed 6/22

Clock Cycle 2446:
Completed 7/22

Clock Cycle 2447:
Completed 8/22

Clock Cycle 2448:
Completed 9/22

Clock Cycle 2449:
Completed 10/22
Memory at 1088 = 1

Clock Cycle 2450:
Completed 11/22

Clock Cycle 2451:
Completed 12/22

Clock Cycle 2452:
Completed 13/22

Clock Cycle 2453:
Completed 14/22

Clock Cycle 2454:
Completed 15/22

Clock Cycle 2455:
Completed 16/22

Clock Cycle 2456:
Completed 17/22

Clock Cycle 2457:
Completed 18/22

Clock Cycle 2458:
Completed 19/22

Clock Cycle 2459:
Completed 20/22

Clock Cycle 2460:
Completed 21/22

Clock Cycle 2461:
Completed 22/22
$t1 = 0
Finished Instruction lw 2284 $t1 on Line 632

Clock Cycle 2462:
Started sw 3076 0 on Line 629
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 2463:
Completed 2/12
DRAM Request(Read) Issued for lw 92 $t0 on Line 635

Clock Cycle 2464:
Completed 3/12
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2465:
Completed 4/12
DRAM Request(Write) Issued for sw 24 0 on Line 637

Clock Cycle 2466:
Completed 5/12
add$t4,$t4,$t3
$t4 = 0

Clock Cycle 2467:
Completed 6/12
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 2468:
Completed 7/12

Clock Cycle 2469:
Completed 8/12

Clock Cycle 2470:
Completed 9/12

Clock Cycle 2471:
Completed 10/12

Clock Cycle 2472:
Completed 11/12

Clock Cycle 2473:
Completed 12/12
Finished Instruction sw 3076 0 on Line 629

Clock Cycle 2474:
Started lw 92 $t0 on Line 635
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2475:
Completed 2/22

Clock Cycle 2476:
Completed 3/22

Clock Cycle 2477:
Completed 4/22

Clock Cycle 2478:
Completed 5/22

Clock Cycle 2479:
Completed 6/22

Clock Cycle 2480:
Completed 7/22

Clock Cycle 2481:
Completed 8/22

Clock Cycle 2482:
Completed 9/22

Clock Cycle 2483:
Completed 10/22

Clock Cycle 2484:
Completed 11/22

Clock Cycle 2485:
Completed 12/22

Clock Cycle 2486:
Completed 13/22

Clock Cycle 2487:
Completed 14/22

Clock Cycle 2488:
Completed 15/22

Clock Cycle 2489:
Completed 16/22

Clock Cycle 2490:
Completed 17/22

Clock Cycle 2491:
Completed 18/22

Clock Cycle 2492:
Completed 19/22

Clock Cycle 2493:
Completed 20/22

Clock Cycle 2494:
Completed 21/22

Clock Cycle 2495:
Completed 22/22
$t0 = 0
Finished Instruction lw 92 $t0 on Line 635

Clock Cycle 2496:
Started sw 24 0 on Line 637
Completed 1/2
slt$t2,$t1,$t0
$t2 = 0

Clock Cycle 2497:
Completed 2/2
Finished Instruction sw 24 0 on Line 637
DRAM Request(Read) Issued for lw 924 $t4 on Line 641

Clock Cycle 2498:
Started lw 924 $t4 on Line 641
Completed 1/2
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 2499:
Completed 2/2
$t4 = 0
Finished Instruction lw 924 $t4 on Line 641
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 2500:
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 2501:
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 2502:
add$t3,$t2,$t0
$t3 = 0

Clock Cycle 2503:
DRAM Request(Write) Issued for sw 2384 0 on Line 647

Clock Cycle 2504:
Started sw 2384 0 on Line 647
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2505:
Completed 2/22
addi$t4,$t2,396
$t4 = 396

Clock Cycle 2506:
Completed 3/22
addi$t0,$t0,1004
$t0 = 1004

Clock Cycle 2507:
Completed 4/22
addi$t1,$t1,248
$t1 = 248

Clock Cycle 2508:
Completed 5/22
sub$t0,$t0,$t4
$t0 = 608

Clock Cycle 2509:
Completed 6/22
DRAM Request(Write) Issued for sw 256 608 on Line 653

Clock Cycle 2510:
Completed 7/22
addi$t4,$t0,2276
$t4 = 2884

Clock Cycle 2511:
Completed 8/22
sub$t4,$t4,$t0
$t4 = 2276

Clock Cycle 2512:
Completed 9/22
DRAM Request(Read) Issued for lw 2968 $t4 on Line 656

Clock Cycle 2513:
Completed 10/22
Memory at 24 = 0
DRAM Request(Read) Issued for lw 3780 $t2 on Line 657

Clock Cycle 2514:
Completed 11/22

Clock Cycle 2515:
Completed 12/22

Clock Cycle 2516:
Completed 13/22

Clock Cycle 2517:
Completed 14/22

Clock Cycle 2518:
Completed 15/22

Clock Cycle 2519:
Completed 16/22

Clock Cycle 2520:
Completed 17/22

Clock Cycle 2521:
Completed 18/22

Clock Cycle 2522:
Completed 19/22

Clock Cycle 2523:
Completed 20/22

Clock Cycle 2524:
Completed 21/22

Clock Cycle 2525:
Completed 22/22
Finished Instruction sw 2384 0 on Line 647

Clock Cycle 2526:
Started lw 2968 $t4 on Line 656
Completed 1/2

Clock Cycle 2527:
Completed 2/2
$t4 = 0
Finished Instruction lw 2968 $t4 on Line 656

Clock Cycle 2528:
Started sw 256 608 on Line 653
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t4,$t1,$t1
$t4 = 61504

Clock Cycle 2529:
Completed 2/22

Clock Cycle 2530:
Completed 3/22

Clock Cycle 2531:
Completed 4/22

Clock Cycle 2532:
Completed 5/22

Clock Cycle 2533:
Completed 6/22

Clock Cycle 2534:
Completed 7/22

Clock Cycle 2535:
Completed 8/22

Clock Cycle 2536:
Completed 9/22

Clock Cycle 2537:
Completed 10/22

Clock Cycle 2538:
Completed 11/22

Clock Cycle 2539:
Completed 12/22

Clock Cycle 2540:
Completed 13/22

Clock Cycle 2541:
Completed 14/22

Clock Cycle 2542:
Completed 15/22

Clock Cycle 2543:
Completed 16/22

Clock Cycle 2544:
Completed 17/22

Clock Cycle 2545:
Completed 18/22

Clock Cycle 2546:
Completed 19/22

Clock Cycle 2547:
Completed 20/22

Clock Cycle 2548:
Completed 21/22

Clock Cycle 2549:
Completed 22/22
Finished Instruction sw 256 608 on Line 653

Clock Cycle 2550:
Started lw 3780 $t2 on Line 657
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2551:
Completed 2/22

Clock Cycle 2552:
Completed 3/22

Clock Cycle 2553:
Completed 4/22

Clock Cycle 2554:
Completed 5/22

Clock Cycle 2555:
Completed 6/22

Clock Cycle 2556:
Completed 7/22

Clock Cycle 2557:
Completed 8/22

Clock Cycle 2558:
Completed 9/22

Clock Cycle 2559:
Completed 10/22
Memory at 256 = 608

Clock Cycle 2560:
Completed 11/22

Clock Cycle 2561:
Completed 12/22

Clock Cycle 2562:
Completed 13/22

Clock Cycle 2563:
Completed 14/22

Clock Cycle 2564:
Completed 15/22

Clock Cycle 2565:
Completed 16/22

Clock Cycle 2566:
Completed 17/22

Clock Cycle 2567:
Completed 18/22

Clock Cycle 2568:
Completed 19/22

Clock Cycle 2569:
Completed 20/22

Clock Cycle 2570:
Completed 21/22

Clock Cycle 2571:
Completed 22/22
$t2 = 0
Finished Instruction lw 3780 $t2 on Line 657

Clock Cycle 2572:
sub$t2,$t0,$t3
$t2 = 608

Clock Cycle 2573:
addi$t0,$t4,3444
$t0 = 64948

Clock Cycle 2574:
addi$t0,$t1,3460
$t0 = 3708

Clock Cycle 2575:
DRAM Request(Write) Issued for sw 3612 3708 on Line 662

Clock Cycle 2576:
Started sw 3612 3708 on Line 662
Completed 1/2
add$t2,$t2,$t3
$t2 = 608

Clock Cycle 2577:
Completed 2/2
Finished Instruction sw 3612 3708 on Line 662
addi$t3,$t2,3828
$t3 = 4436

Clock Cycle 2578:
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 2579:
sub$t1,$t2,$t4
$t1 = -60896

Clock Cycle 2580:
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 2581:
DRAM Request(Read) Issued for lw 832 $t3 on Line 668

Clock Cycle 2582:
Started lw 832 $t3 on Line 668
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2583:
Completed 2/22

Clock Cycle 2584:
Completed 3/22

Clock Cycle 2585:
Completed 4/22

Clock Cycle 2586:
Completed 5/22

Clock Cycle 2587:
Completed 6/22

Clock Cycle 2588:
Completed 7/22

Clock Cycle 2589:
Completed 8/22

Clock Cycle 2590:
Completed 9/22

Clock Cycle 2591:
Completed 10/22
Memory at 3612 = 3708

Clock Cycle 2592:
Completed 11/22

Clock Cycle 2593:
Completed 12/22

Clock Cycle 2594:
Completed 13/22

Clock Cycle 2595:
Completed 14/22

Clock Cycle 2596:
Completed 15/22

Clock Cycle 2597:
Completed 16/22

Clock Cycle 2598:
Completed 17/22

Clock Cycle 2599:
Completed 18/22

Clock Cycle 2600:
Completed 19/22

Clock Cycle 2601:
Completed 20/22

Clock Cycle 2602:
Completed 21/22

Clock Cycle 2603:
Completed 22/22
$t3 = 0
Finished Instruction lw 832 $t3 on Line 668

Clock Cycle 2604:
DRAM Request(Read) Issued for lw 684 $t3 on Line 669

Clock Cycle 2605:
Started lw 684 $t3 on Line 669
Completed 1/2
sub$t4,$t2,$t1
$t4 = 61504

Clock Cycle 2606:
Completed 2/2
$t3 = 0
Finished Instruction lw 684 $t3 on Line 669

Clock Cycle 2607:
addi$t4,$t3,2564
$t4 = 2564

Clock Cycle 2608:
mul$t2,$t1,$t2
$t2 = -37024768

Clock Cycle 2609:
slt$t0,$t4,$t3
$t0 = 0

Clock Cycle 2610:
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2611:
add$t2,$t2,$t3
$t2 = -37024768

Clock Cycle 2612:
DRAM Request(Read) Issued for lw 3240 $t4 on Line 676

Clock Cycle 2613:
Started lw 3240 $t4 on Line 676
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2614:
Completed 2/12

Clock Cycle 2615:
Completed 3/12

Clock Cycle 2616:
Completed 4/12

Clock Cycle 2617:
Completed 5/12

Clock Cycle 2618:
Completed 6/12

Clock Cycle 2619:
Completed 7/12

Clock Cycle 2620:
Completed 8/12

Clock Cycle 2621:
Completed 9/12

Clock Cycle 2622:
Completed 10/12

Clock Cycle 2623:
Completed 11/12

Clock Cycle 2624:
Completed 12/12
$t4 = 0
Finished Instruction lw 3240 $t4 on Line 676

Clock Cycle 2625:
DRAM Request(Read) Issued for lw 584 $t4 on Line 677

Clock Cycle 2626:
Started lw 584 $t4 on Line 677
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2627:
Completed 2/12

Clock Cycle 2628:
Completed 3/12

Clock Cycle 2629:
Completed 4/12

Clock Cycle 2630:
Completed 5/12

Clock Cycle 2631:
Completed 6/12

Clock Cycle 2632:
Completed 7/12

Clock Cycle 2633:
Completed 8/12

Clock Cycle 2634:
Completed 9/12

Clock Cycle 2635:
Completed 10/12

Clock Cycle 2636:
Completed 11/12

Clock Cycle 2637:
Completed 12/12
$t4 = 0
Finished Instruction lw 584 $t4 on Line 677

Clock Cycle 2638:
sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 2639:
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2640:
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 2641:
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 2642:
add$t2,$t0,$t2
$t2 = 0

Clock Cycle 2643:
slt$t3,$t2,$t1
$t3 = 0

Clock Cycle 2644:
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 2645:
mul$t1,$t3,$t1
$t1 = 0

Clock Cycle 2646:
DRAM Request(Read) Issued for lw 820 $t3 on Line 686

Clock Cycle 2647:
Started lw 820 $t3 on Line 686
Completed 1/2
addi$t1,$t4,1596
$t1 = 1596

Clock Cycle 2648:
Completed 2/2
$t3 = 0
Finished Instruction lw 820 $t3 on Line 686
addi$t2,$t1,628
$t2 = 2224

Clock Cycle 2649:
sub$t4,$t4,$t2
$t4 = -2224

Clock Cycle 2650:
DRAM Request(Read) Issued for lw 860 $t2 on Line 690

Clock Cycle 2651:
Started lw 860 $t2 on Line 690
Completed 1/2

Clock Cycle 2652:
Completed 2/2
$t2 = 0
Finished Instruction lw 860 $t2 on Line 690

Clock Cycle 2653:
add$t1,$t1,$t2
$t1 = 1596

Clock Cycle 2654:
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 2655:
addi$t3,$t4,1828
$t3 = -396

Clock Cycle 2656:
DRAM Request(Read) Issued for lw 3404 $t1 on Line 694

Clock Cycle 2657:
Started lw 3404 $t1 on Line 694
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t4,$t3
$t4 = -2620

Clock Cycle 2658:
Completed 2/12
sub$t4,$t3,$t2
$t4 = -396

Clock Cycle 2659:
Completed 3/12

Clock Cycle 2660:
Completed 4/12

Clock Cycle 2661:
Completed 5/12

Clock Cycle 2662:
Completed 6/12

Clock Cycle 2663:
Completed 7/12

Clock Cycle 2664:
Completed 8/12

Clock Cycle 2665:
Completed 9/12

Clock Cycle 2666:
Completed 10/12

Clock Cycle 2667:
Completed 11/12

Clock Cycle 2668:
Completed 12/12
$t1 = 0
Finished Instruction lw 3404 $t1 on Line 694

Clock Cycle 2669:
sub$t0,$t1,$t0
$t0 = 0

Clock Cycle 2670:
DRAM Request(Read) Issued for lw 1252 $t4 on Line 698

Clock Cycle 2671:
Started lw 1252 $t4 on Line 698
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2872 0 on Line 699

Clock Cycle 2672:
Completed 2/12
DRAM Request(Read) Issued for lw 1736 $t0 on Line 700

Clock Cycle 2673:
Completed 3/12

Clock Cycle 2674:
Completed 4/12

Clock Cycle 2675:
Completed 5/12

Clock Cycle 2676:
Completed 6/12

Clock Cycle 2677:
Completed 7/12

Clock Cycle 2678:
Completed 8/12

Clock Cycle 2679:
Completed 9/12

Clock Cycle 2680:
Completed 10/12

Clock Cycle 2681:
Completed 11/12

Clock Cycle 2682:
Completed 12/12
$t4 = 0
Finished Instruction lw 1252 $t4 on Line 698

Clock Cycle 2683:
Started lw 1736 $t0 on Line 700
Completed 1/2

Clock Cycle 2684:
Completed 2/2
$t0 = 0
Finished Instruction lw 1736 $t0 on Line 700

Clock Cycle 2685:
Started sw 2872 0 on Line 699
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul$t4,$t0,$t1
$t4 = 0

Clock Cycle 2686:
Completed 2/12
mul$t1,$t3,$t3
$t1 = 156816

Clock Cycle 2687:
Completed 3/12
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2688:
Completed 4/12
addi$t1,$t2,3156
$t1 = 3156

Clock Cycle 2689:
Completed 5/12
DRAM Request(Write) Issued for sw 3688 0 on Line 705

Clock Cycle 2690:
Completed 6/12
addi$t3,$t2,856
$t3 = 856

Clock Cycle 2691:
Completed 7/12
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 2692:
Completed 8/12
DRAM Request(Write) Issued for sw 296 3156 on Line 708

Clock Cycle 2693:
Completed 9/12
add$t2,$t2,$t1
$t2 = 3156

Clock Cycle 2694:
Completed 10/12
addi$t4,$t2,1452
$t4 = 4608

Clock Cycle 2695:
Completed 11/12
DRAM Request(Write) Issued for sw 1400 4608 on Line 711

Clock Cycle 2696:
Completed 12/12
Finished Instruction sw 2872 0 on Line 699
addi$t3,$t4,1652
$t3 = 6260

Clock Cycle 2697:
Started sw 3688 0 on Line 705
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2698:
Completed 2/22
addi$t1,$t3,3524
$t1 = 9784

Clock Cycle 2699:
Completed 3/22
sub$t1,$t1,$t3
$t1 = 3524

Clock Cycle 2700:
Completed 4/22
addi$t3,$t4,3240
$t3 = 7848

Clock Cycle 2701:
Completed 5/22
add$t0,$t4,$t1
$t0 = 8132

Clock Cycle 2702:
Completed 6/22
sub$t4,$t0,$t1
$t4 = 4608

Clock Cycle 2703:
Completed 7/22
mul$t1,$t4,$t0
$t1 = 37472256

Clock Cycle 2704:
Completed 8/22
DRAM Request(Read) Issued for lw 3612 $t1 on Line 720

Clock Cycle 2705:
Completed 9/22

Clock Cycle 2706:
Completed 10/22

Clock Cycle 2707:
Completed 11/22

Clock Cycle 2708:
Completed 12/22

Clock Cycle 2709:
Completed 13/22

Clock Cycle 2710:
Completed 14/22

Clock Cycle 2711:
Completed 15/22

Clock Cycle 2712:
Completed 16/22

Clock Cycle 2713:
Completed 17/22

Clock Cycle 2714:
Completed 18/22

Clock Cycle 2715:
Completed 19/22

Clock Cycle 2716:
Completed 20/22

Clock Cycle 2717:
Completed 21/22

Clock Cycle 2718:
Completed 22/22
Finished Instruction sw 3688 0 on Line 705

Clock Cycle 2719:
Started lw 3612 $t1 on Line 720
Completed 1/2

Clock Cycle 2720:
Completed 2/2
$t1 = 3708
Finished Instruction lw 3612 $t1 on Line 720

Clock Cycle 2721:
Started sw 296 3156 on Line 708
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t1,$t1,$t4
$t1 = 17086464

Clock Cycle 2722:
Completed 2/22
add$t2,$t1,$t4
$t2 = 17091072

Clock Cycle 2723:
Completed 3/22
mul$t3,$t4,$t4
$t3 = 21233664

Clock Cycle 2724:
Completed 4/22
DRAM Request(Write) Issued for sw 1140 17091072 on Line 724

Clock Cycle 2725:
Completed 5/22
addi$t3,$t4,2868
$t3 = 7476

Clock Cycle 2726:
Completed 6/22
addi$t1,$t3,1932
$t1 = 9408

Clock Cycle 2727:
Completed 7/22
addi$t4,$t1,2400
$t4 = 11808

Clock Cycle 2728:
Completed 8/22
sub$t0,$t4,$t2
$t0 = -17079264

Clock Cycle 2729:
Completed 9/22
DRAM Request(Read) Issued for lw 2744 $t3 on Line 729

Clock Cycle 2730:
Completed 10/22
addi$t0,$t2,2040
$t0 = 17093112

Clock Cycle 2731:
Completed 11/22
add$t4,$t0,$t4
$t4 = 17104920

Clock Cycle 2732:
Completed 12/22
slt$t0,$t2,$t4
$t0 = 1

Clock Cycle 2733:
Completed 13/22

Clock Cycle 2734:
Completed 14/22

Clock Cycle 2735:
Completed 15/22

Clock Cycle 2736:
Completed 16/22

Clock Cycle 2737:
Completed 17/22

Clock Cycle 2738:
Completed 18/22

Clock Cycle 2739:
Completed 19/22

Clock Cycle 2740:
Completed 20/22

Clock Cycle 2741:
Completed 21/22

Clock Cycle 2742:
Completed 22/22
Finished Instruction sw 296 3156 on Line 708

Clock Cycle 2743:
Started lw 2744 $t3 on Line 729
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2744:
Completed 2/22

Clock Cycle 2745:
Completed 3/22

Clock Cycle 2746:
Completed 4/22

Clock Cycle 2747:
Completed 5/22

Clock Cycle 2748:
Completed 6/22

Clock Cycle 2749:
Completed 7/22

Clock Cycle 2750:
Completed 8/22

Clock Cycle 2751:
Completed 9/22

Clock Cycle 2752:
Completed 10/22
Memory at 296 = 3156

Clock Cycle 2753:
Completed 11/22

Clock Cycle 2754:
Completed 12/22

Clock Cycle 2755:
Completed 13/22

Clock Cycle 2756:
Completed 14/22

Clock Cycle 2757:
Completed 15/22

Clock Cycle 2758:
Completed 16/22

Clock Cycle 2759:
Completed 17/22

Clock Cycle 2760:
Completed 18/22

Clock Cycle 2761:
Completed 19/22

Clock Cycle 2762:
Completed 20/22

Clock Cycle 2763:
Completed 21/22

Clock Cycle 2764:
Completed 22/22
$t3 = 0
Finished Instruction lw 2744 $t3 on Line 729

Clock Cycle 2765:
Started sw 1400 4608 on Line 711
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3724 $t3 on Line 733

Clock Cycle 2766:
Completed 2/12
DRAM Request(Write) Issued for sw 612 1 on Line 734

Clock Cycle 2767:
Completed 3/12
DRAM Request(Read) Issued for lw 3864 $t1 on Line 735

Clock Cycle 2768:
Completed 4/12
addi$t0,$t0,3436
$t0 = 3437

Clock Cycle 2769:
Completed 5/12
sub$t4,$t2,$t4
$t4 = -13848

Clock Cycle 2770:
Completed 6/12

Clock Cycle 2771:
Completed 7/12

Clock Cycle 2772:
Completed 8/12

Clock Cycle 2773:
Completed 9/12

Clock Cycle 2774:
Completed 10/12

Clock Cycle 2775:
Completed 11/12

Clock Cycle 2776:
Completed 12/12
Finished Instruction sw 1400 4608 on Line 711

Clock Cycle 2777:
Started sw 1140 17091072 on Line 724
Completed 1/2

Clock Cycle 2778:
Completed 2/2
Finished Instruction sw 1140 17091072 on Line 724

Clock Cycle 2779:
Started lw 3724 $t3 on Line 733
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2780:
Completed 2/22

Clock Cycle 2781:
Completed 3/22

Clock Cycle 2782:
Completed 4/22

Clock Cycle 2783:
Completed 5/22

Clock Cycle 2784:
Completed 6/22

Clock Cycle 2785:
Completed 7/22

Clock Cycle 2786:
Completed 8/22

Clock Cycle 2787:
Completed 9/22

Clock Cycle 2788:
Completed 10/22
Memory at 1140 = 17091072
Memory at 1400 = 4608

Clock Cycle 2789:
Completed 11/22

Clock Cycle 2790:
Completed 12/22

Clock Cycle 2791:
Completed 13/22

Clock Cycle 2792:
Completed 14/22

Clock Cycle 2793:
Completed 15/22

Clock Cycle 2794:
Completed 16/22

Clock Cycle 2795:
Completed 17/22

Clock Cycle 2796:
Completed 18/22

Clock Cycle 2797:
Completed 19/22

Clock Cycle 2798:
Completed 20/22

Clock Cycle 2799:
Completed 21/22

Clock Cycle 2800:
Completed 22/22
$t3 = 0
Finished Instruction lw 3724 $t3 on Line 733

Clock Cycle 2801:
Started lw 3864 $t1 on Line 735
Completed 1/2
addi$t3,$t3,1336
$t3 = 1336

Clock Cycle 2802:
Completed 2/2
$t1 = 0
Finished Instruction lw 3864 $t1 on Line 735
addi$t2,$t0,2108
$t2 = 5545

Clock Cycle 2803:
Started sw 612 1 on Line 734
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 2804:
Completed 2/12
DRAM Request(Write) Issued for sw 976 1336 on Line 741

Clock Cycle 2805:
Completed 3/12
DRAM Request(Write) Issued for sw 3712 -13848 on Line 742

Clock Cycle 2806:
Completed 4/12
DRAM Request(Write) Issued for sw 2892 1336 on Line 743

Clock Cycle 2807:
Completed 5/12
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2808:
Completed 6/12
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2809:
Completed 7/12
sub$t2,$t0,$t1
$t2 = 3436

Clock Cycle 2810:
Completed 8/12
sub$t0,$t0,$t3
$t0 = 2101

Clock Cycle 2811:
Completed 9/12
add$t1,$t0,$t4
$t1 = -11747

Clock Cycle 2812:
Completed 10/12
sub$t2,$t4,$t3
$t2 = -15184

Clock Cycle 2813:
Completed 11/12
DRAM Request(Write) Issued for sw 2440 2101 on Line 750

Clock Cycle 2814:
Completed 12/12
Finished Instruction sw 612 1 on Line 734
DRAM Request(Write) Issued for sw 1560 -15184 on Line 751

Clock Cycle 2815:
Started sw 976 1336 on Line 741
Completed 1/2
sub$t2,$t3,$t4
$t2 = 15184

Clock Cycle 2816:
Completed 2/2
Finished Instruction sw 976 1336 on Line 741
mul$t3,$t0,$t0
$t3 = 4414201

Clock Cycle 2817:
Started sw 3712 -13848 on Line 742
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t2,$t4
$t0 = 29032

Clock Cycle 2818:
Completed 2/22
DRAM Request(Read) Issued for lw 3288 $t0 on Line 755

Clock Cycle 2819:
Completed 3/22

Clock Cycle 2820:
Completed 4/22

Clock Cycle 2821:
Completed 5/22

Clock Cycle 2822:
Completed 6/22

Clock Cycle 2823:
Completed 7/22

Clock Cycle 2824:
Completed 8/22

Clock Cycle 2825:
Completed 9/22

Clock Cycle 2826:
Completed 10/22
Memory at 612 = 1
Memory at 976 = 1336

Clock Cycle 2827:
Completed 11/22

Clock Cycle 2828:
Completed 12/22

Clock Cycle 2829:
Completed 13/22

Clock Cycle 2830:
Completed 14/22

Clock Cycle 2831:
Completed 15/22

Clock Cycle 2832:
Completed 16/22

Clock Cycle 2833:
Completed 17/22

Clock Cycle 2834:
Completed 18/22

Clock Cycle 2835:
Completed 19/22

Clock Cycle 2836:
Completed 20/22

Clock Cycle 2837:
Completed 21/22

Clock Cycle 2838:
Completed 22/22
Finished Instruction sw 3712 -13848 on Line 742

Clock Cycle 2839:
Started lw 3288 $t0 on Line 755
Completed 1/2

Clock Cycle 2840:
Completed 2/2
$t0 = 0
Finished Instruction lw 3288 $t0 on Line 755

Clock Cycle 2841:
Started sw 2892 1336 on Line 743
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2048 $t0 on Line 756

Clock Cycle 2842:
Completed 2/22

Clock Cycle 2843:
Completed 3/22

Clock Cycle 2844:
Completed 4/22

Clock Cycle 2845:
Completed 5/22

Clock Cycle 2846:
Completed 6/22

Clock Cycle 2847:
Completed 7/22

Clock Cycle 2848:
Completed 8/22

Clock Cycle 2849:
Completed 9/22

Clock Cycle 2850:
Completed 10/22
Memory at 3712 = -13848

Clock Cycle 2851:
Completed 11/22

Clock Cycle 2852:
Completed 12/22

Clock Cycle 2853:
Completed 13/22

Clock Cycle 2854:
Completed 14/22

Clock Cycle 2855:
Completed 15/22

Clock Cycle 2856:
Completed 16/22

Clock Cycle 2857:
Completed 17/22

Clock Cycle 2858:
Completed 18/22

Clock Cycle 2859:
Completed 19/22

Clock Cycle 2860:
Completed 20/22

Clock Cycle 2861:
Completed 21/22

Clock Cycle 2862:
Completed 22/22
Finished Instruction sw 2892 1336 on Line 743

Clock Cycle 2863:
Started lw 2048 $t0 on Line 756
Completed 1/2

Clock Cycle 2864:
Completed 2/2
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 756

Clock Cycle 2865:
Started sw 2440 2101 on Line 750
Completed 1/2
mul$t1,$t0,$t1
$t1 = 0

Clock Cycle 2866:
Completed 2/2
Finished Instruction sw 2440 2101 on Line 750
add$t4,$t4,$t4
$t4 = -27696

Clock Cycle 2867:
Started sw 1560 -15184 on Line 751
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t3,1956
$t2 = 4416157

Clock Cycle 2868:
Completed 2/22
DRAM Request(Read) Issued for lw 2544 $t0 on Line 760

Clock Cycle 2869:
Completed 3/22

Clock Cycle 2870:
Completed 4/22

Clock Cycle 2871:
Completed 5/22

Clock Cycle 2872:
Completed 6/22

Clock Cycle 2873:
Completed 7/22

Clock Cycle 2874:
Completed 8/22

Clock Cycle 2875:
Completed 9/22

Clock Cycle 2876:
Completed 10/22
Memory at 2440 = 2101
Memory at 2892 = 1336

Clock Cycle 2877:
Completed 11/22

Clock Cycle 2878:
Completed 12/22

Clock Cycle 2879:
Completed 13/22

Clock Cycle 2880:
Completed 14/22

Clock Cycle 2881:
Completed 15/22

Clock Cycle 2882:
Completed 16/22

Clock Cycle 2883:
Completed 17/22

Clock Cycle 2884:
Completed 18/22

Clock Cycle 2885:
Completed 19/22

Clock Cycle 2886:
Completed 20/22

Clock Cycle 2887:
Completed 21/22

Clock Cycle 2888:
Completed 22/22
Finished Instruction sw 1560 -15184 on Line 751

Clock Cycle 2889:
Started lw 2544 $t0 on Line 760
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2890:
Completed 2/22

Clock Cycle 2891:
Completed 3/22

Clock Cycle 2892:
Completed 4/22

Clock Cycle 2893:
Completed 5/22

Clock Cycle 2894:
Completed 6/22

Clock Cycle 2895:
Completed 7/22

Clock Cycle 2896:
Completed 8/22

Clock Cycle 2897:
Completed 9/22

Clock Cycle 2898:
Completed 10/22
Memory at 1560 = -15184

Clock Cycle 2899:
Completed 11/22

Clock Cycle 2900:
Completed 12/22

Clock Cycle 2901:
Completed 13/22

Clock Cycle 2902:
Completed 14/22

Clock Cycle 2903:
Completed 15/22

Clock Cycle 2904:
Completed 16/22

Clock Cycle 2905:
Completed 17/22

Clock Cycle 2906:
Completed 18/22

Clock Cycle 2907:
Completed 19/22

Clock Cycle 2908:
Completed 20/22

Clock Cycle 2909:
Completed 21/22

Clock Cycle 2910:
Completed 22/22
$t0 = 0
Finished Instruction lw 2544 $t0 on Line 760

Clock Cycle 2911:
sub$t1,$t0,$t2
$t1 = -4416157

Clock Cycle 2912:
DRAM Request(Read) Issued for lw 1876 $t2 on Line 762

Clock Cycle 2913:
Started lw 1876 $t2 on Line 762
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2914:
Completed 2/12

Clock Cycle 2915:
Completed 3/12

Clock Cycle 2916:
Completed 4/12

Clock Cycle 2917:
Completed 5/12

Clock Cycle 2918:
Completed 6/12

Clock Cycle 2919:
Completed 7/12

Clock Cycle 2920:
Completed 8/12

Clock Cycle 2921:
Completed 9/12

Clock Cycle 2922:
Completed 10/12

Clock Cycle 2923:
Completed 11/12

Clock Cycle 2924:
Completed 12/12
$t2 = 0
Finished Instruction lw 1876 $t2 on Line 762

Clock Cycle 2925:
add$t2,$t1,$t2
$t2 = -4416157

Clock Cycle 2926:
add$t0,$t2,$t0
$t0 = -4416157

Clock Cycle 2927:
addi$t3,$t4,1996
$t3 = -25700

Clock Cycle 2928:
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 2929:
add$t4,$t3,$t0
$t4 = -25700

Clock Cycle 2930:
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 2931:
DRAM Request(Read) Issued for lw 1092 $t3 on Line 769

Clock Cycle 2932:
Started lw 1092 $t3 on Line 769
Completed 1/2
DRAM Request(Write) Issued for sw 1576 0 on Line 770

Clock Cycle 2933:
Completed 2/2
$t3 = 0
Finished Instruction lw 1092 $t3 on Line 769
add$t1,$t1,$t1
$t1 = -8832314

Clock Cycle 2934:
Started sw 1576 0 on Line 770
Completed 1/2
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2935:
Completed 2/2
Finished Instruction sw 1576 0 on Line 770
DRAM Request(Read) Issued for lw 1184 $t1 on Line 773

Clock Cycle 2936:
Started lw 1184 $t1 on Line 773
Completed 1/2

Clock Cycle 2937:
Completed 2/2
$t1 = 0
Finished Instruction lw 1184 $t1 on Line 773

Clock Cycle 2938:
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2939:
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 2940:
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 2941:
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2942:
DRAM Request(Write) Issued for sw 784 0 on Line 778

Clock Cycle 2943:
Started sw 784 0 on Line 778
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1892 $t4 on Line 779

Clock Cycle 2944:
Completed 2/22
slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 2945:
Completed 3/22

Clock Cycle 2946:
Completed 4/22

Clock Cycle 2947:
Completed 5/22

Clock Cycle 2948:
Completed 6/22

Clock Cycle 2949:
Completed 7/22

Clock Cycle 2950:
Completed 8/22

Clock Cycle 2951:
Completed 9/22

Clock Cycle 2952:
Completed 10/22

Clock Cycle 2953:
Completed 11/22

Clock Cycle 2954:
Completed 12/22

Clock Cycle 2955:
Completed 13/22

Clock Cycle 2956:
Completed 14/22

Clock Cycle 2957:
Completed 15/22

Clock Cycle 2958:
Completed 16/22

Clock Cycle 2959:
Completed 17/22

Clock Cycle 2960:
Completed 18/22

Clock Cycle 2961:
Completed 19/22

Clock Cycle 2962:
Completed 20/22

Clock Cycle 2963:
Completed 21/22

Clock Cycle 2964:
Completed 22/22
Finished Instruction sw 784 0 on Line 778

Clock Cycle 2965:
Started lw 1892 $t4 on Line 779
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2966:
Completed 2/22

Clock Cycle 2967:
Completed 3/22

Clock Cycle 2968:
Completed 4/22

Clock Cycle 2969:
Completed 5/22

Clock Cycle 2970:
Completed 6/22

Clock Cycle 2971:
Completed 7/22

Clock Cycle 2972:
Completed 8/22

Clock Cycle 2973:
Completed 9/22

Clock Cycle 2974:
Completed 10/22

Clock Cycle 2975:
Completed 11/22

Clock Cycle 2976:
Completed 12/22

Clock Cycle 2977:
Completed 13/22

Clock Cycle 2978:
Completed 14/22

Clock Cycle 2979:
Completed 15/22

Clock Cycle 2980:
Completed 16/22

Clock Cycle 2981:
Completed 17/22

Clock Cycle 2982:
Completed 18/22

Clock Cycle 2983:
Completed 19/22

Clock Cycle 2984:
Completed 20/22

Clock Cycle 2985:
Completed 21/22

Clock Cycle 2986:
Completed 22/22
$t4 = 0
Finished Instruction lw 1892 $t4 on Line 779

Clock Cycle 2987:
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 2988:
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 2989:
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 2990:
addi$t1,$t1,2640
$t1 = 2640

Clock Cycle 2991:
DRAM Request(Write) Issued for sw 1908 0 on Line 785

Clock Cycle 2992:
Started sw 1908 0 on Line 785
Completed 1/2
addi$t0,$t1,2812
$t0 = 5452

Clock Cycle 2993:
Completed 2/2
Finished Instruction sw 1908 0 on Line 785
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 2994:
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 2995:
add$t3,$t1,$t1
$t3 = 5280

Clock Cycle 2996:
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 2997:
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 2998:
DRAM Request(Write) Issued for sw 2072 2640 on Line 792

Clock Cycle 2999:
Started sw 2072 2640 on Line 792
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul$t1,$t3,$t3
$t1 = 27878400

Clock Cycle 3000:
Completed 2/22
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 3001:
Completed 3/22
DRAM Request(Read) Issued for lw 2968 $t0 on Line 795

Clock Cycle 3002:
Completed 4/22
add$t4,$t3,$t2
$t4 = 5280

Clock Cycle 3003:
Completed 5/22
DRAM Request(Read) Issued for lw 1040 $t1 on Line 797

Clock Cycle 3004:
Completed 6/22

Clock Cycle 3005:
Completed 7/22

Clock Cycle 3006:
Completed 8/22

Clock Cycle 3007:
Completed 9/22

Clock Cycle 3008:
Completed 10/22

Clock Cycle 3009:
Completed 11/22

Clock Cycle 3010:
Completed 12/22

Clock Cycle 3011:
Completed 13/22

Clock Cycle 3012:
Completed 14/22

Clock Cycle 3013:
Completed 15/22

Clock Cycle 3014:
Completed 16/22

Clock Cycle 3015:
Completed 17/22

Clock Cycle 3016:
Completed 18/22

Clock Cycle 3017:
Completed 19/22

Clock Cycle 3018:
Completed 20/22

Clock Cycle 3019:
Completed 21/22

Clock Cycle 3020:
Completed 22/22
Finished Instruction sw 2072 2640 on Line 792

Clock Cycle 3021:
Started lw 2968 $t0 on Line 795
Completed 1/2

Clock Cycle 3022:
Completed 2/2
$t0 = 0
Finished Instruction lw 2968 $t0 on Line 795

Clock Cycle 3023:
Started lw 1040 $t1 on Line 797
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1312 0 on Line 798

Clock Cycle 3024:
Completed 2/22
add$t2,$t3,$t2
$t2 = 5280

Clock Cycle 3025:
Completed 3/22
DRAM Request(Read) Issued for lw 3732 $t3 on Line 800

Clock Cycle 3026:
Completed 4/22

Clock Cycle 3027:
Completed 5/22

Clock Cycle 3028:
Completed 6/22

Clock Cycle 3029:
Completed 7/22

Clock Cycle 3030:
Completed 8/22

Clock Cycle 3031:
Completed 9/22

Clock Cycle 3032:
Completed 10/22
Memory at 2072 = 2640

Clock Cycle 3033:
Completed 11/22

Clock Cycle 3034:
Completed 12/22

Clock Cycle 3035:
Completed 13/22

Clock Cycle 3036:
Completed 14/22

Clock Cycle 3037:
Completed 15/22

Clock Cycle 3038:
Completed 16/22

Clock Cycle 3039:
Completed 17/22

Clock Cycle 3040:
Completed 18/22

Clock Cycle 3041:
Completed 19/22

Clock Cycle 3042:
Completed 20/22

Clock Cycle 3043:
Completed 21/22

Clock Cycle 3044:
Completed 22/22
$t1 = 0
Finished Instruction lw 1040 $t1 on Line 797

Clock Cycle 3045:
Started sw 1312 0 on Line 798
Completed 1/2

Clock Cycle 3046:
Completed 2/2
Finished Instruction sw 1312 0 on Line 798

Clock Cycle 3047:
Started lw 3732 $t3 on Line 800
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3048:
Completed 2/22

Clock Cycle 3049:
Completed 3/22

Clock Cycle 3050:
Completed 4/22

Clock Cycle 3051:
Completed 5/22

Clock Cycle 3052:
Completed 6/22

Clock Cycle 3053:
Completed 7/22

Clock Cycle 3054:
Completed 8/22

Clock Cycle 3055:
Completed 9/22

Clock Cycle 3056:
Completed 10/22

Clock Cycle 3057:
Completed 11/22

Clock Cycle 3058:
Completed 12/22

Clock Cycle 3059:
Completed 13/22

Clock Cycle 3060:
Completed 14/22

Clock Cycle 3061:
Completed 15/22

Clock Cycle 3062:
Completed 16/22

Clock Cycle 3063:
Completed 17/22

Clock Cycle 3064:
Completed 18/22

Clock Cycle 3065:
Completed 19/22

Clock Cycle 3066:
Completed 20/22

Clock Cycle 3067:
Completed 21/22

Clock Cycle 3068:
Completed 22/22
$t3 = 0
Finished Instruction lw 3732 $t3 on Line 800

Clock Cycle 3069:
slt$t3,$t1,$t2
$t3 = 1

Clock Cycle 3070:
add$t0,$t0,$t3
$t0 = 1

Clock Cycle 3071:
sub$t0,$t0,$t2
$t0 = -5279

Clock Cycle 3072:
slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 3073:
add$t1,$t3,$t1
$t1 = 1

Clock Cycle 3074:
addi$t1,$t3,4000
$t1 = 4001

Clock Cycle 3075:
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3076:
slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 3077:
addi$t1,$t1,2584
$t1 = 2584

Clock Cycle 3078:
slt$t0,$t3,$t2
$t0 = 0

Clock Cycle 3079:
add$t1,$t0,$t3
$t1 = 0

Clock Cycle 3080:
sub$t1,$t0,$t1
$t1 = 0

Clock Cycle 3081:
DRAM Request(Read) Issued for lw 604 $t0 on Line 813

Clock Cycle 3082:
Started lw 604 $t0 on Line 813
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t3,$t2,$t1
$t3 = 0

Clock Cycle 3083:
Completed 2/12
addi$t1,$t3,1440
$t1 = 1440

Clock Cycle 3084:
Completed 3/12

Clock Cycle 3085:
Completed 4/12

Clock Cycle 3086:
Completed 5/12

Clock Cycle 3087:
Completed 6/12

Clock Cycle 3088:
Completed 7/12

Clock Cycle 3089:
Completed 8/12

Clock Cycle 3090:
Completed 9/12

Clock Cycle 3091:
Completed 10/12

Clock Cycle 3092:
Completed 11/12

Clock Cycle 3093:
Completed 12/12
$t0 = 0
Finished Instruction lw 604 $t0 on Line 813

Clock Cycle 3094:
slt$t2,$t0,$t1
$t2 = 1

Clock Cycle 3095:
mul$t0,$t4,$t4
$t0 = 27878400

Clock Cycle 3096:
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 3097:
DRAM Request(Write) Issued for sw 2120 1440 on Line 819

Clock Cycle 3098:
Started sw 2120 1440 on Line 819
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t2,$t3
$t4 = 0

Clock Cycle 3099:
Completed 2/12
sub$t0,$t0,$t2
$t0 = 27878399

Clock Cycle 3100:
Completed 3/12
DRAM Request(Write) Issued for sw 3996 1440 on Line 822

Clock Cycle 3101:
Completed 4/12
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 3102:
Completed 5/12
add$t2,$t0,$t1
$t2 = 27878399

Clock Cycle 3103:
Completed 6/12
sub$t3,$t4,$t2
$t3 = -27878399

Clock Cycle 3104:
Completed 7/12
DRAM Request(Write) Issued for sw 2704 -27878399 on Line 826

Clock Cycle 3105:
Completed 8/12
DRAM Request(Write) Issued for sw 1544 0 on Line 827

Clock Cycle 3106:
Completed 9/12
DRAM Request(Write) Issued for sw 96 -27878399 on Line 828

Clock Cycle 3107:
Completed 10/12
addi$t0,$t0,640
$t0 = 27879039

Clock Cycle 3108:
Completed 11/12
slt$t1,$t1,$t0
$t1 = 1

Clock Cycle 3109:
Completed 12/12
Finished Instruction sw 2120 1440 on Line 819
addi$t1,$t3,3556
$t1 = -27874843

Clock Cycle 3110:
Started sw 2704 -27878399 on Line 826
Completed 1/2
addi$t3,$t4,3496
$t3 = 3496

Clock Cycle 3111:
Completed 2/2
Finished Instruction sw 2704 -27878399 on Line 826
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 3112:
Started sw 3996 1440 on Line 822
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 852 $t0 on Line 834

Clock Cycle 3113:
Completed 2/22
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 3114:
Completed 3/22

Clock Cycle 3115:
Completed 4/22

Clock Cycle 3116:
Completed 5/22

Clock Cycle 3117:
Completed 6/22

Clock Cycle 3118:
Completed 7/22

Clock Cycle 3119:
Completed 8/22

Clock Cycle 3120:
Completed 9/22

Clock Cycle 3121:
Completed 10/22
Memory at 2120 = 1440
Memory at 2704 = -27878399

Clock Cycle 3122:
Completed 11/22

Clock Cycle 3123:
Completed 12/22

Clock Cycle 3124:
Completed 13/22

Clock Cycle 3125:
Completed 14/22

Clock Cycle 3126:
Completed 15/22

Clock Cycle 3127:
Completed 16/22

Clock Cycle 3128:
Completed 17/22

Clock Cycle 3129:
Completed 18/22

Clock Cycle 3130:
Completed 19/22

Clock Cycle 3131:
Completed 20/22

Clock Cycle 3132:
Completed 21/22

Clock Cycle 3133:
Completed 22/22
Finished Instruction sw 3996 1440 on Line 822

Clock Cycle 3134:
Started sw 96 -27878399 on Line 828
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3135:
Completed 2/22

Clock Cycle 3136:
Completed 3/22

Clock Cycle 3137:
Completed 4/22

Clock Cycle 3138:
Completed 5/22

Clock Cycle 3139:
Completed 6/22

Clock Cycle 3140:
Completed 7/22

Clock Cycle 3141:
Completed 8/22

Clock Cycle 3142:
Completed 9/22

Clock Cycle 3143:
Completed 10/22
Memory at 3996 = 1440

Clock Cycle 3144:
Completed 11/22

Clock Cycle 3145:
Completed 12/22

Clock Cycle 3146:
Completed 13/22

Clock Cycle 3147:
Completed 14/22

Clock Cycle 3148:
Completed 15/22

Clock Cycle 3149:
Completed 16/22

Clock Cycle 3150:
Completed 17/22

Clock Cycle 3151:
Completed 18/22

Clock Cycle 3152:
Completed 19/22

Clock Cycle 3153:
Completed 20/22

Clock Cycle 3154:
Completed 21/22

Clock Cycle 3155:
Completed 22/22
Finished Instruction sw 96 -27878399 on Line 828

Clock Cycle 3156:
Started lw 852 $t0 on Line 834
Completed 1/2

Clock Cycle 3157:
Completed 2/2
$t0 = 0
Finished Instruction lw 852 $t0 on Line 834

Clock Cycle 3158:
Started sw 1544 0 on Line 827
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 3159:
Completed 2/22
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 3160:
Completed 3/22
add$t3,$t3,$t4
$t3 = 0

Clock Cycle 3161:
Completed 4/22
DRAM Request(Write) Issued for sw 2328 -27874843 on Line 839

Clock Cycle 3162:
Completed 5/22
DRAM Request(Write) Issued for sw 1884 0 on Line 840

Clock Cycle 3163:
Completed 6/22
DRAM Request(Write) Issued for sw 2072 0 on Line 841

Clock Cycle 3164:
Completed 7/22
slt$t3,$t1,$t3
$t3 = 1

Clock Cycle 3165:
Completed 8/22
add$t0,$t1,$t1
$t0 = -55749686

Clock Cycle 3166:
Completed 9/22
DRAM Request(Write) Issued for sw 2416 0 on Line 844

Clock Cycle 3167:
Completed 10/22
Memory at 96 = -27878399
sub$t3,$t3,$t1
$t3 = 27874844

Clock Cycle 3168:
Completed 11/22
sub$t0,$t0,$t1
$t0 = -27874843

Clock Cycle 3169:
Completed 12/22
DRAM Request(Read) Issued for lw 344 $t4 on Line 847

Clock Cycle 3170:
Completed 13/22
sub$t0,$t0,$t2
$t0 = -27874843

Clock Cycle 3171:
Completed 14/22
DRAM Request(Write) Issued for sw 1340 0 on Line 849

Clock Cycle 3172:
Completed 15/22
addi$t1,$t1,88
$t1 = -27874755

Clock Cycle 3173:
Completed 16/22
add$t0,$t3,$t0
$t0 = 1

Clock Cycle 3174:
Completed 17/22

Clock Cycle 3175:
Completed 18/22

Clock Cycle 3176:
Completed 19/22

Clock Cycle 3177:
Completed 20/22

Clock Cycle 3178:
Completed 21/22

Clock Cycle 3179:
Completed 22/22
Finished Instruction sw 1544 0 on Line 827

Clock Cycle 3180:
Started sw 1884 0 on Line 840
Completed 1/2

Clock Cycle 3181:
Completed 2/2
Finished Instruction sw 1884 0 on Line 840

Clock Cycle 3182:
Started sw 1340 0 on Line 849
Completed 1/2

Clock Cycle 3183:
Completed 2/2
Finished Instruction sw 1340 0 on Line 849

Clock Cycle 3184:
Started lw 344 $t4 on Line 847
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3185:
Completed 2/22

Clock Cycle 3186:
Completed 3/22

Clock Cycle 3187:
Completed 4/22

Clock Cycle 3188:
Completed 5/22

Clock Cycle 3189:
Completed 6/22

Clock Cycle 3190:
Completed 7/22

Clock Cycle 3191:
Completed 8/22

Clock Cycle 3192:
Completed 9/22

Clock Cycle 3193:
Completed 10/22

Clock Cycle 3194:
Completed 11/22

Clock Cycle 3195:
Completed 12/22

Clock Cycle 3196:
Completed 13/22

Clock Cycle 3197:
Completed 14/22

Clock Cycle 3198:
Completed 15/22

Clock Cycle 3199:
Completed 16/22

Clock Cycle 3200:
Completed 17/22

Clock Cycle 3201:
Completed 18/22

Clock Cycle 3202:
Completed 19/22

Clock Cycle 3203:
Completed 20/22

Clock Cycle 3204:
Completed 21/22

Clock Cycle 3205:
Completed 22/22
$t4 = 0
Finished Instruction lw 344 $t4 on Line 847

Clock Cycle 3206:
Started sw 2328 -27874843 on Line 839
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 3207:
Completed 2/12
mul$t2,$t3,$t1
$t2 = -1913643860

Clock Cycle 3208:
Completed 3/12
sub$t3,$t2,$t3
$t3 = -1941518704

Clock Cycle 3209:
Completed 4/12
addi$t1,$t3,2860
$t1 = -1941515844

Clock Cycle 3210:
Completed 5/12
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 3211:
Completed 6/12
addi$t3,$t1,2924
$t3 = -1941512920

Clock Cycle 3212:
Completed 7/12
add$t4,$t4,$t1
$t4 = -1941515844

Clock Cycle 3213:
Completed 8/12
add$t1,$t3,$t1
$t1 = 411938532

Clock Cycle 3214:
Completed 9/12
add$t1,$t2,$t3
$t1 = 439810516

Clock Cycle 3215:
Completed 10/12
add$t1,$t4,$t4
$t1 = 411935608

Clock Cycle 3216:
Completed 11/12
DRAM Request(Write) Issued for sw 1064 -1913643860 on Line 862

Clock Cycle 3217:
Completed 12/12
Finished Instruction sw 2328 -27874843 on Line 839
addi$t3,$t2,808
$t3 = -1913643052

Clock Cycle 3218:
Started sw 2072 0 on Line 841
Completed 1/2
DRAM Request(Write) Issued for sw 1160 1 on Line 864

Clock Cycle 3219:
Completed 2/2
Finished Instruction sw 2072 0 on Line 841
add$t1,$t1,$t2
$t1 = -1501708252

Clock Cycle 3220:
Started sw 2416 0 on Line 844
Completed 1/2
mul$t1,$t4,$t0
$t1 = -1941515844

Clock Cycle 3221:
Completed 2/2
Finished Instruction sw 2416 0 on Line 844
add$t3,$t3,$t4
$t3 = 439808400

Clock Cycle 3222:
Started sw 1064 -1913643860 on Line 862
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t3,$t2,$t2
$t3 = 467679576

Clock Cycle 3223:
Completed 2/22
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3224:
Completed 3/22
DRAM Request(Read) Issued for lw 804 $t1 on Line 870

Clock Cycle 3225:
Completed 4/22
add$t2,$t3,$t2
$t2 = -1445964284

Clock Cycle 3226:
Completed 5/22

Clock Cycle 3227:
Completed 6/22

Clock Cycle 3228:
Completed 7/22

Clock Cycle 3229:
Completed 8/22

Clock Cycle 3230:
Completed 9/22

Clock Cycle 3231:
Completed 10/22
Memory at 2072 = 0
Memory at 2328 = -27874843

Clock Cycle 3232:
Completed 11/22

Clock Cycle 3233:
Completed 12/22

Clock Cycle 3234:
Completed 13/22

Clock Cycle 3235:
Completed 14/22

Clock Cycle 3236:
Completed 15/22

Clock Cycle 3237:
Completed 16/22

Clock Cycle 3238:
Completed 17/22

Clock Cycle 3239:
Completed 18/22

Clock Cycle 3240:
Completed 19/22

Clock Cycle 3241:
Completed 20/22

Clock Cycle 3242:
Completed 21/22

Clock Cycle 3243:
Completed 22/22
Finished Instruction sw 1064 -1913643860 on Line 862

Clock Cycle 3244:
Started sw 1160 1 on Line 864
Completed 1/2

Clock Cycle 3245:
Completed 2/2
Finished Instruction sw 1160 1 on Line 864

Clock Cycle 3246:
Started lw 804 $t1 on Line 870
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3247:
Completed 2/22

Clock Cycle 3248:
Completed 3/22

Clock Cycle 3249:
Completed 4/22

Clock Cycle 3250:
Completed 5/22

Clock Cycle 3251:
Completed 6/22

Clock Cycle 3252:
Completed 7/22

Clock Cycle 3253:
Completed 8/22

Clock Cycle 3254:
Completed 9/22

Clock Cycle 3255:
Completed 10/22
Memory at 1064 = -1913643860
Memory at 1160 = 1

Clock Cycle 3256:
Completed 11/22

Clock Cycle 3257:
Completed 12/22

Clock Cycle 3258:
Completed 13/22

Clock Cycle 3259:
Completed 14/22

Clock Cycle 3260:
Completed 15/22

Clock Cycle 3261:
Completed 16/22

Clock Cycle 3262:
Completed 17/22

Clock Cycle 3263:
Completed 18/22

Clock Cycle 3264:
Completed 19/22

Clock Cycle 3265:
Completed 20/22

Clock Cycle 3266:
Completed 21/22

Clock Cycle 3267:
Completed 22/22
$t1 = 0
Finished Instruction lw 804 $t1 on Line 870

Clock Cycle 3268:
addi$t4,$t1,268
$t4 = 268

Clock Cycle 3269:
mul$t0,$t3,$t0
$t0 = 467679576

Clock Cycle 3270:
DRAM Request(Write) Issued for sw 464 467679576 on Line 874

Clock Cycle 3271:
Started sw 464 467679576 on Line 874
Completed 1/2
sub$t1,$t1,$t3
$t1 = -467679576

Clock Cycle 3272:
Completed 2/2
Finished Instruction sw 464 467679576 on Line 874
DRAM Request(Read) Issued for lw 564 $t1 on Line 876

Clock Cycle 3273:
Started lw 564 $t1 on Line 876
Completed 1/2

Clock Cycle 3274:
Completed 2/2
$t1 = 0
Finished Instruction lw 564 $t1 on Line 876

Clock Cycle 3275:
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 3276:
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 3277:
mul$t0,$t0,$t3
$t0 = -153596352

Clock Cycle 3278:
DRAM Request(Write) Issued for sw 2692 467679576 on Line 880

Clock Cycle 3279:
Started sw 2692 467679576 on Line 880
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t3,8
$t2 = 467679584

Clock Cycle 3280:
Completed 2/22
mul$t3,$t4,$t3
$t3 = 784074784

Clock Cycle 3281:
Completed 3/22
addi$t1,$t0,540
$t1 = -153595812

Clock Cycle 3282:
Completed 4/22
add$t1,$t0,$t1
$t1 = -307192164

Clock Cycle 3283:
Completed 5/22
mul$t4,$t4,$t4
$t4 = 71824

Clock Cycle 3284:
Completed 6/22
sub$t0,$t0,$t2
$t0 = -621275936

Clock Cycle 3285:
Completed 7/22
slt$t0,$t3,$t3
$t0 = 0

Clock Cycle 3286:
Completed 8/22
add$t0,$t3,$t1
$t0 = 476882620

Clock Cycle 3287:
Completed 9/22
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3288:
Completed 10/22
Memory at 464 = 467679576
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 3289:
Completed 11/22
DRAM Request(Write) Issued for sw 1212 467679584 on Line 891

Clock Cycle 3290:
Completed 12/22
addi$t3,$t4,1588
$t3 = 1589

Clock Cycle 3291:
Completed 13/22
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3292:
Completed 14/22
mul$t4,$t0,$t4
$t4 = 1

Clock Cycle 3293:
Completed 15/22
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 3294:
Completed 16/22
add$t2,$t4,$t1
$t2 = 1

Clock Cycle 3295:
Completed 17/22
mul$t4,$t0,$t3
$t4 = 1589

Clock Cycle 3296:
Completed 18/22
add$t4,$t1,$t0
$t4 = 1

Clock Cycle 3297:
Completed 19/22
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 3298:
Completed 20/22
mul$t1,$t4,$t4
$t1 = 1

Clock Cycle 3299:
Completed 21/22
add$t1,$t0,$t3
$t1 = 1589

Clock Cycle 3300:
Completed 22/22
Finished Instruction sw 2692 467679576 on Line 880
DRAM Request(Write) Issued for sw 3604 1589 on Line 902

Clock Cycle 3301:
Started sw 1212 467679584 on Line 891
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t2,$t1
$t0 = 1590

Clock Cycle 3302:
Completed 2/22
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 3303:
Completed 3/22
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 3304:
Completed 4/22
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 3305:
Completed 5/22
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 3306:
Completed 6/22
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 3307:
Completed 7/22
sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 3308:
Completed 8/22
sub$t2,$t1,$t4
$t2 = 1589

Clock Cycle 3309:
Completed 9/22
sub$t1,$t1,$t4
$t1 = 1589

Clock Cycle 3310:
Completed 10/22
Memory at 2692 = 467679576
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 3311:
Completed 11/22
add$t1,$t1,$t2
$t1 = 3178

Clock Cycle 3312:
Completed 12/22
mul$t1,$t1,$t0
$t1 = 3178

Clock Cycle 3313:
Completed 13/22
DRAM Request(Read) Issued for lw 2912 $t1 on Line 915

Clock Cycle 3314:
Completed 14/22
DRAM Request(Read) Issued for lw 476 $t0 on Line 916

Clock Cycle 3315:
Completed 15/22

Clock Cycle 3316:
Completed 16/22

Clock Cycle 3317:
Completed 17/22

Clock Cycle 3318:
Completed 18/22

Clock Cycle 3319:
Completed 19/22

Clock Cycle 3320:
Completed 20/22

Clock Cycle 3321:
Completed 21/22

Clock Cycle 3322:
Completed 22/22
Finished Instruction sw 1212 467679584 on Line 891

Clock Cycle 3323:
Started lw 2912 $t1 on Line 915
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3324:
Completed 2/22

Clock Cycle 3325:
Completed 3/22

Clock Cycle 3326:
Completed 4/22

Clock Cycle 3327:
Completed 5/22

Clock Cycle 3328:
Completed 6/22

Clock Cycle 3329:
Completed 7/22

Clock Cycle 3330:
Completed 8/22

Clock Cycle 3331:
Completed 9/22

Clock Cycle 3332:
Completed 10/22
Memory at 1212 = 467679584

Clock Cycle 3333:
Completed 11/22

Clock Cycle 3334:
Completed 12/22

Clock Cycle 3335:
Completed 13/22

Clock Cycle 3336:
Completed 14/22

Clock Cycle 3337:
Completed 15/22

Clock Cycle 3338:
Completed 16/22

Clock Cycle 3339:
Completed 17/22

Clock Cycle 3340:
Completed 18/22

Clock Cycle 3341:
Completed 19/22

Clock Cycle 3342:
Completed 20/22

Clock Cycle 3343:
Completed 21/22

Clock Cycle 3344:
Completed 22/22
$t1 = 0
Finished Instruction lw 2912 $t1 on Line 915

Clock Cycle 3345:
Started sw 3604 1589 on Line 902
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t4,$t3,$t1
$t4 = 0

Clock Cycle 3346:
Completed 2/12
sub$t2,$t1,$t2
$t2 = -1589

Clock Cycle 3347:
Completed 3/12

Clock Cycle 3348:
Completed 4/12

Clock Cycle 3349:
Completed 5/12

Clock Cycle 3350:
Completed 6/12

Clock Cycle 3351:
Completed 7/12

Clock Cycle 3352:
Completed 8/12

Clock Cycle 3353:
Completed 9/12

Clock Cycle 3354:
Completed 10/12

Clock Cycle 3355:
Completed 11/12

Clock Cycle 3356:
Completed 12/12
Finished Instruction sw 3604 1589 on Line 902

Clock Cycle 3357:
Started lw 476 $t0 on Line 916
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3358:
Completed 2/22

Clock Cycle 3359:
Completed 3/22

Clock Cycle 3360:
Completed 4/22

Clock Cycle 3361:
Completed 5/22

Clock Cycle 3362:
Completed 6/22

Clock Cycle 3363:
Completed 7/22

Clock Cycle 3364:
Completed 8/22

Clock Cycle 3365:
Completed 9/22

Clock Cycle 3366:
Completed 10/22
Memory at 3604 = 1589

Clock Cycle 3367:
Completed 11/22

Clock Cycle 3368:
Completed 12/22

Clock Cycle 3369:
Completed 13/22

Clock Cycle 3370:
Completed 14/22

Clock Cycle 3371:
Completed 15/22

Clock Cycle 3372:
Completed 16/22

Clock Cycle 3373:
Completed 17/22

Clock Cycle 3374:
Completed 18/22

Clock Cycle 3375:
Completed 19/22

Clock Cycle 3376:
Completed 20/22

Clock Cycle 3377:
Completed 21/22

Clock Cycle 3378:
Completed 22/22
$t0 = 0
Finished Instruction lw 476 $t0 on Line 916

Clock Cycle 3379:
sub$t0,$t1,$t2
$t0 = 1589

Clock Cycle 3380:
addi$t1,$t2,2584
$t1 = 995

Clock Cycle 3381:
addi$t0,$t2,1532
$t0 = -57

Clock Cycle 3382:
sub$t4,$t2,$t4
$t4 = -1589

Clock Cycle 3383:
mul$t1,$t1,$t2
$t1 = -1581055

Clock Cycle 3384:
slt$t1,$t1,$t2
$t1 = 1

Clock Cycle 3385:
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 3386:
slt$t4,$t1,$t2
$t4 = 0

Clock Cycle 3387:
DRAM Request(Write) Issued for sw 1804 0 on Line 927

Clock Cycle 3388:
Started sw 1804 0 on Line 927
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 3389:
Completed 2/12
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 3390:
Completed 3/12
DRAM Request(Write) Issued for sw 1628 0 on Line 930

Clock Cycle 3391:
Completed 4/12
sub$t3,$t0,$t1
$t3 = -57

Clock Cycle 3392:
Completed 5/12
mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 3393:
Completed 6/12
DRAM Request(Read) Issued for lw 2988 $t3 on Line 933

Clock Cycle 3394:
Completed 7/12
DRAM Request(Write) Issued for sw 3036 0 on Line 934

Clock Cycle 3395:
Completed 8/12
slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 3396:
Completed 9/12
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3397:
Completed 10/12

Clock Cycle 3398:
Completed 11/12

Clock Cycle 3399:
Completed 12/12
Finished Instruction sw 1804 0 on Line 927

Clock Cycle 3400:
Started sw 1628 0 on Line 930
Completed 1/2

Clock Cycle 3401:
Completed 2/2
Finished Instruction sw 1628 0 on Line 930

Clock Cycle 3402:
Started lw 2988 $t3 on Line 933
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3403:
Completed 2/22

Clock Cycle 3404:
Completed 3/22

Clock Cycle 3405:
Completed 4/22

Clock Cycle 3406:
Completed 5/22

Clock Cycle 3407:
Completed 6/22

Clock Cycle 3408:
Completed 7/22

Clock Cycle 3409:
Completed 8/22

Clock Cycle 3410:
Completed 9/22

Clock Cycle 3411:
Completed 10/22

Clock Cycle 3412:
Completed 11/22

Clock Cycle 3413:
Completed 12/22

Clock Cycle 3414:
Completed 13/22

Clock Cycle 3415:
Completed 14/22

Clock Cycle 3416:
Completed 15/22

Clock Cycle 3417:
Completed 16/22

Clock Cycle 3418:
Completed 17/22

Clock Cycle 3419:
Completed 18/22

Clock Cycle 3420:
Completed 19/22

Clock Cycle 3421:
Completed 20/22

Clock Cycle 3422:
Completed 21/22

Clock Cycle 3423:
Completed 22/22
$t3 = 0
Finished Instruction lw 2988 $t3 on Line 933

Clock Cycle 3424:
Started sw 3036 0 on Line 934
Completed 1/2
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 3425:
Completed 2/2
Finished Instruction sw 3036 0 on Line 934
sub$t1,$t3,$t0
$t1 = 57

Clock Cycle 3426:
DRAM Request(Write) Issued for sw 3472 0 on Line 939

Clock Cycle 3427:
Started sw 3472 0 on Line 939
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1292 0 on Line 940

Clock Cycle 3428:
Completed 2/22
DRAM Request(Read) Issued for lw 2184 $t1 on Line 941

Clock Cycle 3429:
Completed 3/22
add$t4,$t0,$t0
$t4 = -114

Clock Cycle 3430:
Completed 4/22
DRAM Request(Write) Issued for sw 1648 0 on Line 943

Clock Cycle 3431:
Completed 5/22
addi$t4,$t0,1440
$t4 = 1383

Clock Cycle 3432:
Completed 6/22
DRAM Request(Write) Issued for sw 2868 -57 on Line 945

Clock Cycle 3433:
Completed 7/22
DRAM Request(Read) Issued for lw 1364 $t3 on Line 946

Clock Cycle 3434:
Completed 8/22

Clock Cycle 3435:
Completed 9/22

Clock Cycle 3436:
Completed 10/22

Clock Cycle 3437:
Completed 11/22

Clock Cycle 3438:
Completed 12/22

Clock Cycle 3439:
Completed 13/22

Clock Cycle 3440:
Completed 14/22

Clock Cycle 3441:
Completed 15/22

Clock Cycle 3442:
Completed 16/22

Clock Cycle 3443:
Completed 17/22

Clock Cycle 3444:
Completed 18/22

Clock Cycle 3445:
Completed 19/22

Clock Cycle 3446:
Completed 20/22

Clock Cycle 3447:
Completed 21/22

Clock Cycle 3448:
Completed 22/22
Finished Instruction sw 3472 0 on Line 939

Clock Cycle 3449:
Started lw 2184 $t1 on Line 941
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3450:
Completed 2/22

Clock Cycle 3451:
Completed 3/22

Clock Cycle 3452:
Completed 4/22

Clock Cycle 3453:
Completed 5/22

Clock Cycle 3454:
Completed 6/22

Clock Cycle 3455:
Completed 7/22

Clock Cycle 3456:
Completed 8/22

Clock Cycle 3457:
Completed 9/22

Clock Cycle 3458:
Completed 10/22

Clock Cycle 3459:
Completed 11/22

Clock Cycle 3460:
Completed 12/22

Clock Cycle 3461:
Completed 13/22

Clock Cycle 3462:
Completed 14/22

Clock Cycle 3463:
Completed 15/22

Clock Cycle 3464:
Completed 16/22

Clock Cycle 3465:
Completed 17/22

Clock Cycle 3466:
Completed 18/22

Clock Cycle 3467:
Completed 19/22

Clock Cycle 3468:
Completed 20/22

Clock Cycle 3469:
Completed 21/22

Clock Cycle 3470:
Completed 22/22
$t1 = 0
Finished Instruction lw 2184 $t1 on Line 941

Clock Cycle 3471:
Started sw 2868 -57 on Line 945
Completed 1/2
sub$t1,$t2,$t0
$t1 = 57

Clock Cycle 3472:
Completed 2/2
Finished Instruction sw 2868 -57 on Line 945

Clock Cycle 3473:
Started sw 1292 0 on Line 940
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3474:
Completed 2/22

Clock Cycle 3475:
Completed 3/22

Clock Cycle 3476:
Completed 4/22

Clock Cycle 3477:
Completed 5/22

Clock Cycle 3478:
Completed 6/22

Clock Cycle 3479:
Completed 7/22

Clock Cycle 3480:
Completed 8/22

Clock Cycle 3481:
Completed 9/22

Clock Cycle 3482:
Completed 10/22
Memory at 2868 = -57

Clock Cycle 3483:
Completed 11/22

Clock Cycle 3484:
Completed 12/22

Clock Cycle 3485:
Completed 13/22

Clock Cycle 3486:
Completed 14/22

Clock Cycle 3487:
Completed 15/22

Clock Cycle 3488:
Completed 16/22

Clock Cycle 3489:
Completed 17/22

Clock Cycle 3490:
Completed 18/22

Clock Cycle 3491:
Completed 19/22

Clock Cycle 3492:
Completed 20/22

Clock Cycle 3493:
Completed 21/22

Clock Cycle 3494:
Completed 22/22
Finished Instruction sw 1292 0 on Line 940

Clock Cycle 3495:
Started lw 1364 $t3 on Line 946
Completed 1/2

Clock Cycle 3496:
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 946

Clock Cycle 3497:
Started sw 1648 0 on Line 943
Completed 1/2
sub$t3,$t1,$t2
$t3 = 57

Clock Cycle 3498:
Completed 2/2
Finished Instruction sw 1648 0 on Line 943
DRAM Request(Read) Issued for lw 1768 $t3 on Line 949

Clock Cycle 3499:
Started lw 1768 $t3 on Line 949
Completed 1/2

Clock Cycle 3500:
Completed 2/2
$t3 = 0
Finished Instruction lw 1768 $t3 on Line 949

Clock Cycle 3501:
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 3502:
slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 3503:
DRAM Request(Write) Issued for sw 1384 1 on Line 952

Clock Cycle 3504:
Started sw 1384 1 on Line 952
Completed 1/2
DRAM Request(Read) Issued for lw 3128 $t2 on Line 953

Clock Cycle 3505:
Completed 2/2
Finished Instruction sw 1384 1 on Line 952
DRAM Request(Read) Issued for lw 2652 $t0 on Line 954

Clock Cycle 3506:
Started lw 3128 $t2 on Line 953
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2800 $t1 on Line 955

Clock Cycle 3507:
Completed 2/22

Clock Cycle 3508:
Completed 3/22

Clock Cycle 3509:
Completed 4/22

Clock Cycle 3510:
Completed 5/22

Clock Cycle 3511:
Completed 6/22

Clock Cycle 3512:
Completed 7/22

Clock Cycle 3513:
Completed 8/22

Clock Cycle 3514:
Completed 9/22

Clock Cycle 3515:
Completed 10/22
Memory at 1384 = 1

Clock Cycle 3516:
Completed 11/22

Clock Cycle 3517:
Completed 12/22

Clock Cycle 3518:
Completed 13/22

Clock Cycle 3519:
Completed 14/22

Clock Cycle 3520:
Completed 15/22

Clock Cycle 3521:
Completed 16/22

Clock Cycle 3522:
Completed 17/22

Clock Cycle 3523:
Completed 18/22

Clock Cycle 3524:
Completed 19/22

Clock Cycle 3525:
Completed 20/22

Clock Cycle 3526:
Completed 21/22

Clock Cycle 3527:
Completed 22/22
$t2 = 0
Finished Instruction lw 3128 $t2 on Line 953

Clock Cycle 3528:
Started lw 2652 $t0 on Line 954
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3529:
Completed 2/12

Clock Cycle 3530:
Completed 3/12

Clock Cycle 3531:
Completed 4/12

Clock Cycle 3532:
Completed 5/12

Clock Cycle 3533:
Completed 6/12

Clock Cycle 3534:
Completed 7/12

Clock Cycle 3535:
Completed 8/12

Clock Cycle 3536:
Completed 9/12

Clock Cycle 3537:
Completed 10/12

Clock Cycle 3538:
Completed 11/12

Clock Cycle 3539:
Completed 12/12
$t0 = 0
Finished Instruction lw 2652 $t0 on Line 954

Clock Cycle 3540:
Started lw 2800 $t1 on Line 955
Completed 1/2

Clock Cycle 3541:
Completed 2/2
$t1 = 0
Finished Instruction lw 2800 $t1 on Line 955

Clock Cycle 3542:
add$t1,$t2,$t4
$t1 = 1383

Clock Cycle 3543:
add$t1,$t0,$t4
$t1 = 1383

Clock Cycle 3544:
DRAM Request(Read) Issued for lw 520 $t4 on Line 958

Clock Cycle 3545:
Started lw 520 $t4 on Line 958
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 3546:
Completed 2/12

Clock Cycle 3547:
Completed 3/12

Clock Cycle 3548:
Completed 4/12

Clock Cycle 3549:
Completed 5/12

Clock Cycle 3550:
Completed 6/12

Clock Cycle 3551:
Completed 7/12

Clock Cycle 3552:
Completed 8/12

Clock Cycle 3553:
Completed 9/12

Clock Cycle 3554:
Completed 10/12

Clock Cycle 3555:
Completed 11/12

Clock Cycle 3556:
Completed 12/12
$t4 = 0
Finished Instruction lw 520 $t4 on Line 958

Clock Cycle 3557:
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3558:
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 3559:
add$t3,$t1,$t3
$t3 = 1383

Clock Cycle 3560:
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3561:
addi$t0,$t1,752
$t0 = 2135

Clock Cycle 3562:
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3563:
DRAM Request(Read) Issued for lw 1816 $t0 on Line 966

Clock Cycle 3564:
Started lw 1816 $t0 on Line 966
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t4,$t3,$t2
$t4 = 0

Clock Cycle 3565:
Completed 2/12
DRAM Request(Read) Issued for lw 760 $t2 on Line 968

Clock Cycle 3566:
Completed 3/12

Clock Cycle 3567:
Completed 4/12

Clock Cycle 3568:
Completed 5/12

Clock Cycle 3569:
Completed 6/12

Clock Cycle 3570:
Completed 7/12

Clock Cycle 3571:
Completed 8/12

Clock Cycle 3572:
Completed 9/12

Clock Cycle 3573:
Completed 10/12

Clock Cycle 3574:
Completed 11/12

Clock Cycle 3575:
Completed 12/12
$t0 = -1612
Finished Instruction lw 1816 $t0 on Line 966

Clock Cycle 3576:
Started lw 760 $t2 on Line 968
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3577:
Completed 2/12

Clock Cycle 3578:
Completed 3/12

Clock Cycle 3579:
Completed 4/12

Clock Cycle 3580:
Completed 5/12

Clock Cycle 3581:
Completed 6/12

Clock Cycle 3582:
Completed 7/12

Clock Cycle 3583:
Completed 8/12

Clock Cycle 3584:
Completed 9/12

Clock Cycle 3585:
Completed 10/12

Clock Cycle 3586:
Completed 11/12

Clock Cycle 3587:
Completed 12/12
$t2 = 4708
Finished Instruction lw 760 $t2 on Line 968

Clock Cycle 3588:
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 3589:
addi$t4,$t2,880
$t4 = 5588

Clock Cycle 3590:
add$t0,$t4,$t4
$t0 = 11176

Clock Cycle 3591:
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 3592:
sub$t4,$t1,$t2
$t4 = -3325

Clock Cycle 3593:
mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 3594:
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3595:
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3596:
DRAM Request(Read) Issued for lw 2524 $t2 on Line 977

Clock Cycle 3597:
Started lw 2524 $t2 on Line 977
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 3598:
Completed 2/12
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 3599:
Completed 3/12

Clock Cycle 3600:
Completed 4/12

Clock Cycle 3601:
Completed 5/12

Clock Cycle 3602:
Completed 6/12

Clock Cycle 3603:
Completed 7/12

Clock Cycle 3604:
Completed 8/12

Clock Cycle 3605:
Completed 9/12

Clock Cycle 3606:
Completed 10/12

Clock Cycle 3607:
Completed 11/12

Clock Cycle 3608:
Completed 12/12
$t2 = 0
Finished Instruction lw 2524 $t2 on Line 977

Clock Cycle 3609:
DRAM Request(Read) Issued for lw 2540 $t2 on Line 980

Clock Cycle 3610:
Started lw 2540 $t2 on Line 980
Completed 1/2
DRAM Request(Read) Issued for lw 1008 $t1 on Line 981

Clock Cycle 3611:
Completed 2/2
$t2 = 0
Finished Instruction lw 2540 $t2 on Line 980
addi$t4,$t3,2688
$t4 = 2688

Clock Cycle 3612:
Started lw 1008 $t1 on Line 981
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3613:
Completed 2/12

Clock Cycle 3614:
Completed 3/12

Clock Cycle 3615:
Completed 4/12

Clock Cycle 3616:
Completed 5/12

Clock Cycle 3617:
Completed 6/12

Clock Cycle 3618:
Completed 7/12

Clock Cycle 3619:
Completed 8/12

Clock Cycle 3620:
Completed 9/12

Clock Cycle 3621:
Completed 10/12

Clock Cycle 3622:
Completed 11/12

Clock Cycle 3623:
Completed 12/12
$t1 = 0
Finished Instruction lw 1008 $t1 on Line 981

Clock Cycle 3624:
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 3625:
DRAM Request(Read) Issued for lw 2156 $t1 on Line 984

Clock Cycle 3626:
Started lw 2156 $t1 on Line 984
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3627:
Completed 2/12

Clock Cycle 3628:
Completed 3/12

Clock Cycle 3629:
Completed 4/12

Clock Cycle 3630:
Completed 5/12

Clock Cycle 3631:
Completed 6/12

Clock Cycle 3632:
Completed 7/12

Clock Cycle 3633:
Completed 8/12

Clock Cycle 3634:
Completed 9/12

Clock Cycle 3635:
Completed 10/12

Clock Cycle 3636:
Completed 11/12

Clock Cycle 3637:
Completed 12/12
$t1 = 0
Finished Instruction lw 2156 $t1 on Line 984

Clock Cycle 3638:
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 3639:
DRAM Request(Read) Issued for lw 2624 $t3 on Line 986

Clock Cycle 3640:
Started lw 2624 $t3 on Line 986
Completed 1/2
addi$t1,$t2,2096
$t1 = 2096

Clock Cycle 3641:
Completed 2/2
$t3 = 0
Finished Instruction lw 2624 $t3 on Line 986
DRAM Request(Read) Issued for lw 2532 $t1 on Line 988

Clock Cycle 3642:
Started lw 2532 $t1 on Line 988
Completed 1/2

Clock Cycle 3643:
Completed 2/2
$t1 = 0
Finished Instruction lw 2532 $t1 on Line 988

Clock Cycle 3644:
addi$t1,$t0,2588
$t1 = 2588

Clock Cycle 3645:
addi$t3,$t3,2432
$t3 = 2432

Clock Cycle 3646:
sub$t3,$t3,$t2
$t3 = 2432

Clock Cycle 3647:
slt$t3,$t0,$t2
$t3 = 0

Clock Cycle 3648:
add$t0,$t1,$t3
$t0 = 2588

Clock Cycle 3649:
DRAM Request(Write) Issued for sw 256 2588 on Line 994

Clock Cycle 3650:
Started sw 256 2588 on Line 994
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t0,$t0,$t2
$t0 = 2588

Clock Cycle 3651:
Completed 2/12
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3652:
Completed 3/12
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 3653:
Completed 4/12
addi$t2,$t1,3016
$t2 = 5604

Clock Cycle 3654:
Completed 5/12
mul$t4,$t1,$t0
$t4 = 0

Clock Cycle 3655:
Completed 6/12
DRAM Request(Read) Issued for lw 2004 $t4 on Line 1000

Clock Cycle 3656:
Completed 7/12
add$t3,$t3,$t0
$t3 = 0

Clock Cycle 3657:
Completed 8/12
DRAM Request(Write) Issued for sw 644 0 on Line 1002

Clock Cycle 3658:
Completed 9/12
DRAM Request(Write) Issued for sw 788 2588 on Line 1003

Clock Cycle 3659:
Completed 10/12

Clock Cycle 3660:
Completed 11/12

Clock Cycle 3661:
Completed 12/12
Finished Instruction sw 256 2588 on Line 994

Clock Cycle 3662:
Started sw 644 0 on Line 1002
Completed 1/2

Clock Cycle 3663:
Completed 2/2
Finished Instruction sw 644 0 on Line 1002

Clock Cycle 3664:
Started sw 788 2588 on Line 1003
Completed 1/2

Clock Cycle 3665:
Completed 2/2
Finished Instruction sw 788 2588 on Line 1003

Clock Cycle 3666:
Started lw 2004 $t4 on Line 1000
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3667:
Completed 2/22

Clock Cycle 3668:
Completed 3/22

Clock Cycle 3669:
Completed 4/22

Clock Cycle 3670:
Completed 5/22

Clock Cycle 3671:
Completed 6/22

Clock Cycle 3672:
Completed 7/22

Clock Cycle 3673:
Completed 8/22

Clock Cycle 3674:
Completed 9/22

Clock Cycle 3675:
Completed 10/22
Memory at 256 = 2588
Memory at 788 = 2588

Clock Cycle 3676:
Completed 11/22

Clock Cycle 3677:
Completed 12/22

Clock Cycle 3678:
Completed 13/22

Clock Cycle 3679:
Completed 14/22

Clock Cycle 3680:
Completed 15/22

Clock Cycle 3681:
Completed 16/22

Clock Cycle 3682:
Completed 17/22

Clock Cycle 3683:
Completed 18/22

Clock Cycle 3684:
Completed 19/22

Clock Cycle 3685:
Completed 20/22

Clock Cycle 3686:
Completed 21/22

Clock Cycle 3687:
Completed 22/22
$t4 = 0
Finished Instruction lw 2004 $t4 on Line 1000

Clock Cycle 3688:
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 3689:
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 3690:
DRAM Request(Write) Issued for sw 3864 0 on Line 1006

Clock Cycle 3691:
Started sw 3864 0 on Line 1006
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t1,$t0
$t4 = 2588

Clock Cycle 3692:
Completed 2/12
mul$t1,$t1,$t1
$t1 = 6697744

Clock Cycle 3693:
Completed 3/12
addi$t3,$t4,976
$t3 = 3564

Clock Cycle 3694:
Completed 4/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 3695:
Completed 5/12
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 3696:
Completed 6/12
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 3697:
Completed 7/12
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 3698:
Completed 8/12
add$t2,$t0,$t0
$t2 = 0

Clock Cycle 3699:
Completed 9/12
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 3700:
Completed 10/12
add$t1,$t1,$t0
$t1 = 6697744

Clock Cycle 3701:
Completed 11/12
slt$t3,$t1,$t4
$t3 = 0

Clock Cycle 3702:
Completed 12/12
Finished Instruction sw 3864 0 on Line 1006
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 3703:
add$t1,$t4,$t1
$t1 = 6697744

Clock Cycle 3704:
DRAM Request(Write) Issued for sw 2812 0 on Line 1020

Clock Cycle 3705:
Started sw 2812 0 on Line 1020
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 3706:
Completed 2/22
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 3707:
Completed 3/22
slt$t2,$t3,$t4
$t2 = 0

Clock Cycle 3708:
Completed 4/22
addi$t3,$t4,884
$t3 = 884

Clock Cycle 3709:
Completed 5/22
DRAM Request(Read) Issued for lw 496 $t4 on Line 1025

Clock Cycle 3710:
Completed 6/22
DRAM Request(Read) Issued for lw 144 $t1 on Line 1026

Clock Cycle 3711:
Completed 7/22
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 3712:
Completed 8/22

Clock Cycle 3713:
Completed 9/22

Clock Cycle 3714:
Completed 10/22

Clock Cycle 3715:
Completed 11/22

Clock Cycle 3716:
Completed 12/22

Clock Cycle 3717:
Completed 13/22

Clock Cycle 3718:
Completed 14/22

Clock Cycle 3719:
Completed 15/22

Clock Cycle 3720:
Completed 16/22

Clock Cycle 3721:
Completed 17/22

Clock Cycle 3722:
Completed 18/22

Clock Cycle 3723:
Completed 19/22

Clock Cycle 3724:
Completed 20/22

Clock Cycle 3725:
Completed 21/22

Clock Cycle 3726:
Completed 22/22
Finished Instruction sw 2812 0 on Line 1020

Clock Cycle 3727:
Started lw 496 $t4 on Line 1025
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3728:
Completed 2/22

Clock Cycle 3729:
Completed 3/22

Clock Cycle 3730:
Completed 4/22

Clock Cycle 3731:
Completed 5/22

Clock Cycle 3732:
Completed 6/22

Clock Cycle 3733:
Completed 7/22

Clock Cycle 3734:
Completed 8/22

Clock Cycle 3735:
Completed 9/22

Clock Cycle 3736:
Completed 10/22

Clock Cycle 3737:
Completed 11/22

Clock Cycle 3738:
Completed 12/22

Clock Cycle 3739:
Completed 13/22

Clock Cycle 3740:
Completed 14/22

Clock Cycle 3741:
Completed 15/22

Clock Cycle 3742:
Completed 16/22

Clock Cycle 3743:
Completed 17/22

Clock Cycle 3744:
Completed 18/22

Clock Cycle 3745:
Completed 19/22

Clock Cycle 3746:
Completed 20/22

Clock Cycle 3747:
Completed 21/22

Clock Cycle 3748:
Completed 22/22
$t4 = 0
Finished Instruction lw 496 $t4 on Line 1025

Clock Cycle 3749:
Started lw 144 $t1 on Line 1026
Completed 1/2
mul$t2,$t4,$t3
$t2 = 0

Clock Cycle 3750:
Completed 2/2
$t1 = 0
Finished Instruction lw 144 $t1 on Line 1026

Clock Cycle 3751:
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 3752:
add$t4,$t3,$t4
$t4 = 0

Clock Cycle 3753:
DRAM Request(Read) Issued for lw 332 $t2 on Line 1031

Clock Cycle 3754:
Started lw 332 $t2 on Line 1031
Completed 1/2

Clock Cycle 3755:
Completed 2/2
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1031

Clock Cycle 3756:
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 3757:
DRAM Request(Write) Issued for sw 3024 0 on Line 1033

Clock Cycle 3758:
Started sw 3024 0 on Line 1033
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t2,$t3
$t1 = 0

Clock Cycle 3759:
Completed 2/12
add$t3,$t1,$t3
$t3 = 0

Clock Cycle 3760:
Completed 3/12
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 3761:
Completed 4/12
addi$t0,$t1,616
$t0 = 616

Clock Cycle 3762:
Completed 5/12
DRAM Request(Read) Issued for lw 2556 $t3 on Line 1038

Clock Cycle 3763:
Completed 6/12

Clock Cycle 3764:
Completed 7/12

Clock Cycle 3765:
Completed 8/12

Clock Cycle 3766:
Completed 9/12

Clock Cycle 3767:
Completed 10/12

Clock Cycle 3768:
Completed 11/12

Clock Cycle 3769:
Completed 12/12
Finished Instruction sw 3024 0 on Line 1033

Clock Cycle 3770:
Started lw 2556 $t3 on Line 1038
Completed 1/2

Clock Cycle 3771:
Completed 2/2
$t3 = 0
Finished Instruction lw 2556 $t3 on Line 1038

Clock Cycle 3772:
DRAM Request(Read) Issued for lw 3068 $t3 on Line 1039

Clock Cycle 3773:
Started lw 3068 $t3 on Line 1039
Completed 1/2
slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 3774:
Completed 2/2
$t3 = 0
Finished Instruction lw 3068 $t3 on Line 1039

Clock Cycle 3775:
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 3776:
DRAM Request(Write) Issued for sw 1640 0 on Line 1042

Clock Cycle 3777:
Started sw 1640 0 on Line 1042
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,3000
$t2 = 3000

Clock Cycle 3778:
Completed 2/22
addi$t4,$t2,2584
$t4 = 5584

Clock Cycle 3779:
Completed 3/22
DRAM Request(Write) Issued for sw 3488 616 on Line 1045

Clock Cycle 3780:
Completed 4/22
sub$t0,$t2,$t0
$t0 = 2384

Clock Cycle 3781:
Completed 5/22
addi$t3,$t3,3552
$t3 = 3552

Clock Cycle 3782:
Completed 6/22
addi$t1,$t0,3952
$t1 = 6336

Clock Cycle 3783:
Completed 7/22
DRAM Request(Read) Issued for lw 72 $t3 on Line 1049

Clock Cycle 3784:
Completed 8/22

Clock Cycle 3785:
Completed 9/22

Clock Cycle 3786:
Completed 10/22

Clock Cycle 3787:
Completed 11/22

Clock Cycle 3788:
Completed 12/22

Clock Cycle 3789:
Completed 13/22

Clock Cycle 3790:
Completed 14/22

Clock Cycle 3791:
Completed 15/22

Clock Cycle 3792:
Completed 16/22

Clock Cycle 3793:
Completed 17/22

Clock Cycle 3794:
Completed 18/22

Clock Cycle 3795:
Completed 19/22

Clock Cycle 3796:
Completed 20/22

Clock Cycle 3797:
Completed 21/22

Clock Cycle 3798:
Completed 22/22
Finished Instruction sw 1640 0 on Line 1042

Clock Cycle 3799:
Started lw 72 $t3 on Line 1049
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3800:
Completed 2/22

Clock Cycle 3801:
Completed 3/22

Clock Cycle 3802:
Completed 4/22

Clock Cycle 3803:
Completed 5/22

Clock Cycle 3804:
Completed 6/22

Clock Cycle 3805:
Completed 7/22

Clock Cycle 3806:
Completed 8/22

Clock Cycle 3807:
Completed 9/22

Clock Cycle 3808:
Completed 10/22

Clock Cycle 3809:
Completed 11/22

Clock Cycle 3810:
Completed 12/22

Clock Cycle 3811:
Completed 13/22

Clock Cycle 3812:
Completed 14/22

Clock Cycle 3813:
Completed 15/22

Clock Cycle 3814:
Completed 16/22

Clock Cycle 3815:
Completed 17/22

Clock Cycle 3816:
Completed 18/22

Clock Cycle 3817:
Completed 19/22

Clock Cycle 3818:
Completed 20/22

Clock Cycle 3819:
Completed 21/22

Clock Cycle 3820:
Completed 22/22
$t3 = 0
Finished Instruction lw 72 $t3 on Line 1049

Clock Cycle 3821:
Started sw 3488 616 on Line 1045
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t2,$t3,$t2
$t2 = 3000

Clock Cycle 3822:
Completed 2/12
addi$t4,$t4,3904
$t4 = 9488

Clock Cycle 3823:
Completed 3/12
DRAM Request(Read) Issued for lw 3000 $t2 on Line 1052

Clock Cycle 3824:
Completed 4/12

Clock Cycle 3825:
Completed 5/12

Clock Cycle 3826:
Completed 6/12

Clock Cycle 3827:
Completed 7/12

Clock Cycle 3828:
Completed 8/12

Clock Cycle 3829:
Completed 9/12

Clock Cycle 3830:
Completed 10/12

Clock Cycle 3831:
Completed 11/12

Clock Cycle 3832:
Completed 12/12
Finished Instruction sw 3488 616 on Line 1045

Clock Cycle 3833:
Started lw 3000 $t2 on Line 1052
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3834:
Completed 2/22

Clock Cycle 3835:
Completed 3/22

Clock Cycle 3836:
Completed 4/22

Clock Cycle 3837:
Completed 5/22

Clock Cycle 3838:
Completed 6/22

Clock Cycle 3839:
Completed 7/22

Clock Cycle 3840:
Completed 8/22

Clock Cycle 3841:
Completed 9/22

Clock Cycle 3842:
Completed 10/22
Memory at 3488 = 616

Clock Cycle 3843:
Completed 11/22

Clock Cycle 3844:
Completed 12/22

Clock Cycle 3845:
Completed 13/22

Clock Cycle 3846:
Completed 14/22

Clock Cycle 3847:
Completed 15/22

Clock Cycle 3848:
Completed 16/22

Clock Cycle 3849:
Completed 17/22

Clock Cycle 3850:
Completed 18/22

Clock Cycle 3851:
Completed 19/22

Clock Cycle 3852:
Completed 20/22

Clock Cycle 3853:
Completed 21/22

Clock Cycle 3854:
Completed 22/22
$t2 = 0
Finished Instruction lw 3000 $t2 on Line 1052

Clock Cycle 3855:
slt$t1,$t2,$t4
$t1 = 1

Clock Cycle 3856:
DRAM Request(Read) Issued for lw 224 $t0 on Line 1054

Clock Cycle 3857:
Started lw 224 $t0 on Line 1054
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,3600
$t4 = 3600

Clock Cycle 3858:
Completed 2/12

Clock Cycle 3859:
Completed 3/12

Clock Cycle 3860:
Completed 4/12

Clock Cycle 3861:
Completed 5/12

Clock Cycle 3862:
Completed 6/12

Clock Cycle 3863:
Completed 7/12

Clock Cycle 3864:
Completed 8/12

Clock Cycle 3865:
Completed 9/12

Clock Cycle 3866:
Completed 10/12

Clock Cycle 3867:
Completed 11/12

Clock Cycle 3868:
Completed 12/12
$t0 = 0
Finished Instruction lw 224 $t0 on Line 1054

Clock Cycle 3869:
add$t2,$t0,$t4
$t2 = 3600

Clock Cycle 3870:
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3871:
DRAM Request(Write) Issued for sw 992 1 on Line 1058

Clock Cycle 3872:
Started sw 992 1 on Line 1058
Completed 1/2
DRAM Request(Read) Issued for lw 1084 $t3 on Line 1059

Clock Cycle 3873:
Completed 2/2
Finished Instruction sw 992 1 on Line 1058
mul$t2,$t4,$t4
$t2 = 12960000

Clock Cycle 3874:
Started lw 1084 $t3 on Line 1059
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul$t0,$t0,$t4
$t0 = 3600

Clock Cycle 3875:
Completed 2/22

Clock Cycle 3876:
Completed 3/22

Clock Cycle 3877:
Completed 4/22

Clock Cycle 3878:
Completed 5/22

Clock Cycle 3879:
Completed 6/22

Clock Cycle 3880:
Completed 7/22

Clock Cycle 3881:
Completed 8/22

Clock Cycle 3882:
Completed 9/22

Clock Cycle 3883:
Completed 10/22
Memory at 992 = 1

Clock Cycle 3884:
Completed 11/22

Clock Cycle 3885:
Completed 12/22

Clock Cycle 3886:
Completed 13/22

Clock Cycle 3887:
Completed 14/22

Clock Cycle 3888:
Completed 15/22

Clock Cycle 3889:
Completed 16/22

Clock Cycle 3890:
Completed 17/22

Clock Cycle 3891:
Completed 18/22

Clock Cycle 3892:
Completed 19/22

Clock Cycle 3893:
Completed 20/22

Clock Cycle 3894:
Completed 21/22

Clock Cycle 3895:
Completed 22/22
$t3 = 0
Finished Instruction lw 1084 $t3 on Line 1059

Clock Cycle 3896:
DRAM Request(Read) Issued for lw 604 $t3 on Line 1062

Clock Cycle 3897:
Started lw 604 $t3 on Line 1062
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t0,1048
$t1 = 4648

Clock Cycle 3898:
Completed 2/12
DRAM Request(Read) Issued for lw 160 $t2 on Line 1064

Clock Cycle 3899:
Completed 3/12

Clock Cycle 3900:
Completed 4/12

Clock Cycle 3901:
Completed 5/12

Clock Cycle 3902:
Completed 6/12

Clock Cycle 3903:
Completed 7/12

Clock Cycle 3904:
Completed 8/12

Clock Cycle 3905:
Completed 9/12

Clock Cycle 3906:
Completed 10/12

Clock Cycle 3907:
Completed 11/12

Clock Cycle 3908:
Completed 12/12
$t3 = 0
Finished Instruction lw 604 $t3 on Line 1062

Clock Cycle 3909:
Started lw 160 $t2 on Line 1064
Completed 1/2
DRAM Request(Read) Issued for lw 2412 $t3 on Line 1065

Clock Cycle 3910:
Completed 2/2
$t2 = 0
Finished Instruction lw 160 $t2 on Line 1064
DRAM Request(Write) Issued for sw 1408 3600 on Line 1066

Clock Cycle 3911:
Started lw 2412 $t3 on Line 1065
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2420 $t1 on Line 1067

Clock Cycle 3912:
Completed 2/12
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 3913:
Completed 3/12

Clock Cycle 3914:
Completed 4/12

Clock Cycle 3915:
Completed 5/12

Clock Cycle 3916:
Completed 6/12

Clock Cycle 3917:
Completed 7/12

Clock Cycle 3918:
Completed 8/12

Clock Cycle 3919:
Completed 9/12

Clock Cycle 3920:
Completed 10/12

Clock Cycle 3921:
Completed 11/12

Clock Cycle 3922:
Completed 12/12
$t3 = 0
Finished Instruction lw 2412 $t3 on Line 1065

Clock Cycle 3923:
Started lw 2420 $t1 on Line 1067
Completed 1/2

Clock Cycle 3924:
Completed 2/2
$t1 = 0
Finished Instruction lw 2420 $t1 on Line 1067

Clock Cycle 3925:
Started sw 1408 3600 on Line 1066
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 480 0 on Line 1069

Clock Cycle 3926:
Completed 2/12
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 3927:
Completed 3/12
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3928:
Completed 4/12
add$t4,$t0,$t4
$t4 = 7200

Clock Cycle 3929:
Completed 5/12
slt$t3,$t3,$t1
$t3 = 0

Clock Cycle 3930:
Completed 6/12
DRAM Request(Read) Issued for lw 804 $t4 on Line 1074

Clock Cycle 3931:
Completed 7/12
DRAM Request(Read) Issued for lw 2312 $t1 on Line 1075

Clock Cycle 3932:
Completed 8/12
addi$t3,$t2,1152
$t3 = 1152

Clock Cycle 3933:
Completed 9/12

Clock Cycle 3934:
Completed 10/12

Clock Cycle 3935:
Completed 11/12

Clock Cycle 3936:
Completed 12/12
Finished Instruction sw 1408 3600 on Line 1066

Clock Cycle 3937:
Started sw 480 0 on Line 1069
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3938:
Completed 2/22

Clock Cycle 3939:
Completed 3/22

Clock Cycle 3940:
Completed 4/22

Clock Cycle 3941:
Completed 5/22

Clock Cycle 3942:
Completed 6/22

Clock Cycle 3943:
Completed 7/22

Clock Cycle 3944:
Completed 8/22

Clock Cycle 3945:
Completed 9/22

Clock Cycle 3946:
Completed 10/22
Memory at 1408 = 3600

Clock Cycle 3947:
Completed 11/22

Clock Cycle 3948:
Completed 12/22

Clock Cycle 3949:
Completed 13/22

Clock Cycle 3950:
Completed 14/22

Clock Cycle 3951:
Completed 15/22

Clock Cycle 3952:
Completed 16/22

Clock Cycle 3953:
Completed 17/22

Clock Cycle 3954:
Completed 18/22

Clock Cycle 3955:
Completed 19/22

Clock Cycle 3956:
Completed 20/22

Clock Cycle 3957:
Completed 21/22

Clock Cycle 3958:
Completed 22/22
Finished Instruction sw 480 0 on Line 1069

Clock Cycle 3959:
Started lw 804 $t4 on Line 1074
Completed 1/2

Clock Cycle 3960:
Completed 2/2
$t4 = 0
Finished Instruction lw 804 $t4 on Line 1074

Clock Cycle 3961:
Started lw 2312 $t1 on Line 1075
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2492 $t4 on Line 1077

Clock Cycle 3962:
Completed 2/22

Clock Cycle 3963:
Completed 3/22

Clock Cycle 3964:
Completed 4/22

Clock Cycle 3965:
Completed 5/22

Clock Cycle 3966:
Completed 6/22

Clock Cycle 3967:
Completed 7/22

Clock Cycle 3968:
Completed 8/22

Clock Cycle 3969:
Completed 9/22

Clock Cycle 3970:
Completed 10/22

Clock Cycle 3971:
Completed 11/22

Clock Cycle 3972:
Completed 12/22

Clock Cycle 3973:
Completed 13/22

Clock Cycle 3974:
Completed 14/22

Clock Cycle 3975:
Completed 15/22

Clock Cycle 3976:
Completed 16/22

Clock Cycle 3977:
Completed 17/22

Clock Cycle 3978:
Completed 18/22

Clock Cycle 3979:
Completed 19/22

Clock Cycle 3980:
Completed 20/22

Clock Cycle 3981:
Completed 21/22

Clock Cycle 3982:
Completed 22/22
$t1 = 0
Finished Instruction lw 2312 $t1 on Line 1075

Clock Cycle 3983:
Started lw 2492 $t4 on Line 1077
Completed 1/2

Clock Cycle 3984:
Completed 2/2
$t4 = 0
Finished Instruction lw 2492 $t4 on Line 1077

Clock Cycle 3985:
slt$t2,$t4,$t3
$t2 = 1

Clock Cycle 3986:
add$t2,$t4,$t1
$t2 = 0

Clock Cycle 3987:
addi$t3,$t3,3816
$t3 = 4968

Clock Cycle 3988:
add$t4,$t3,$t0
$t4 = 8568

Clock Cycle 3989:
addi$t3,$t3,164
$t3 = 5132

Clock Cycle 3990:
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 3991:
addi$t0,$t0,3600
$t0 = 7200

Clock Cycle 3992:
DRAM Request(Read) Issued for lw 1188 $t4 on Line 1085

Clock Cycle 3993:
Started lw 1188 $t4 on Line 1085
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 3994:
Completed 2/12

Clock Cycle 3995:
Completed 3/12

Clock Cycle 3996:
Completed 4/12

Clock Cycle 3997:
Completed 5/12

Clock Cycle 3998:
Completed 6/12

Clock Cycle 3999:
Completed 7/12

Clock Cycle 4000:
Completed 8/12

Clock Cycle 4001:
Completed 9/12

Clock Cycle 4002:
Completed 10/12

Clock Cycle 4003:
Completed 11/12

Clock Cycle 4004:
Completed 12/12
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 1085

Clock Cycle 4005:
slt$t4,$t2,$t0
$t4 = 1

Clock Cycle 4006:
mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4007:
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 4008:
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 4009:
add$t4,$t4,$t0
$t4 = 7200

Clock Cycle 4010:
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 4011:
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 4012:
addi$t2,$t4,3196
$t2 = 10396

Clock Cycle 4013:
mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4014:
mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 4015:
DRAM Request(Read) Issued for lw 1088 $t0 on Line 1097

Clock Cycle 4016:
Started lw 1088 $t0 on Line 1097
Completed 1/2
DRAM Request(Write) Issued for sw 552 0 on Line 1098

Clock Cycle 4017:
Completed 2/2
$t0 = 1
Finished Instruction lw 1088 $t0 on Line 1097

Clock Cycle 4018:
Started sw 552 0 on Line 1098
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t1,$t0
$t0 = 1

Clock Cycle 4019:
Completed 2/12
DRAM Request(Read) Issued for lw 1300 $t4 on Line 1100

Clock Cycle 4020:
Completed 3/12

Clock Cycle 4021:
Completed 4/12

Clock Cycle 4022:
Completed 5/12

Clock Cycle 4023:
Completed 6/12

Clock Cycle 4024:
Completed 7/12

Clock Cycle 4025:
Completed 8/12

Clock Cycle 4026:
Completed 9/12

Clock Cycle 4027:
Completed 10/12

Clock Cycle 4028:
Completed 11/12

Clock Cycle 4029:
Completed 12/12
Finished Instruction sw 552 0 on Line 1098

Clock Cycle 4030:
Started lw 1300 $t4 on Line 1100
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4031:
Completed 2/22

Clock Cycle 4032:
Completed 3/22

Clock Cycle 4033:
Completed 4/22

Clock Cycle 4034:
Completed 5/22

Clock Cycle 4035:
Completed 6/22

Clock Cycle 4036:
Completed 7/22

Clock Cycle 4037:
Completed 8/22

Clock Cycle 4038:
Completed 9/22

Clock Cycle 4039:
Completed 10/22

Clock Cycle 4040:
Completed 11/22

Clock Cycle 4041:
Completed 12/22

Clock Cycle 4042:
Completed 13/22

Clock Cycle 4043:
Completed 14/22

Clock Cycle 4044:
Completed 15/22

Clock Cycle 4045:
Completed 16/22

Clock Cycle 4046:
Completed 17/22

Clock Cycle 4047:
Completed 18/22

Clock Cycle 4048:
Completed 19/22

Clock Cycle 4049:
Completed 20/22

Clock Cycle 4050:
Completed 21/22

Clock Cycle 4051:
Completed 22/22
$t4 = 0
Finished Instruction lw 1300 $t4 on Line 1100

Clock Cycle 4052:
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4053:
add$t1,$t1,$t1
$t1 = 0

Clock Cycle 4054:
DRAM Request(Read) Issued for lw 1000 $t4 on Line 1103

Clock Cycle 4055:
Started lw 1000 $t4 on Line 1103
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4056:
Completed 2/12

Clock Cycle 4057:
Completed 3/12

Clock Cycle 4058:
Completed 4/12

Clock Cycle 4059:
Completed 5/12

Clock Cycle 4060:
Completed 6/12

Clock Cycle 4061:
Completed 7/12

Clock Cycle 4062:
Completed 8/12

Clock Cycle 4063:
Completed 9/12

Clock Cycle 4064:
Completed 10/12

Clock Cycle 4065:
Completed 11/12

Clock Cycle 4066:
Completed 12/12
$t4 = 0
Finished Instruction lw 1000 $t4 on Line 1103

Clock Cycle 4067:
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4068:
addi$t2,$t1,2416
$t2 = 2416

Clock Cycle 4069:
sub$t2,$t2,$t3
$t2 = 2416

Clock Cycle 4070:
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4071:
sub$t0,$t0,$t4
$t0 = 1

Clock Cycle 4072:
add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4073:
DRAM Request(Read) Issued for lw 96 $t1 on Line 1110

Clock Cycle 4074:
Started lw 96 $t1 on Line 1110
Completed 1/2
add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4075:
Completed 2/2
$t1 = -27878399
Finished Instruction lw 96 $t1 on Line 1110
DRAM Request(Read) Issued for lw 1284 $t2 on Line 1112

Clock Cycle 4076:
Started lw 1284 $t2 on Line 1112
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4077:
Completed 2/12

Clock Cycle 4078:
Completed 3/12

Clock Cycle 4079:
Completed 4/12

Clock Cycle 4080:
Completed 5/12

Clock Cycle 4081:
Completed 6/12

Clock Cycle 4082:
Completed 7/12

Clock Cycle 4083:
Completed 8/12

Clock Cycle 4084:
Completed 9/12

Clock Cycle 4085:
Completed 10/12

Clock Cycle 4086:
Completed 11/12

Clock Cycle 4087:
Completed 12/12
$t2 = 0
Finished Instruction lw 1284 $t2 on Line 1112

Clock Cycle 4088:
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 4089:
addi$t0,$t1,1588
$t0 = -27876811

Clock Cycle 4090:
add$t4,$t2,$t1
$t4 = -27878399

Clock Cycle 4091:
add$t1,$t3,$t2
$t1 = 1

Clock Cycle 4092:
slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 4093:
addi$t3,$t3,3072
$t3 = 3072

Clock Cycle 4094:
DRAM Request(Read) Issued for lw 1944 $t0 on Line 1119

Clock Cycle 4095:
Started lw 1944 $t0 on Line 1119
Completed 1/2
mul$t3,$t1,$t1
$t3 = 1

Clock Cycle 4096:
Completed 2/2
$t0 = 0
Finished Instruction lw 1944 $t0 on Line 1119
DRAM Request(Write) Issued for sw 920 -27878399 on Line 1121

Clock Cycle 4097:
Started sw 920 -27878399 on Line 1121
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1600 0 on Line 1122

Clock Cycle 4098:
Completed 2/12
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4099:
Completed 3/12
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 4100:
Completed 4/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4101:
Completed 5/12
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 4102:
Completed 6/12
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4103:
Completed 7/12
sub$t4,$t2,$t3
$t4 = -1

Clock Cycle 4104:
Completed 8/12
slt$t1,$t0,$t4
$t1 = 0

Clock Cycle 4105:
Completed 9/12
addi$t0,$t4,2236
$t0 = 2235

Clock Cycle 4106:
Completed 10/12
addi$t0,$t4,1812
$t0 = 1811

Clock Cycle 4107:
Completed 11/12
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4108:
Completed 12/12
Finished Instruction sw 920 -27878399 on Line 1121
add$t3,$t1,$t0
$t3 = 1811

Clock Cycle 4109:
Started sw 1600 0 on Line 1122
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3548 $t1 on Line 1134

Clock Cycle 4110:
Completed 2/22
DRAM Request(Read) Issued for lw 720 $t0 on Line 1135

Clock Cycle 4111:
Completed 3/22

Clock Cycle 4112:
Completed 4/22

Clock Cycle 4113:
Completed 5/22

Clock Cycle 4114:
Completed 6/22

Clock Cycle 4115:
Completed 7/22

Clock Cycle 4116:
Completed 8/22

Clock Cycle 4117:
Completed 9/22

Clock Cycle 4118:
Completed 10/22
Memory at 920 = -27878399

Clock Cycle 4119:
Completed 11/22

Clock Cycle 4120:
Completed 12/22

Clock Cycle 4121:
Completed 13/22

Clock Cycle 4122:
Completed 14/22

Clock Cycle 4123:
Completed 15/22

Clock Cycle 4124:
Completed 16/22

Clock Cycle 4125:
Completed 17/22

Clock Cycle 4126:
Completed 18/22

Clock Cycle 4127:
Completed 19/22

Clock Cycle 4128:
Completed 20/22

Clock Cycle 4129:
Completed 21/22

Clock Cycle 4130:
Completed 22/22
Finished Instruction sw 1600 0 on Line 1122

Clock Cycle 4131:
Started lw 720 $t0 on Line 1135
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4132:
Completed 2/22

Clock Cycle 4133:
Completed 3/22

Clock Cycle 4134:
Completed 4/22

Clock Cycle 4135:
Completed 5/22

Clock Cycle 4136:
Completed 6/22

Clock Cycle 4137:
Completed 7/22

Clock Cycle 4138:
Completed 8/22

Clock Cycle 4139:
Completed 9/22

Clock Cycle 4140:
Completed 10/22

Clock Cycle 4141:
Completed 11/22

Clock Cycle 4142:
Completed 12/22

Clock Cycle 4143:
Completed 13/22

Clock Cycle 4144:
Completed 14/22

Clock Cycle 4145:
Completed 15/22

Clock Cycle 4146:
Completed 16/22

Clock Cycle 4147:
Completed 17/22

Clock Cycle 4148:
Completed 18/22

Clock Cycle 4149:
Completed 19/22

Clock Cycle 4150:
Completed 20/22

Clock Cycle 4151:
Completed 21/22

Clock Cycle 4152:
Completed 22/22
$t0 = 0
Finished Instruction lw 720 $t0 on Line 1135

Clock Cycle 4153:
Started lw 3548 $t1 on Line 1134
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t0,184
$t4 = 184

Clock Cycle 4154:
Completed 2/12
sub$t2,$t3,$t2
$t2 = 1811

Clock Cycle 4155:
Completed 3/12

Clock Cycle 4156:
Completed 4/12

Clock Cycle 4157:
Completed 5/12

Clock Cycle 4158:
Completed 6/12

Clock Cycle 4159:
Completed 7/12

Clock Cycle 4160:
Completed 8/12

Clock Cycle 4161:
Completed 9/12

Clock Cycle 4162:
Completed 10/12

Clock Cycle 4163:
Completed 11/12

Clock Cycle 4164:
Completed 12/12
$t1 = 0
Finished Instruction lw 3548 $t1 on Line 1134

Clock Cycle 4165:
addi$t1,$t2,1256
$t1 = 3067

Clock Cycle 4166:
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 4167:
mul$t3,$t3,$t0
$t3 = 0

Clock Cycle 4168:
add$t4,$t2,$t1
$t4 = 4878

Clock Cycle 4169:
DRAM Request(Write) Issued for sw 2444 0 on Line 1142

Clock Cycle 4170:
Started sw 2444 0 on Line 1142
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t2,3196
$t2 = 5007

Clock Cycle 4171:
Completed 2/12
add$t3,$t0,$t1
$t3 = 3067

Clock Cycle 4172:
Completed 3/12
mul$t2,$t4,$t1
$t2 = 14960826

Clock Cycle 4173:
Completed 4/12
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 4174:
Completed 5/12
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 4175:
Completed 6/12
sub$t2,$t2,$t0
$t2 = 14960825

Clock Cycle 4176:
Completed 7/12
DRAM Request(Write) Issued for sw 2984 1 on Line 1149

Clock Cycle 4177:
Completed 8/12
sub$t2,$t2,$t4
$t2 = 14955947

Clock Cycle 4178:
Completed 9/12
addi$t4,$t0,2620
$t4 = 2621

Clock Cycle 4179:
Completed 10/12
add$t3,$t3,$t4
$t3 = 2622

Clock Cycle 4180:
Completed 11/12
add$t0,$t0,$t2
$t0 = 14955948

Clock Cycle 4181:
Completed 12/12
Finished Instruction sw 2444 0 on Line 1142
sub$t4,$t4,$t3
$t4 = -1

Clock Cycle 4182:
Started sw 2984 1 on Line 1149
Completed 1/2
DRAM Request(Read) Issued for lw 1088 $t3 on Line 1155

Clock Cycle 4183:
Completed 2/2
Finished Instruction sw 2984 1 on Line 1149
addi$t2,$t2,1264
$t2 = 14957211

Clock Cycle 4184:
Started lw 1088 $t3 on Line 1155
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4185:
Completed 2/22

Clock Cycle 4186:
Completed 3/22

Clock Cycle 4187:
Completed 4/22

Clock Cycle 4188:
Completed 5/22

Clock Cycle 4189:
Completed 6/22

Clock Cycle 4190:
Completed 7/22

Clock Cycle 4191:
Completed 8/22

Clock Cycle 4192:
Completed 9/22

Clock Cycle 4193:
Completed 10/22
Memory at 2984 = 1

Clock Cycle 4194:
Completed 11/22

Clock Cycle 4195:
Completed 12/22

Clock Cycle 4196:
Completed 13/22

Clock Cycle 4197:
Completed 14/22

Clock Cycle 4198:
Completed 15/22

Clock Cycle 4199:
Completed 16/22

Clock Cycle 4200:
Completed 17/22

Clock Cycle 4201:
Completed 18/22

Clock Cycle 4202:
Completed 19/22

Clock Cycle 4203:
Completed 20/22

Clock Cycle 4204:
Completed 21/22

Clock Cycle 4205:
Completed 22/22
$t3 = 1
Finished Instruction lw 1088 $t3 on Line 1155

Clock Cycle 4206:
mul$t4,$t0,$t3
$t4 = 14955948

Clock Cycle 4207:
DRAM Request(Write) Issued for sw 352 14955948 on Line 1158

Clock Cycle 4208:
Started sw 352 14955948 on Line 1158
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3724 14955948 on Line 1159

Clock Cycle 4209:
Completed 2/12
DRAM Request(Write) Issued for sw 2008 3067 on Line 1160

Clock Cycle 4210:
Completed 3/12
add$t0,$t1,$t3
$t0 = 3068

Clock Cycle 4211:
Completed 4/12
DRAM Request(Read) Issued for lw 3884 $t2 on Line 1162

Clock Cycle 4212:
Completed 5/12
DRAM Request(Write) Issued for sw 2352 14955948 on Line 1163

Clock Cycle 4213:
Completed 6/12

Clock Cycle 4214:
Completed 7/12

Clock Cycle 4215:
Completed 8/12

Clock Cycle 4216:
Completed 9/12

Clock Cycle 4217:
Completed 10/12

Clock Cycle 4218:
Completed 11/12

Clock Cycle 4219:
Completed 12/12
Finished Instruction sw 352 14955948 on Line 1158

Clock Cycle 4220:
Started sw 3724 14955948 on Line 1159
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4221:
Completed 2/22

Clock Cycle 4222:
Completed 3/22

Clock Cycle 4223:
Completed 4/22

Clock Cycle 4224:
Completed 5/22

Clock Cycle 4225:
Completed 6/22

Clock Cycle 4226:
Completed 7/22

Clock Cycle 4227:
Completed 8/22

Clock Cycle 4228:
Completed 9/22

Clock Cycle 4229:
Completed 10/22
Memory at 352 = 14955948

Clock Cycle 4230:
Completed 11/22

Clock Cycle 4231:
Completed 12/22

Clock Cycle 4232:
Completed 13/22

Clock Cycle 4233:
Completed 14/22

Clock Cycle 4234:
Completed 15/22

Clock Cycle 4235:
Completed 16/22

Clock Cycle 4236:
Completed 17/22

Clock Cycle 4237:
Completed 18/22

Clock Cycle 4238:
Completed 19/22

Clock Cycle 4239:
Completed 20/22

Clock Cycle 4240:
Completed 21/22

Clock Cycle 4241:
Completed 22/22
Finished Instruction sw 3724 14955948 on Line 1159

Clock Cycle 4242:
Started lw 3884 $t2 on Line 1162
Completed 1/2

Clock Cycle 4243:
Completed 2/2
$t2 = 0
Finished Instruction lw 3884 $t2 on Line 1162

Clock Cycle 4244:
Started sw 2008 3067 on Line 1160
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2024 0 on Line 1164

Clock Cycle 4245:
Completed 2/22
DRAM Request(Read) Issued for lw 4000 $t3 on Line 1165

Clock Cycle 4246:
Completed 3/22
mul$t4,$t1,$t0
$t4 = 9409556

Clock Cycle 4247:
Completed 4/22

Clock Cycle 4248:
Completed 5/22

Clock Cycle 4249:
Completed 6/22

Clock Cycle 4250:
Completed 7/22

Clock Cycle 4251:
Completed 8/22

Clock Cycle 4252:
Completed 9/22

Clock Cycle 4253:
Completed 10/22
Memory at 3724 = 14955948

Clock Cycle 4254:
Completed 11/22

Clock Cycle 4255:
Completed 12/22

Clock Cycle 4256:
Completed 13/22

Clock Cycle 4257:
Completed 14/22

Clock Cycle 4258:
Completed 15/22

Clock Cycle 4259:
Completed 16/22

Clock Cycle 4260:
Completed 17/22

Clock Cycle 4261:
Completed 18/22

Clock Cycle 4262:
Completed 19/22

Clock Cycle 4263:
Completed 20/22

Clock Cycle 4264:
Completed 21/22

Clock Cycle 4265:
Completed 22/22
Finished Instruction sw 2008 3067 on Line 1160

Clock Cycle 4266:
Started sw 2024 0 on Line 1164
Completed 1/2

Clock Cycle 4267:
Completed 2/2
Finished Instruction sw 2024 0 on Line 1164

Clock Cycle 4268:
Started lw 4000 $t3 on Line 1165
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4269:
Completed 2/22

Clock Cycle 4270:
Completed 3/22

Clock Cycle 4271:
Completed 4/22

Clock Cycle 4272:
Completed 5/22

Clock Cycle 4273:
Completed 6/22

Clock Cycle 4274:
Completed 7/22

Clock Cycle 4275:
Completed 8/22

Clock Cycle 4276:
Completed 9/22

Clock Cycle 4277:
Completed 10/22
Memory at 2008 = 3067

Clock Cycle 4278:
Completed 11/22

Clock Cycle 4279:
Completed 12/22

Clock Cycle 4280:
Completed 13/22

Clock Cycle 4281:
Completed 14/22

Clock Cycle 4282:
Completed 15/22

Clock Cycle 4283:
Completed 16/22

Clock Cycle 4284:
Completed 17/22

Clock Cycle 4285:
Completed 18/22

Clock Cycle 4286:
Completed 19/22

Clock Cycle 4287:
Completed 20/22

Clock Cycle 4288:
Completed 21/22

Clock Cycle 4289:
Completed 22/22
$t3 = 0
Finished Instruction lw 4000 $t3 on Line 1165

Clock Cycle 4290:
Started sw 2352 14955948 on Line 1163
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 4291:
Completed 2/12
DRAM Request(Write) Issued for sw 720 0 on Line 1168

Clock Cycle 4292:
Completed 3/12
add$t3,$t3,$t4
$t3 = 9409556

Clock Cycle 4293:
Completed 4/12
DRAM Request(Write) Issued for sw 96 9409556 on Line 1170

Clock Cycle 4294:
Completed 5/12
addi$t1,$t4,1760
$t1 = 9411316

Clock Cycle 4295:
Completed 6/12
DRAM Request(Read) Issued for lw 2380 $t0 on Line 1172

Clock Cycle 4296:
Completed 7/12
mul$t2,$t2,$t4
$t2 = 0

Clock Cycle 4297:
Completed 8/12
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 4298:
Completed 9/12
DRAM Request(Write) Issued for sw 3560 9411316 on Line 1175

Clock Cycle 4299:
Completed 10/12
add$t1,$t2,$t1
$t1 = 9411316

Clock Cycle 4300:
Completed 11/12
add$t3,$t3,$t2
$t3 = 9409556

Clock Cycle 4301:
Completed 12/12
Finished Instruction sw 2352 14955948 on Line 1163
DRAM Request(Write) Issued for sw 1000 0 on Line 1178

Clock Cycle 4302:
Started lw 2380 $t0 on Line 1172
Completed 1/2
DRAM Request(Read) Issued for lw 2056 $t2 on Line 1179

Clock Cycle 4303:
Completed 2/2
$t0 = 0
Finished Instruction lw 2380 $t0 on Line 1172
DRAM Request(Write) Issued for sw 1860 9409556 on Line 1180

Clock Cycle 4304:
Started lw 2056 $t2 on Line 1179
Completed 1/2
DRAM Request(Read) Issued for lw 340 $t1 on Line 1181

Clock Cycle 4305:
Completed 2/2
$t2 = 0
Finished Instruction lw 2056 $t2 on Line 1179

Clock Cycle 4306:
Started sw 720 0 on Line 1168
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4307:
Completed 2/22

Clock Cycle 4308:
Completed 3/22

Clock Cycle 4309:
Completed 4/22

Clock Cycle 4310:
Completed 5/22

Clock Cycle 4311:
Completed 6/22

Clock Cycle 4312:
Completed 7/22

Clock Cycle 4313:
Completed 8/22

Clock Cycle 4314:
Completed 9/22

Clock Cycle 4315:
Completed 10/22
Memory at 2352 = 14955948

Clock Cycle 4316:
Completed 11/22

Clock Cycle 4317:
Completed 12/22

Clock Cycle 4318:
Completed 13/22

Clock Cycle 4319:
Completed 14/22

Clock Cycle 4320:
Completed 15/22

Clock Cycle 4321:
Completed 16/22

Clock Cycle 4322:
Completed 17/22

Clock Cycle 4323:
Completed 18/22

Clock Cycle 4324:
Completed 19/22

Clock Cycle 4325:
Completed 20/22

Clock Cycle 4326:
Completed 21/22

Clock Cycle 4327:
Completed 22/22
Finished Instruction sw 720 0 on Line 1168

Clock Cycle 4328:
Started lw 340 $t1 on Line 1181
Completed 1/2

Clock Cycle 4329:
Completed 2/2
$t1 = 0
Finished Instruction lw 340 $t1 on Line 1181

Clock Cycle 4330:
Started sw 96 9409556 on Line 1170
Completed 1/2
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 4331:
Completed 2/2
Finished Instruction sw 96 9409556 on Line 1170
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 4332:
Started sw 1000 0 on Line 1178
Completed 1/2
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 4333:
Completed 2/2
Finished Instruction sw 1000 0 on Line 1178
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 4334:
Started sw 3560 9411316 on Line 1175
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 4335:
Completed 2/22
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 4336:
Completed 3/22
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 4337:
Completed 4/22
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 4338:
Completed 5/22
sub$t3,$t4,$t0
$t3 = 0

Clock Cycle 4339:
Completed 6/22
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 4340:
Completed 7/22
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 4341:
Completed 8/22
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 4342:
Completed 9/22
addi$t0,$t4,3868
$t0 = 3868

Clock Cycle 4343:
Completed 10/22
Memory at 96 = 9409556
sub$t4,$t4,$t0
$t4 = -3868

Clock Cycle 4344:
Completed 11/22
slt$t3,$t2,$t3
$t3 = 0

Clock Cycle 4345:
Completed 12/22
DRAM Request(Read) Issued for lw 1900 $t3 on Line 1197

Clock Cycle 4346:
Completed 13/22
add$t1,$t1,$t0
$t1 = 3868

Clock Cycle 4347:
Completed 14/22

Clock Cycle 4348:
Completed 15/22

Clock Cycle 4349:
Completed 16/22

Clock Cycle 4350:
Completed 17/22

Clock Cycle 4351:
Completed 18/22

Clock Cycle 4352:
Completed 19/22

Clock Cycle 4353:
Completed 20/22

Clock Cycle 4354:
Completed 21/22

Clock Cycle 4355:
Completed 22/22
Finished Instruction sw 3560 9411316 on Line 1175

Clock Cycle 4356:
Started sw 1860 9409556 on Line 1180
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4357:
Completed 2/22

Clock Cycle 4358:
Completed 3/22

Clock Cycle 4359:
Completed 4/22

Clock Cycle 4360:
Completed 5/22

Clock Cycle 4361:
Completed 6/22

Clock Cycle 4362:
Completed 7/22

Clock Cycle 4363:
Completed 8/22

Clock Cycle 4364:
Completed 9/22

Clock Cycle 4365:
Completed 10/22
Memory at 3560 = 9411316

Clock Cycle 4366:
Completed 11/22

Clock Cycle 4367:
Completed 12/22

Clock Cycle 4368:
Completed 13/22

Clock Cycle 4369:
Completed 14/22

Clock Cycle 4370:
Completed 15/22

Clock Cycle 4371:
Completed 16/22

Clock Cycle 4372:
Completed 17/22

Clock Cycle 4373:
Completed 18/22

Clock Cycle 4374:
Completed 19/22

Clock Cycle 4375:
Completed 20/22

Clock Cycle 4376:
Completed 21/22

Clock Cycle 4377:
Completed 22/22
Finished Instruction sw 1860 9409556 on Line 1180

Clock Cycle 4378:
Started lw 1900 $t3 on Line 1197
Completed 1/2

Clock Cycle 4379:
Completed 2/2
$t3 = 0
Finished Instruction lw 1900 $t3 on Line 1197

Clock Cycle 4380:
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4381:
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 4382:
DRAM Request(Read) Issued for lw 3284 $t0 on Line 1201

Clock Cycle 4383:
Started lw 3284 $t0 on Line 1201
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4384:
Completed 2/22

Clock Cycle 4385:
Completed 3/22

Clock Cycle 4386:
Completed 4/22

Clock Cycle 4387:
Completed 5/22

Clock Cycle 4388:
Completed 6/22

Clock Cycle 4389:
Completed 7/22

Clock Cycle 4390:
Completed 8/22

Clock Cycle 4391:
Completed 9/22

Clock Cycle 4392:
Completed 10/22
Memory at 1860 = 9409556

Clock Cycle 4393:
Completed 11/22

Clock Cycle 4394:
Completed 12/22

Clock Cycle 4395:
Completed 13/22

Clock Cycle 4396:
Completed 14/22

Clock Cycle 4397:
Completed 15/22

Clock Cycle 4398:
Completed 16/22

Clock Cycle 4399:
Completed 17/22

Clock Cycle 4400:
Completed 18/22

Clock Cycle 4401:
Completed 19/22

Clock Cycle 4402:
Completed 20/22

Clock Cycle 4403:
Completed 21/22

Clock Cycle 4404:
Completed 22/22
$t0 = 0
Finished Instruction lw 3284 $t0 on Line 1201

Clock Cycle 4405:
addi$t0,$t0,3908
$t0 = 3908

Clock Cycle 4406:
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 4407:
slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 4408:
add$t4,$t2,$t4
$t4 = 0

Clock Cycle 4409:
DRAM Request(Read) Issued for lw 2464 $t0 on Line 1206

Clock Cycle 4410:
Started lw 2464 $t0 on Line 1206
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add$t4,$t2,$t2
$t4 = 0

Clock Cycle 4411:
Completed 2/12
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 4412:
Completed 3/12

Clock Cycle 4413:
Completed 4/12

Clock Cycle 4414:
Completed 5/12

Clock Cycle 4415:
Completed 6/12

Clock Cycle 4416:
Completed 7/12

Clock Cycle 4417:
Completed 8/12

Clock Cycle 4418:
Completed 9/12

Clock Cycle 4419:
Completed 10/12

Clock Cycle 4420:
Completed 11/12

Clock Cycle 4421:
Completed 12/12
$t0 = 0
Finished Instruction lw 2464 $t0 on Line 1206

Clock Cycle 4422:
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 4423:
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 4424:
mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 4425:
slt$t1,$t0,$t2
$t1 = 0

Clock Cycle 4426:
addi$t0,$t0,2840
$t0 = 2840

Clock Cycle 4427:
addi$t4,$t4,2312
$t4 = 2312

Clock Cycle 4428:
DRAM Request(Write) Issued for sw 2868 2312 on Line 1215

Clock Cycle 4429:
Started sw 2868 2312 on Line 1215
Completed 1/2
addi$t4,$t1,872
$t4 = 872

Clock Cycle 4430:
Completed 2/2
Finished Instruction sw 2868 2312 on Line 1215
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 4431:
sub$t0,$t4,$t1
$t0 = 872

Clock Cycle 4432:
addi$t3,$t0,1404
$t3 = 2276

Clock Cycle 4433:
sub$t1,$t3,$t0
$t1 = 1404

Clock Cycle 4434:
slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 4435:
DRAM Request(Read) Issued for lw 972 $t3 on Line 1222

Clock Cycle 4436:
Started lw 972 $t3 on Line 1222
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t4,$t1,$t0
$t4 = -871

Clock Cycle 4437:
Completed 2/22
addi$t1,$t1,556
$t1 = 557

Clock Cycle 4438:
Completed 3/22
sub$t0,$t4,$t0
$t0 = -1743

Clock Cycle 4439:
Completed 4/22

Clock Cycle 4440:
Completed 5/22

Clock Cycle 4441:
Completed 6/22

Clock Cycle 4442:
Completed 7/22

Clock Cycle 4443:
Completed 8/22

Clock Cycle 4444:
Completed 9/22

Clock Cycle 4445:
Completed 10/22
Memory at 2868 = 2312

Clock Cycle 4446:
Completed 11/22

Clock Cycle 4447:
Completed 12/22

Clock Cycle 4448:
Completed 13/22

Clock Cycle 4449:
Completed 14/22

Clock Cycle 4450:
Completed 15/22

Clock Cycle 4451:
Completed 16/22

Clock Cycle 4452:
Completed 17/22

Clock Cycle 4453:
Completed 18/22

Clock Cycle 4454:
Completed 19/22

Clock Cycle 4455:
Completed 20/22

Clock Cycle 4456:
Completed 21/22

Clock Cycle 4457:
Completed 22/22
$t3 = 0
Finished Instruction lw 972 $t3 on Line 1222

Clock Cycle 4458:
add$t1,$t1,$t3
$t1 = 557

Clock Cycle 4459:
sub$t3,$t3,$t4
$t3 = 871

Clock Cycle 4460:
DRAM Request(Write) Issued for sw 3464 0 on Line 1228

Clock Cycle 4461:
Started sw 3464 0 on Line 1228
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t2,$t2,$t4
$t2 = -871

Clock Cycle 4462:
Completed 2/12
mul$t0,$t3,$t3
$t0 = 758641

Clock Cycle 4463:
Completed 3/12
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 4464:
Completed 4/12
addi$t4,$t3,28
$t4 = 899

Clock Cycle 4465:
Completed 5/12
DRAM Request(Write) Issued for sw 1760 871 on Line 1233

Clock Cycle 4466:
Completed 6/12
mul$t0,$t0,$t3
$t0 = 660776311

Clock Cycle 4467:
Completed 7/12
mul$t3,$t3,$t2
$t3 = 871

Clock Cycle 4468:
Completed 8/12
mul$t3,$t2,$t1
$t3 = 557

Clock Cycle 4469:
Completed 9/12
DRAM Request(Write) Issued for sw 2644 660776311 on Line 1237

Clock Cycle 4470:
Completed 10/12
addi$t1,$t3,944
$t1 = 1501

Clock Cycle 4471:
Completed 11/12
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 4472:
Completed 12/12
Finished Instruction sw 3464 0 on Line 1228
add$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4473:
Started sw 1760 871 on Line 1233
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,328
$t2 = 1829

Clock Cycle 4474:
Completed 2/22
DRAM Request(Read) Issued for lw 2564 $t4 on Line 1242

Clock Cycle 4475:
Completed 3/22
mul$t2,$t0,$t2
$t2 = 1674062643

Clock Cycle 4476:
Completed 4/22

Clock Cycle 4477:
Completed 5/22

Clock Cycle 4478:
Completed 6/22

Clock Cycle 4479:
Completed 7/22

Clock Cycle 4480:
Completed 8/22

Clock Cycle 4481:
Completed 9/22

Clock Cycle 4482:
Completed 10/22

Clock Cycle 4483:
Completed 11/22

Clock Cycle 4484:
Completed 12/22

Clock Cycle 4485:
Completed 13/22

Clock Cycle 4486:
Completed 14/22

Clock Cycle 4487:
Completed 15/22

Clock Cycle 4488:
Completed 16/22

Clock Cycle 4489:
Completed 17/22

Clock Cycle 4490:
Completed 18/22

Clock Cycle 4491:
Completed 19/22

Clock Cycle 4492:
Completed 20/22

Clock Cycle 4493:
Completed 21/22

Clock Cycle 4494:
Completed 22/22
Finished Instruction sw 1760 871 on Line 1233

Clock Cycle 4495:
Started sw 2644 660776311 on Line 1237
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4496:
Completed 2/22

Clock Cycle 4497:
Completed 3/22

Clock Cycle 4498:
Completed 4/22

Clock Cycle 4499:
Completed 5/22

Clock Cycle 4500:
Completed 6/22

Clock Cycle 4501:
Completed 7/22

Clock Cycle 4502:
Completed 8/22

Clock Cycle 4503:
Completed 9/22

Clock Cycle 4504:
Completed 10/22
Memory at 1760 = 871

Clock Cycle 4505:
Completed 11/22

Clock Cycle 4506:
Completed 12/22

Clock Cycle 4507:
Completed 13/22

Clock Cycle 4508:
Completed 14/22

Clock Cycle 4509:
Completed 15/22

Clock Cycle 4510:
Completed 16/22

Clock Cycle 4511:
Completed 17/22

Clock Cycle 4512:
Completed 18/22

Clock Cycle 4513:
Completed 19/22

Clock Cycle 4514:
Completed 20/22

Clock Cycle 4515:
Completed 21/22

Clock Cycle 4516:
Completed 22/22
Finished Instruction sw 2644 660776311 on Line 1237

Clock Cycle 4517:
Started lw 2564 $t4 on Line 1242
Completed 1/2

Clock Cycle 4518:
Completed 2/2
$t4 = 0
Finished Instruction lw 2564 $t4 on Line 1242

Clock Cycle 4519:
mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 4520:
DRAM Request(Read) Issued for lw 1088 $t2 on Line 1245

Clock Cycle 4521:
Started lw 1088 $t2 on Line 1245
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4522:
Completed 2/22

Clock Cycle 4523:
Completed 3/22

Clock Cycle 4524:
Completed 4/22

Clock Cycle 4525:
Completed 5/22

Clock Cycle 4526:
Completed 6/22

Clock Cycle 4527:
Completed 7/22

Clock Cycle 4528:
Completed 8/22

Clock Cycle 4529:
Completed 9/22

Clock Cycle 4530:
Completed 10/22
Memory at 2644 = 660776311

Clock Cycle 4531:
Completed 11/22

Clock Cycle 4532:
Completed 12/22

Clock Cycle 4533:
Completed 13/22

Clock Cycle 4534:
Completed 14/22

Clock Cycle 4535:
Completed 15/22

Clock Cycle 4536:
Completed 16/22

Clock Cycle 4537:
Completed 17/22

Clock Cycle 4538:
Completed 18/22

Clock Cycle 4539:
Completed 19/22

Clock Cycle 4540:
Completed 20/22

Clock Cycle 4541:
Completed 21/22

Clock Cycle 4542:
Completed 22/22
$t2 = 1
Finished Instruction lw 1088 $t2 on Line 1245

Clock Cycle 4543:
DRAM Request(Write) Issued for sw 3188 1 on Line 1246

Clock Cycle 4544:
Started sw 3188 1 on Line 1246
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4545:
Completed 2/12
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 4546:
Completed 3/12
slt$t1,$t4,$t1
$t1 = 1

Clock Cycle 4547:
Completed 4/12
slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 4548:
Completed 5/12
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 4549:
Completed 6/12
DRAM Request(Write) Issued for sw 3544 0 on Line 1252

Clock Cycle 4550:
Completed 7/12
DRAM Request(Read) Issued for lw 2104 $t0 on Line 1253

Clock Cycle 4551:
Completed 8/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 4552:
Completed 9/12

Clock Cycle 4553:
Completed 10/12

Clock Cycle 4554:
Completed 11/12

Clock Cycle 4555:
Completed 12/12
Finished Instruction sw 3188 1 on Line 1246

Clock Cycle 4556:
Started sw 3544 0 on Line 1252
Completed 1/2

Clock Cycle 4557:
Completed 2/2
Finished Instruction sw 3544 0 on Line 1252

Clock Cycle 4558:
Started lw 2104 $t0 on Line 1253
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4559:
Completed 2/22

Clock Cycle 4560:
Completed 3/22

Clock Cycle 4561:
Completed 4/22

Clock Cycle 4562:
Completed 5/22

Clock Cycle 4563:
Completed 6/22

Clock Cycle 4564:
Completed 7/22

Clock Cycle 4565:
Completed 8/22

Clock Cycle 4566:
Completed 9/22

Clock Cycle 4567:
Completed 10/22
Memory at 3188 = 1

Clock Cycle 4568:
Completed 11/22

Clock Cycle 4569:
Completed 12/22

Clock Cycle 4570:
Completed 13/22

Clock Cycle 4571:
Completed 14/22

Clock Cycle 4572:
Completed 15/22

Clock Cycle 4573:
Completed 16/22

Clock Cycle 4574:
Completed 17/22

Clock Cycle 4575:
Completed 18/22

Clock Cycle 4576:
Completed 19/22

Clock Cycle 4577:
Completed 20/22

Clock Cycle 4578:
Completed 21/22

Clock Cycle 4579:
Completed 22/22
$t0 = 0
Finished Instruction lw 2104 $t0 on Line 1253

Clock Cycle 4580:
sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 4581:
DRAM Request(Write) Issued for sw 1732 1 on Line 1256

Clock Cycle 4582:
Started sw 1732 1 on Line 1256
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t2,1616
$t4 = 1616

Clock Cycle 4583:
Completed 2/12
addi$t0,$t3,620
$t0 = 620

Clock Cycle 4584:
Completed 3/12
add$t3,$t3,$t4
$t3 = 1616

Clock Cycle 4585:
Completed 4/12
add$t4,$t1,$t3
$t4 = 1617

Clock Cycle 4586:
Completed 5/12
DRAM Request(Read) Issued for lw 2160 $t2 on Line 1261

Clock Cycle 4587:
Completed 6/12

Clock Cycle 4588:
Completed 7/12

Clock Cycle 4589:
Completed 8/12

Clock Cycle 4590:
Completed 9/12

Clock Cycle 4591:
Completed 10/12

Clock Cycle 4592:
Completed 11/12

Clock Cycle 4593:
Completed 12/12
Finished Instruction sw 1732 1 on Line 1256

Clock Cycle 4594:
Started lw 2160 $t2 on Line 1261
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4595:
Completed 2/22

Clock Cycle 4596:
Completed 3/22

Clock Cycle 4597:
Completed 4/22

Clock Cycle 4598:
Completed 5/22

Clock Cycle 4599:
Completed 6/22

Clock Cycle 4600:
Completed 7/22

Clock Cycle 4601:
Completed 8/22

Clock Cycle 4602:
Completed 9/22

Clock Cycle 4603:
Completed 10/22
Memory at 1732 = 1

Clock Cycle 4604:
Completed 11/22

Clock Cycle 4605:
Completed 12/22

Clock Cycle 4606:
Completed 13/22

Clock Cycle 4607:
Completed 14/22

Clock Cycle 4608:
Completed 15/22

Clock Cycle 4609:
Completed 16/22

Clock Cycle 4610:
Completed 17/22

Clock Cycle 4611:
Completed 18/22

Clock Cycle 4612:
Completed 19/22

Clock Cycle 4613:
Completed 20/22

Clock Cycle 4614:
Completed 21/22

Clock Cycle 4615:
Completed 22/22
$t2 = 0
Finished Instruction lw 2160 $t2 on Line 1261

Clock Cycle 4616:
sub$t1,$t0,$t2
$t1 = 620

Clock Cycle 4617:
addi$t2,$t0,3572
$t2 = 4192

Clock Cycle 4618:
add$t0,$t4,$t3
$t0 = 3233

Clock Cycle 4619:
addi$t2,$t3,388
$t2 = 2004

Clock Cycle 4620:
mul$t0,$t3,$t4
$t0 = 2613072

Clock Cycle 4621:
add$t2,$t3,$t2
$t2 = 3620

Clock Cycle 4622:
slt$t1,$t1,$t3
$t1 = 1

Clock Cycle 4623:
add$t1,$t4,$t1
$t1 = 1618

Clock Cycle 4624:
addi$t3,$t3,2268
$t3 = 3884

Clock Cycle 4625:
DRAM Request(Read) Issued for lw 1560 $t4 on Line 1271

Clock Cycle 4626:
Started lw 1560 $t4 on Line 1271
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4627:
Completed 2/12

Clock Cycle 4628:
Completed 3/12

Clock Cycle 4629:
Completed 4/12

Clock Cycle 4630:
Completed 5/12

Clock Cycle 4631:
Completed 6/12

Clock Cycle 4632:
Completed 7/12

Clock Cycle 4633:
Completed 8/12

Clock Cycle 4634:
Completed 9/12

Clock Cycle 4635:
Completed 10/12

Clock Cycle 4636:
Completed 11/12

Clock Cycle 4637:
Completed 12/12
$t4 = -15184
Finished Instruction lw 1560 $t4 on Line 1271

Clock Cycle 4638:
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 4639:
add$t3,$t0,$t4
$t3 = 2597888

Clock Cycle 4640:
DRAM Request(Write) Issued for sw 1020 3620 on Line 1274

Clock Cycle 4641:
Started sw 1020 3620 on Line 1274
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 4642:
Completed 2/12
DRAM Request(Read) Issued for lw 840 $t2 on Line 1276

Clock Cycle 4643:
Completed 3/12

Clock Cycle 4644:
Completed 4/12

Clock Cycle 4645:
Completed 5/12

Clock Cycle 4646:
Completed 6/12

Clock Cycle 4647:
Completed 7/12

Clock Cycle 4648:
Completed 8/12

Clock Cycle 4649:
Completed 9/12

Clock Cycle 4650:
Completed 10/12

Clock Cycle 4651:
Completed 11/12

Clock Cycle 4652:
Completed 12/12
Finished Instruction sw 1020 3620 on Line 1274

Clock Cycle 4653:
Started lw 840 $t2 on Line 1276
Completed 1/2

Clock Cycle 4654:
Completed 2/2
$t2 = 0
Finished Instruction lw 840 $t2 on Line 1276

Clock Cycle 4655:
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 4656:
add$t0,$t1,$t1
$t0 = 2

Clock Cycle 4657:
addi$t4,$t2,3976
$t4 = 3976

Clock Cycle 4658:
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 4659:
addi$t4,$t1,2032
$t4 = 2033

Clock Cycle 4660:
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4661:
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 4662:
DRAM Request(Read) Issued for lw 1260 $t0 on Line 1284

Clock Cycle 4663:
Started lw 1260 $t0 on Line 1284
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 4664:
Completed 2/22
DRAM Request(Write) Issued for sw 3740 1 on Line 1286

Clock Cycle 4665:
Completed 3/22

Clock Cycle 4666:
Completed 4/22

Clock Cycle 4667:
Completed 5/22

Clock Cycle 4668:
Completed 6/22

Clock Cycle 4669:
Completed 7/22

Clock Cycle 4670:
Completed 8/22

Clock Cycle 4671:
Completed 9/22

Clock Cycle 4672:
Completed 10/22
Memory at 1020 = 3620

Clock Cycle 4673:
Completed 11/22

Clock Cycle 4674:
Completed 12/22

Clock Cycle 4675:
Completed 13/22

Clock Cycle 4676:
Completed 14/22

Clock Cycle 4677:
Completed 15/22

Clock Cycle 4678:
Completed 16/22

Clock Cycle 4679:
Completed 17/22

Clock Cycle 4680:
Completed 18/22

Clock Cycle 4681:
Completed 19/22

Clock Cycle 4682:
Completed 20/22

Clock Cycle 4683:
Completed 21/22

Clock Cycle 4684:
Completed 22/22
$t0 = 0
Finished Instruction lw 1260 $t0 on Line 1284

Clock Cycle 4685:
Started sw 3740 1 on Line 1286
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 4686:
Completed 2/12
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 4687:
Completed 3/12
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 4688:
Completed 4/12
addi$t2,$t0,2500
$t2 = 2500

Clock Cycle 4689:
Completed 5/12
slt$t0,$t0,$t2
$t0 = 1

Clock Cycle 4690:
Completed 6/12
DRAM Request(Write) Issued for sw 1984 0 on Line 1292

Clock Cycle 4691:
Completed 7/12
addi$t3,$t2,1248
$t3 = 3748

Clock Cycle 4692:
Completed 8/12
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4693:
Completed 9/12
slt$t1,$t4,$t1
$t1 = 0

Clock Cycle 4694:
Completed 10/12
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 4695:
Completed 11/12
DRAM Request(Write) Issued for sw 1020 1 on Line 1297

Clock Cycle 4696:
Completed 12/12
Finished Instruction sw 3740 1 on Line 1286
DRAM Request(Read) Issued for lw 236 $t1 on Line 1298

Clock Cycle 4697:
Started sw 1984 0 on Line 1292
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4698:
Completed 2/22

Clock Cycle 4699:
Completed 3/22

Clock Cycle 4700:
Completed 4/22

Clock Cycle 4701:
Completed 5/22

Clock Cycle 4702:
Completed 6/22

Clock Cycle 4703:
Completed 7/22

Clock Cycle 4704:
Completed 8/22

Clock Cycle 4705:
Completed 9/22

Clock Cycle 4706:
Completed 10/22
Memory at 3740 = 1

Clock Cycle 4707:
Completed 11/22

Clock Cycle 4708:
Completed 12/22

Clock Cycle 4709:
Completed 13/22

Clock Cycle 4710:
Completed 14/22

Clock Cycle 4711:
Completed 15/22

Clock Cycle 4712:
Completed 16/22

Clock Cycle 4713:
Completed 17/22

Clock Cycle 4714:
Completed 18/22

Clock Cycle 4715:
Completed 19/22

Clock Cycle 4716:
Completed 20/22

Clock Cycle 4717:
Completed 21/22

Clock Cycle 4718:
Completed 22/22
Finished Instruction sw 1984 0 on Line 1292

Clock Cycle 4719:
Started sw 1020 1 on Line 1297
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4720:
Completed 2/22

Clock Cycle 4721:
Completed 3/22

Clock Cycle 4722:
Completed 4/22

Clock Cycle 4723:
Completed 5/22

Clock Cycle 4724:
Completed 6/22

Clock Cycle 4725:
Completed 7/22

Clock Cycle 4726:
Completed 8/22

Clock Cycle 4727:
Completed 9/22

Clock Cycle 4728:
Completed 10/22

Clock Cycle 4729:
Completed 11/22

Clock Cycle 4730:
Completed 12/22

Clock Cycle 4731:
Completed 13/22

Clock Cycle 4732:
Completed 14/22

Clock Cycle 4733:
Completed 15/22

Clock Cycle 4734:
Completed 16/22

Clock Cycle 4735:
Completed 17/22

Clock Cycle 4736:
Completed 18/22

Clock Cycle 4737:
Completed 19/22

Clock Cycle 4738:
Completed 20/22

Clock Cycle 4739:
Completed 21/22

Clock Cycle 4740:
Completed 22/22
Finished Instruction sw 1020 1 on Line 1297

Clock Cycle 4741:
Started lw 236 $t1 on Line 1298
Completed 1/2

Clock Cycle 4742:
Completed 2/2
$t1 = 0
Finished Instruction lw 236 $t1 on Line 1298

Clock Cycle 4743:
slt$t2,$t1,$t2
$t2 = 0

Clock Cycle 4744:
add$t1,$t0,$t0
$t1 = 2

Clock Cycle 4745:
sub$t2,$t0,$t2
$t2 = 1

Clock Cycle 4746:
DRAM Request(Read) Issued for lw 1444 $t1 on Line 1302

Clock Cycle 4747:
Started lw 1444 $t1 on Line 1302
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4748:
Completed 2/22

Clock Cycle 4749:
Completed 3/22

Clock Cycle 4750:
Completed 4/22

Clock Cycle 4751:
Completed 5/22

Clock Cycle 4752:
Completed 6/22

Clock Cycle 4753:
Completed 7/22

Clock Cycle 4754:
Completed 8/22

Clock Cycle 4755:
Completed 9/22

Clock Cycle 4756:
Completed 10/22
Memory at 1020 = 1

Clock Cycle 4757:
Completed 11/22

Clock Cycle 4758:
Completed 12/22

Clock Cycle 4759:
Completed 13/22

Clock Cycle 4760:
Completed 14/22

Clock Cycle 4761:
Completed 15/22

Clock Cycle 4762:
Completed 16/22

Clock Cycle 4763:
Completed 17/22

Clock Cycle 4764:
Completed 18/22

Clock Cycle 4765:
Completed 19/22

Clock Cycle 4766:
Completed 20/22

Clock Cycle 4767:
Completed 21/22

Clock Cycle 4768:
Completed 22/22
$t1 = 0
Finished Instruction lw 1444 $t1 on Line 1302

Clock Cycle 4769:
addi$t2,$t1,2104
$t2 = 2104

Clock Cycle 4770:
mul$t0,$t2,$t4
$t0 = 2104

Clock Cycle 4771:
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 4772:
sub$t2,$t4,$t2
$t2 = -2104

Clock Cycle 4773:
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4774:
mul$t0,$t3,$t3
$t0 = 14047504

Clock Cycle 4775:
addi$t4,$t2,1172
$t4 = -932

Clock Cycle 4776:
DRAM Request(Read) Issued for lw 2580 $t2 on Line 1310

Clock Cycle 4777:
Started lw 2580 $t2 on Line 1310
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t4,$t3,$t1
$t4 = 3748

Clock Cycle 4778:
Completed 2/12
DRAM Request(Write) Issued for sw 904 14047504 on Line 1312

Clock Cycle 4779:
Completed 3/12
addi$t4,$t3,232
$t4 = 3980

Clock Cycle 4780:
Completed 4/12

Clock Cycle 4781:
Completed 5/12

Clock Cycle 4782:
Completed 6/12

Clock Cycle 4783:
Completed 7/12

Clock Cycle 4784:
Completed 8/12

Clock Cycle 4785:
Completed 9/12

Clock Cycle 4786:
Completed 10/12

Clock Cycle 4787:
Completed 11/12

Clock Cycle 4788:
Completed 12/12
$t2 = 0
Finished Instruction lw 2580 $t2 on Line 1310

Clock Cycle 4789:
Started sw 904 14047504 on Line 1312
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 4790:
Completed 2/12
DRAM Request(Write) Issued for sw 2264 3980 on Line 1315

Clock Cycle 4791:
Completed 3/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4792:
Completed 4/12
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 4793:
Completed 5/12
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 4794:
Completed 6/12
DRAM Request(Write) Issued for sw 3080 0 on Line 1319

Clock Cycle 4795:
Completed 7/12
DRAM Request(Read) Issued for lw 416 $t0 on Line 1320

Clock Cycle 4796:
Completed 8/12

Clock Cycle 4797:
Completed 9/12

Clock Cycle 4798:
Completed 10/12

Clock Cycle 4799:
Completed 11/12

Clock Cycle 4800:
Completed 12/12
Finished Instruction sw 904 14047504 on Line 1312

Clock Cycle 4801:
Started lw 416 $t0 on Line 1320
Completed 1/2

Clock Cycle 4802:
Completed 2/2
$t0 = 0
Finished Instruction lw 416 $t0 on Line 1320

Clock Cycle 4803:
Started sw 2264 3980 on Line 1315
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 4804:
Completed 2/22
addi$t2,$t4,1356
$t2 = 1356

Clock Cycle 4805:
Completed 3/22
addi$t4,$t4,1756
$t4 = 1756

Clock Cycle 4806:
Completed 4/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 4807:
Completed 5/22
DRAM Request(Read) Issued for lw 1856 $t1 on Line 1325

Clock Cycle 4808:
Completed 6/22

Clock Cycle 4809:
Completed 7/22

Clock Cycle 4810:
Completed 8/22

Clock Cycle 4811:
Completed 9/22

Clock Cycle 4812:
Completed 10/22
Memory at 904 = 14047504

Clock Cycle 4813:
Completed 11/22

Clock Cycle 4814:
Completed 12/22

Clock Cycle 4815:
Completed 13/22

Clock Cycle 4816:
Completed 14/22

Clock Cycle 4817:
Completed 15/22

Clock Cycle 4818:
Completed 16/22

Clock Cycle 4819:
Completed 17/22

Clock Cycle 4820:
Completed 18/22

Clock Cycle 4821:
Completed 19/22

Clock Cycle 4822:
Completed 20/22

Clock Cycle 4823:
Completed 21/22

Clock Cycle 4824:
Completed 22/22
Finished Instruction sw 2264 3980 on Line 1315

Clock Cycle 4825:
Started lw 1856 $t1 on Line 1325
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4826:
Completed 2/22

Clock Cycle 4827:
Completed 3/22

Clock Cycle 4828:
Completed 4/22

Clock Cycle 4829:
Completed 5/22

Clock Cycle 4830:
Completed 6/22

Clock Cycle 4831:
Completed 7/22

Clock Cycle 4832:
Completed 8/22

Clock Cycle 4833:
Completed 9/22

Clock Cycle 4834:
Completed 10/22
Memory at 2264 = 3980

Clock Cycle 4835:
Completed 11/22

Clock Cycle 4836:
Completed 12/22

Clock Cycle 4837:
Completed 13/22

Clock Cycle 4838:
Completed 14/22

Clock Cycle 4839:
Completed 15/22

Clock Cycle 4840:
Completed 16/22

Clock Cycle 4841:
Completed 17/22

Clock Cycle 4842:
Completed 18/22

Clock Cycle 4843:
Completed 19/22

Clock Cycle 4844:
Completed 20/22

Clock Cycle 4845:
Completed 21/22

Clock Cycle 4846:
Completed 22/22
$t1 = 0
Finished Instruction lw 1856 $t1 on Line 1325

Clock Cycle 4847:
Started sw 3080 0 on Line 1319
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2604 $t1 on Line 1326

Clock Cycle 4848:
Completed 2/12
addi$t3,$t4,76
$t3 = 1832

Clock Cycle 4849:
Completed 3/12
addi$t4,$t0,3112
$t4 = 3112

Clock Cycle 4850:
Completed 4/12

Clock Cycle 4851:
Completed 5/12

Clock Cycle 4852:
Completed 6/12

Clock Cycle 4853:
Completed 7/12

Clock Cycle 4854:
Completed 8/12

Clock Cycle 4855:
Completed 9/12

Clock Cycle 4856:
Completed 10/12

Clock Cycle 4857:
Completed 11/12

Clock Cycle 4858:
Completed 12/12
Finished Instruction sw 3080 0 on Line 1319

Clock Cycle 4859:
Started lw 2604 $t1 on Line 1326
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4860:
Completed 2/22

Clock Cycle 4861:
Completed 3/22

Clock Cycle 4862:
Completed 4/22

Clock Cycle 4863:
Completed 5/22

Clock Cycle 4864:
Completed 6/22

Clock Cycle 4865:
Completed 7/22

Clock Cycle 4866:
Completed 8/22

Clock Cycle 4867:
Completed 9/22

Clock Cycle 4868:
Completed 10/22

Clock Cycle 4869:
Completed 11/22

Clock Cycle 4870:
Completed 12/22

Clock Cycle 4871:
Completed 13/22

Clock Cycle 4872:
Completed 14/22

Clock Cycle 4873:
Completed 15/22

Clock Cycle 4874:
Completed 16/22

Clock Cycle 4875:
Completed 17/22

Clock Cycle 4876:
Completed 18/22

Clock Cycle 4877:
Completed 19/22

Clock Cycle 4878:
Completed 20/22

Clock Cycle 4879:
Completed 21/22

Clock Cycle 4880:
Completed 22/22
$t1 = 0
Finished Instruction lw 2604 $t1 on Line 1326

Clock Cycle 4881:
add$t3,$t4,$t1
$t3 = 3112

Clock Cycle 4882:
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 4883:
addi$t2,$t3,2364
$t2 = 5476

Clock Cycle 4884:
slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 4885:
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 4886:
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 4887:
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 4888:
add$t2,$t1,$t0
$t2 = 0

Clock Cycle 4889:
sub$t4,$t1,$t0
$t4 = 0

Clock Cycle 4890:
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 4891:
slt$t3,$t2,$t0
$t3 = 0

Clock Cycle 4892:
add$t4,$t3,$t1
$t4 = 0

Clock Cycle 4893:
DRAM Request(Read) Issued for lw 1892 $t2 on Line 1341

Clock Cycle 4894:
Started lw 1892 $t2 on Line 1341
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4895:
Completed 2/12

Clock Cycle 4896:
Completed 3/12

Clock Cycle 4897:
Completed 4/12

Clock Cycle 4898:
Completed 5/12

Clock Cycle 4899:
Completed 6/12

Clock Cycle 4900:
Completed 7/12

Clock Cycle 4901:
Completed 8/12

Clock Cycle 4902:
Completed 9/12

Clock Cycle 4903:
Completed 10/12

Clock Cycle 4904:
Completed 11/12

Clock Cycle 4905:
Completed 12/12
$t2 = 0
Finished Instruction lw 1892 $t2 on Line 1341

Clock Cycle 4906:
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 4907:
DRAM Request(Write) Issued for sw 220 0 on Line 1343

Clock Cycle 4908:
Started sw 220 0 on Line 1343
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4909:
Completed 2/12
addi$t1,$t2,72
$t1 = 72

Clock Cycle 4910:
Completed 3/12
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 4911:
Completed 4/12
addi$t1,$t4,3928
$t1 = 3928

Clock Cycle 4912:
Completed 5/12
DRAM Request(Read) Issued for lw 2656 $t1 on Line 1348

Clock Cycle 4913:
Completed 6/12
DRAM Request(Read) Issued for lw 3112 $t3 on Line 1349

Clock Cycle 4914:
Completed 7/12

Clock Cycle 4915:
Completed 8/12

Clock Cycle 4916:
Completed 9/12

Clock Cycle 4917:
Completed 10/12

Clock Cycle 4918:
Completed 11/12

Clock Cycle 4919:
Completed 12/12
Finished Instruction sw 220 0 on Line 1343

Clock Cycle 4920:
Started lw 2656 $t1 on Line 1348
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4921:
Completed 2/22

Clock Cycle 4922:
Completed 3/22

Clock Cycle 4923:
Completed 4/22

Clock Cycle 4924:
Completed 5/22

Clock Cycle 4925:
Completed 6/22

Clock Cycle 4926:
Completed 7/22

Clock Cycle 4927:
Completed 8/22

Clock Cycle 4928:
Completed 9/22

Clock Cycle 4929:
Completed 10/22

Clock Cycle 4930:
Completed 11/22

Clock Cycle 4931:
Completed 12/22

Clock Cycle 4932:
Completed 13/22

Clock Cycle 4933:
Completed 14/22

Clock Cycle 4934:
Completed 15/22

Clock Cycle 4935:
Completed 16/22

Clock Cycle 4936:
Completed 17/22

Clock Cycle 4937:
Completed 18/22

Clock Cycle 4938:
Completed 19/22

Clock Cycle 4939:
Completed 20/22

Clock Cycle 4940:
Completed 21/22

Clock Cycle 4941:
Completed 22/22
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 1348

Clock Cycle 4942:
Started lw 3112 $t3 on Line 1349
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add$t4,$t1,$t4
$t4 = 0

Clock Cycle 4943:
Completed 2/12
DRAM Request(Write) Issued for sw 3184 0 on Line 1351

Clock Cycle 4944:
Completed 3/12

Clock Cycle 4945:
Completed 4/12

Clock Cycle 4946:
Completed 5/12

Clock Cycle 4947:
Completed 6/12

Clock Cycle 4948:
Completed 7/12

Clock Cycle 4949:
Completed 8/12

Clock Cycle 4950:
Completed 9/12

Clock Cycle 4951:
Completed 10/12

Clock Cycle 4952:
Completed 11/12

Clock Cycle 4953:
Completed 12/12
$t3 = 2612
Finished Instruction lw 3112 $t3 on Line 1349

Clock Cycle 4954:
Started sw 3184 0 on Line 1351
Completed 1/2
sub$t0,$t0,$t3
$t0 = -2612

Clock Cycle 4955:
Completed 2/2
Finished Instruction sw 3184 0 on Line 1351
addi$t3,$t2,3564
$t3 = 3564

Clock Cycle 4956:
DRAM Request(Write) Issued for sw 16 3564 on Line 1354

Clock Cycle 4957:
Started sw 16 3564 on Line 1354
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 4958:
Completed 2/22
add$t3,$t3,$t2
$t3 = 3564

Clock Cycle 4959:
Completed 3/22
DRAM Request(Write) Issued for sw 1452 3564 on Line 1357

Clock Cycle 4960:
Completed 4/22
DRAM Request(Write) Issued for sw 2332 0 on Line 1358

Clock Cycle 4961:
Completed 5/22
addi$t0,$t0,1828
$t0 = -784

Clock Cycle 4962:
Completed 6/22
DRAM Request(Read) Issued for lw 3072 $t3 on Line 1360

Clock Cycle 4963:
Completed 7/22
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 4964:
Completed 8/22
add$t0,$t0,$t0
$t0 = -1568

Clock Cycle 4965:
Completed 9/22

Clock Cycle 4966:
Completed 10/22

Clock Cycle 4967:
Completed 11/22

Clock Cycle 4968:
Completed 12/22

Clock Cycle 4969:
Completed 13/22

Clock Cycle 4970:
Completed 14/22

Clock Cycle 4971:
Completed 15/22

Clock Cycle 4972:
Completed 16/22

Clock Cycle 4973:
Completed 17/22

Clock Cycle 4974:
Completed 18/22

Clock Cycle 4975:
Completed 19/22

Clock Cycle 4976:
Completed 20/22

Clock Cycle 4977:
Completed 21/22

Clock Cycle 4978:
Completed 22/22
Finished Instruction sw 16 3564 on Line 1354

Clock Cycle 4979:
Started lw 3072 $t3 on Line 1360
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4980:
Completed 2/22

Clock Cycle 4981:
Completed 3/22

Clock Cycle 4982:
Completed 4/22

Clock Cycle 4983:
Completed 5/22

Clock Cycle 4984:
Completed 6/22

Clock Cycle 4985:
Completed 7/22

Clock Cycle 4986:
Completed 8/22

Clock Cycle 4987:
Completed 9/22

Clock Cycle 4988:
Completed 10/22
Memory at 16 = 3564

Clock Cycle 4989:
Completed 11/22

Clock Cycle 4990:
Completed 12/22

Clock Cycle 4991:
Completed 13/22

Clock Cycle 4992:
Completed 14/22

Clock Cycle 4993:
Completed 15/22

Clock Cycle 4994:
Completed 16/22

Clock Cycle 4995:
Completed 17/22

Clock Cycle 4996:
Completed 18/22

Clock Cycle 4997:
Completed 19/22

Clock Cycle 4998:
Completed 20/22

Clock Cycle 4999:
Completed 21/22

Clock Cycle 5000:
Completed 22/22
$t3 = 0
Finished Instruction lw 3072 $t3 on Line 1360

Clock Cycle 5001:
Started sw 1452 3564 on Line 1357
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5002:
Completed 2/12
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 5003:
Completed 3/12
DRAM Request(Read) Issued for lw 400 $t1 on Line 1365

Clock Cycle 5004:
Completed 4/12
addi$t2,$t3,864
$t2 = 864

Clock Cycle 5005:
Completed 5/12
addi$t4,$t4,176
$t4 = 176

Clock Cycle 5006:
Completed 6/12
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 5007:
Completed 7/12
DRAM Request(Write) Issued for sw 852 864 on Line 1369

Clock Cycle 5008:
Completed 8/12
DRAM Request(Read) Issued for lw 884 $t4 on Line 1370

Clock Cycle 5009:
Completed 9/12
DRAM Request(Read) Issued for lw 2512 $t2 on Line 1371

Clock Cycle 5010:
Completed 10/12

Clock Cycle 5011:
Completed 11/12

Clock Cycle 5012:
Completed 12/12
Finished Instruction sw 1452 3564 on Line 1357

Clock Cycle 5013:
Started lw 400 $t1 on Line 1365
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5014:
Completed 2/22

Clock Cycle 5015:
Completed 3/22

Clock Cycle 5016:
Completed 4/22

Clock Cycle 5017:
Completed 5/22

Clock Cycle 5018:
Completed 6/22

Clock Cycle 5019:
Completed 7/22

Clock Cycle 5020:
Completed 8/22

Clock Cycle 5021:
Completed 9/22

Clock Cycle 5022:
Completed 10/22
Memory at 1452 = 3564

Clock Cycle 5023:
Completed 11/22

Clock Cycle 5024:
Completed 12/22

Clock Cycle 5025:
Completed 13/22

Clock Cycle 5026:
Completed 14/22

Clock Cycle 5027:
Completed 15/22

Clock Cycle 5028:
Completed 16/22

Clock Cycle 5029:
Completed 17/22

Clock Cycle 5030:
Completed 18/22

Clock Cycle 5031:
Completed 19/22

Clock Cycle 5032:
Completed 20/22

Clock Cycle 5033:
Completed 21/22

Clock Cycle 5034:
Completed 22/22
$t1 = 0
Finished Instruction lw 400 $t1 on Line 1365

Clock Cycle 5035:
Started sw 852 864 on Line 1369
Completed 1/2

Clock Cycle 5036:
Completed 2/2
Finished Instruction sw 852 864 on Line 1369

Clock Cycle 5037:
Started lw 884 $t4 on Line 1370
Completed 1/2

Clock Cycle 5038:
Completed 2/2
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1370

Clock Cycle 5039:
Started sw 2332 0 on Line 1358
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5040:
Completed 2/22

Clock Cycle 5041:
Completed 3/22

Clock Cycle 5042:
Completed 4/22

Clock Cycle 5043:
Completed 5/22

Clock Cycle 5044:
Completed 6/22

Clock Cycle 5045:
Completed 7/22

Clock Cycle 5046:
Completed 8/22

Clock Cycle 5047:
Completed 9/22

Clock Cycle 5048:
Completed 10/22
Memory at 852 = 864

Clock Cycle 5049:
Completed 11/22

Clock Cycle 5050:
Completed 12/22

Clock Cycle 5051:
Completed 13/22

Clock Cycle 5052:
Completed 14/22

Clock Cycle 5053:
Completed 15/22

Clock Cycle 5054:
Completed 16/22

Clock Cycle 5055:
Completed 17/22

Clock Cycle 5056:
Completed 18/22

Clock Cycle 5057:
Completed 19/22

Clock Cycle 5058:
Completed 20/22

Clock Cycle 5059:
Completed 21/22

Clock Cycle 5060:
Completed 22/22
Finished Instruction sw 2332 0 on Line 1358

Clock Cycle 5061:
Started lw 2512 $t2 on Line 1371
Completed 1/2

Clock Cycle 5062:
Completed 2/2
$t2 = 1
Finished Instruction lw 2512 $t2 on Line 1371

Clock Cycle 5063:
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5064:
DRAM Request(Read) Issued for lw 1896 $t0 on Line 1373

Clock Cycle 5065:
Started lw 1896 $t0 on Line 1373
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5066:
Completed 2/22

Clock Cycle 5067:
Completed 3/22

Clock Cycle 5068:
Completed 4/22

Clock Cycle 5069:
Completed 5/22

Clock Cycle 5070:
Completed 6/22

Clock Cycle 5071:
Completed 7/22

Clock Cycle 5072:
Completed 8/22

Clock Cycle 5073:
Completed 9/22

Clock Cycle 5074:
Completed 10/22

Clock Cycle 5075:
Completed 11/22

Clock Cycle 5076:
Completed 12/22

Clock Cycle 5077:
Completed 13/22

Clock Cycle 5078:
Completed 14/22

Clock Cycle 5079:
Completed 15/22

Clock Cycle 5080:
Completed 16/22

Clock Cycle 5081:
Completed 17/22

Clock Cycle 5082:
Completed 18/22

Clock Cycle 5083:
Completed 19/22

Clock Cycle 5084:
Completed 20/22

Clock Cycle 5085:
Completed 21/22

Clock Cycle 5086:
Completed 22/22
$t0 = 415697760
Finished Instruction lw 1896 $t0 on Line 1373

Clock Cycle 5087:
DRAM Request(Read) Issued for lw 820 $t0 on Line 1374

Clock Cycle 5088:
Started lw 820 $t0 on Line 1374
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 5089:
Completed 2/12
sub$t4,$t1,$t3
$t4 = 0

Clock Cycle 5090:
Completed 3/12
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5091:
Completed 4/12
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 5092:
Completed 5/12

Clock Cycle 5093:
Completed 6/12

Clock Cycle 5094:
Completed 7/12

Clock Cycle 5095:
Completed 8/12

Clock Cycle 5096:
Completed 9/12

Clock Cycle 5097:
Completed 10/12

Clock Cycle 5098:
Completed 11/12

Clock Cycle 5099:
Completed 12/12
$t0 = 0
Finished Instruction lw 820 $t0 on Line 1374

Clock Cycle 5100:
sub$t3,$t2,$t0
$t3 = 0

Clock Cycle 5101:
DRAM Request(Read) Issued for lw 1396 $t0 on Line 1380

Clock Cycle 5102:
Started lw 1396 $t0 on Line 1380
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5103:
Completed 2/12

Clock Cycle 5104:
Completed 3/12

Clock Cycle 5105:
Completed 4/12

Clock Cycle 5106:
Completed 5/12

Clock Cycle 5107:
Completed 6/12

Clock Cycle 5108:
Completed 7/12

Clock Cycle 5109:
Completed 8/12

Clock Cycle 5110:
Completed 9/12

Clock Cycle 5111:
Completed 10/12

Clock Cycle 5112:
Completed 11/12

Clock Cycle 5113:
Completed 12/12
$t0 = 0
Finished Instruction lw 1396 $t0 on Line 1380

Clock Cycle 5114:
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 5115:
DRAM Request(Write) Issued for sw 2468 0 on Line 1382

Clock Cycle 5116:
Started sw 2468 0 on Line 1382
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 5117:
Completed 2/12
DRAM Request(Write) Issued for sw 2556 0 on Line 1384

Clock Cycle 5118:
Completed 3/12
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 5119:
Completed 4/12
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 5120:
Completed 5/12
mul$t0,$t1,$t1
$t0 = 0

Clock Cycle 5121:
Completed 6/12
DRAM Request(Write) Issued for sw 1128 0 on Line 1388

Clock Cycle 5122:
Completed 7/12
DRAM Request(Write) Issued for sw 3272 0 on Line 1389

Clock Cycle 5123:
Completed 8/12
DRAM Request(Read) Issued for lw 1784 $t4 on Line 1390

Clock Cycle 5124:
Completed 9/12
DRAM Request(Read) Issued for lw 3240 $t3 on Line 1391

Clock Cycle 5125:
Completed 10/12
DRAM Request(Read) Issued for lw 164 $t0 on Line 1392

Clock Cycle 5126:
Completed 11/12

Clock Cycle 5127:
Completed 12/12
Finished Instruction sw 2468 0 on Line 1382

Clock Cycle 5128:
Started sw 2556 0 on Line 1384
Completed 1/2

Clock Cycle 5129:
Completed 2/2
Finished Instruction sw 2556 0 on Line 1384

Clock Cycle 5130:
Started sw 3272 0 on Line 1389
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5131:
Completed 2/22

Clock Cycle 5132:
Completed 3/22

Clock Cycle 5133:
Completed 4/22

Clock Cycle 5134:
Completed 5/22

Clock Cycle 5135:
Completed 6/22

Clock Cycle 5136:
Completed 7/22

Clock Cycle 5137:
Completed 8/22

Clock Cycle 5138:
Completed 9/22

Clock Cycle 5139:
Completed 10/22
Memory at 2468 = 0

Clock Cycle 5140:
Completed 11/22

Clock Cycle 5141:
Completed 12/22

Clock Cycle 5142:
Completed 13/22

Clock Cycle 5143:
Completed 14/22

Clock Cycle 5144:
Completed 15/22

Clock Cycle 5145:
Completed 16/22

Clock Cycle 5146:
Completed 17/22

Clock Cycle 5147:
Completed 18/22

Clock Cycle 5148:
Completed 19/22

Clock Cycle 5149:
Completed 20/22

Clock Cycle 5150:
Completed 21/22

Clock Cycle 5151:
Completed 22/22
Finished Instruction sw 3272 0 on Line 1389

Clock Cycle 5152:
Started lw 3240 $t3 on Line 1391
Completed 1/2

Clock Cycle 5153:
Completed 2/2
$t3 = 0
Finished Instruction lw 3240 $t3 on Line 1391

Clock Cycle 5154:
Started sw 1128 0 on Line 1388
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 304 0 on Line 1393

Clock Cycle 5155:
Completed 2/22
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5156:
Completed 3/22

Clock Cycle 5157:
Completed 4/22

Clock Cycle 5158:
Completed 5/22

Clock Cycle 5159:
Completed 6/22

Clock Cycle 5160:
Completed 7/22

Clock Cycle 5161:
Completed 8/22

Clock Cycle 5162:
Completed 9/22

Clock Cycle 5163:
Completed 10/22

Clock Cycle 5164:
Completed 11/22

Clock Cycle 5165:
Completed 12/22

Clock Cycle 5166:
Completed 13/22

Clock Cycle 5167:
Completed 14/22

Clock Cycle 5168:
Completed 15/22

Clock Cycle 5169:
Completed 16/22

Clock Cycle 5170:
Completed 17/22

Clock Cycle 5171:
Completed 18/22

Clock Cycle 5172:
Completed 19/22

Clock Cycle 5173:
Completed 20/22

Clock Cycle 5174:
Completed 21/22

Clock Cycle 5175:
Completed 22/22
Finished Instruction sw 1128 0 on Line 1388

Clock Cycle 5176:
Started lw 1784 $t4 on Line 1390
Completed 1/2

Clock Cycle 5177:
Completed 2/2
$t4 = 0
Finished Instruction lw 1784 $t4 on Line 1390

Clock Cycle 5178:
Started lw 164 $t0 on Line 1392
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t4,2344
$t2 = 2344

Clock Cycle 5179:
Completed 2/22
addi$t3,$t2,3176
$t3 = 5520

Clock Cycle 5180:
Completed 3/22
DRAM Request(Read) Issued for lw 1588 $t3 on Line 1397

Clock Cycle 5181:
Completed 4/22
add$t2,$t1,$t4
$t2 = 0

Clock Cycle 5182:
Completed 5/22
add$t2,$t1,$t2
$t2 = 0

Clock Cycle 5183:
Completed 6/22

Clock Cycle 5184:
Completed 7/22

Clock Cycle 5185:
Completed 8/22

Clock Cycle 5186:
Completed 9/22

Clock Cycle 5187:
Completed 10/22

Clock Cycle 5188:
Completed 11/22

Clock Cycle 5189:
Completed 12/22

Clock Cycle 5190:
Completed 13/22

Clock Cycle 5191:
Completed 14/22

Clock Cycle 5192:
Completed 15/22

Clock Cycle 5193:
Completed 16/22

Clock Cycle 5194:
Completed 17/22

Clock Cycle 5195:
Completed 18/22

Clock Cycle 5196:
Completed 19/22

Clock Cycle 5197:
Completed 20/22

Clock Cycle 5198:
Completed 21/22

Clock Cycle 5199:
Completed 22/22
$t0 = 1
Finished Instruction lw 164 $t0 on Line 1392

Clock Cycle 5200:
Started sw 304 0 on Line 1393
Completed 1/2

Clock Cycle 5201:
Completed 2/2
Finished Instruction sw 304 0 on Line 1393

Clock Cycle 5202:
Started lw 1588 $t3 on Line 1397
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5203:
Completed 2/22

Clock Cycle 5204:
Completed 3/22

Clock Cycle 5205:
Completed 4/22

Clock Cycle 5206:
Completed 5/22

Clock Cycle 5207:
Completed 6/22

Clock Cycle 5208:
Completed 7/22

Clock Cycle 5209:
Completed 8/22

Clock Cycle 5210:
Completed 9/22

Clock Cycle 5211:
Completed 10/22

Clock Cycle 5212:
Completed 11/22

Clock Cycle 5213:
Completed 12/22

Clock Cycle 5214:
Completed 13/22

Clock Cycle 5215:
Completed 14/22

Clock Cycle 5216:
Completed 15/22

Clock Cycle 5217:
Completed 16/22

Clock Cycle 5218:
Completed 17/22

Clock Cycle 5219:
Completed 18/22

Clock Cycle 5220:
Completed 19/22

Clock Cycle 5221:
Completed 20/22

Clock Cycle 5222:
Completed 21/22

Clock Cycle 5223:
Completed 22/22
$t3 = 0
Finished Instruction lw 1588 $t3 on Line 1397

Clock Cycle 5224:
slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 5225:
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 5226:
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5227:
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 5228:
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5229:
addi$t2,$t2,1104
$t2 = 1104

Clock Cycle 5230:
mul$t2,$t2,$t0
$t2 = 1104

Clock Cycle 5231:
DRAM Request(Read) Issued for lw 3136 $t4 on Line 1407

Clock Cycle 5232:
Started lw 3136 $t4 on Line 1407
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5233:
Completed 2/12

Clock Cycle 5234:
Completed 3/12

Clock Cycle 5235:
Completed 4/12

Clock Cycle 5236:
Completed 5/12

Clock Cycle 5237:
Completed 6/12

Clock Cycle 5238:
Completed 7/12

Clock Cycle 5239:
Completed 8/12

Clock Cycle 5240:
Completed 9/12

Clock Cycle 5241:
Completed 10/12

Clock Cycle 5242:
Completed 11/12

Clock Cycle 5243:
Completed 12/12
$t4 = 0
Finished Instruction lw 3136 $t4 on Line 1407

Clock Cycle 5244:
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5245:
DRAM Request(Read) Issued for lw 2700 $t1 on Line 1409

Clock Cycle 5246:
Started lw 2700 $t1 on Line 1409
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t0,$t2
$t2 = -1103

Clock Cycle 5247:
Completed 2/12

Clock Cycle 5248:
Completed 3/12

Clock Cycle 5249:
Completed 4/12

Clock Cycle 5250:
Completed 5/12

Clock Cycle 5251:
Completed 6/12

Clock Cycle 5252:
Completed 7/12

Clock Cycle 5253:
Completed 8/12

Clock Cycle 5254:
Completed 9/12

Clock Cycle 5255:
Completed 10/12

Clock Cycle 5256:
Completed 11/12

Clock Cycle 5257:
Completed 12/12
$t1 = 0
Finished Instruction lw 2700 $t1 on Line 1409

Clock Cycle 5258:
addi$t1,$t0,956
$t1 = 957

Clock Cycle 5259:
addi$t2,$t0,32
$t2 = 33

Clock Cycle 5260:
addi$t2,$t4,1020
$t2 = 1020

Clock Cycle 5261:
sub$t2,$t2,$t4
$t2 = 1020

Clock Cycle 5262:
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 5263:
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5264:
add$t4,$t3,$t1
$t4 = 957

Clock Cycle 5265:
mul$t3,$t1,$t4
$t3 = 915849

Clock Cycle 5266:
DRAM Request(Write) Issued for sw 436 957 on Line 1419

Clock Cycle 5267:
Started sw 436 957 on Line 1419
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t0,888
$t0 = 889

Clock Cycle 5268:
Completed 2/12
DRAM Request(Write) Issued for sw 1116 889 on Line 1421

Clock Cycle 5269:
Completed 3/12
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5270:
Completed 4/12
addi$t4,$t1,3088
$t4 = 4045

Clock Cycle 5271:
Completed 5/12
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5272:
Completed 6/12
addi$t0,$t1,40
$t0 = 997

Clock Cycle 5273:
Completed 7/12
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 5274:
Completed 8/12
DRAM Request(Read) Issued for lw 3488 $t3 on Line 1427

Clock Cycle 5275:
Completed 9/12
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 5276:
Completed 10/12
addi$t2,$t0,880
$t2 = 1877

Clock Cycle 5277:
Completed 11/12
mul$t0,$t0,$t2
$t0 = 1871369

Clock Cycle 5278:
Completed 12/12
Finished Instruction sw 436 957 on Line 1419

Clock Cycle 5279:
Started sw 1116 889 on Line 1421
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5280:
Completed 2/22

Clock Cycle 5281:
Completed 3/22

Clock Cycle 5282:
Completed 4/22

Clock Cycle 5283:
Completed 5/22

Clock Cycle 5284:
Completed 6/22

Clock Cycle 5285:
Completed 7/22

Clock Cycle 5286:
Completed 8/22

Clock Cycle 5287:
Completed 9/22

Clock Cycle 5288:
Completed 10/22
Memory at 436 = 957

Clock Cycle 5289:
Completed 11/22

Clock Cycle 5290:
Completed 12/22

Clock Cycle 5291:
Completed 13/22

Clock Cycle 5292:
Completed 14/22

Clock Cycle 5293:
Completed 15/22

Clock Cycle 5294:
Completed 16/22

Clock Cycle 5295:
Completed 17/22

Clock Cycle 5296:
Completed 18/22

Clock Cycle 5297:
Completed 19/22

Clock Cycle 5298:
Completed 20/22

Clock Cycle 5299:
Completed 21/22

Clock Cycle 5300:
Completed 22/22
Finished Instruction sw 1116 889 on Line 1421

Clock Cycle 5301:
Started lw 3488 $t3 on Line 1427
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5302:
Completed 2/22

Clock Cycle 5303:
Completed 3/22

Clock Cycle 5304:
Completed 4/22

Clock Cycle 5305:
Completed 5/22

Clock Cycle 5306:
Completed 6/22

Clock Cycle 5307:
Completed 7/22

Clock Cycle 5308:
Completed 8/22

Clock Cycle 5309:
Completed 9/22

Clock Cycle 5310:
Completed 10/22
Memory at 1116 = 889

Clock Cycle 5311:
Completed 11/22

Clock Cycle 5312:
Completed 12/22

Clock Cycle 5313:
Completed 13/22

Clock Cycle 5314:
Completed 14/22

Clock Cycle 5315:
Completed 15/22

Clock Cycle 5316:
Completed 16/22

Clock Cycle 5317:
Completed 17/22

Clock Cycle 5318:
Completed 18/22

Clock Cycle 5319:
Completed 19/22

Clock Cycle 5320:
Completed 20/22

Clock Cycle 5321:
Completed 21/22

Clock Cycle 5322:
Completed 22/22
$t3 = 616
Finished Instruction lw 3488 $t3 on Line 1427

Clock Cycle 5323:
sub$t3,$t3,$t4
$t3 = 616

Clock Cycle 5324:
DRAM Request(Read) Issued for lw 1076 $t4 on Line 1432

Clock Cycle 5325:
Started lw 1076 $t4 on Line 1432
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub$t1,$t2,$t1
$t1 = 1877

Clock Cycle 5326:
Completed 2/12
add$t2,$t0,$t3
$t2 = 1871985

Clock Cycle 5327:
Completed 3/12
mul$t0,$t0,$t1
$t0 = -782407683

Clock Cycle 5328:
Completed 4/12
mul$t3,$t3,$t0
$t3 = -926795576

Clock Cycle 5329:
Completed 5/12
mul$t1,$t3,$t2
$t1 = 327913544

Clock Cycle 5330:
Completed 6/12

Clock Cycle 5331:
Completed 7/12

Clock Cycle 5332:
Completed 8/12

Clock Cycle 5333:
Completed 9/12

Clock Cycle 5334:
Completed 10/12

Clock Cycle 5335:
Completed 11/12

Clock Cycle 5336:
Completed 12/12
$t4 = 0
Finished Instruction lw 1076 $t4 on Line 1432

Clock Cycle 5337:
addi$t4,$t0,536
$t4 = -782407147

Clock Cycle 5338:
add$t2,$t2,$t0
$t2 = -780535698

Clock Cycle 5339:
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 5340:
add$t0,$t2,$t4
$t0 = -1562942845

Clock Cycle 5341:
mul$t1,$t1,$t0
$t1 = 706634968

Clock Cycle 5342:
DRAM Request(Read) Issued for lw 2088 $t0 on Line 1443

Clock Cycle 5343:
Started lw 2088 $t0 on Line 1443
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5344:
Completed 2/12
addi$t3,$t2,1904
$t3 = -780533794

Clock Cycle 5345:
Completed 3/12
addi$t4,$t1,1424
$t4 = 706636392

Clock Cycle 5346:
Completed 4/12
slt$t4,$t1,$t3
$t4 = 0

Clock Cycle 5347:
Completed 5/12

Clock Cycle 5348:
Completed 6/12

Clock Cycle 5349:
Completed 7/12

Clock Cycle 5350:
Completed 8/12

Clock Cycle 5351:
Completed 9/12

Clock Cycle 5352:
Completed 10/12

Clock Cycle 5353:
Completed 11/12

Clock Cycle 5354:
Completed 12/12
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 1443

Clock Cycle 5355:
mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 5356:
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 5357:
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5358:
DRAM Request(Write) Issued for sw 1476 0 on Line 1451

Clock Cycle 5359:
Started sw 1476 0 on Line 1451
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 728 0 on Line 1452

Clock Cycle 5360:
Completed 2/12
addi$t1,$t1,200
$t1 = 200

Clock Cycle 5361:
Completed 3/12
sub$t2,$t2,$t4
$t2 = -780535698

Clock Cycle 5362:
Completed 4/12
addi$t1,$t2,3600
$t1 = -780532098

Clock Cycle 5363:
Completed 5/12
DRAM Request(Write) Issued for sw 2636 0 on Line 1456

Clock Cycle 5364:
Completed 6/12
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 5365:
Completed 7/12
slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 5366:
Completed 8/12
add$t3,$t2,$t3
$t3 = 0

Clock Cycle 5367:
Completed 9/12
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 5368:
Completed 10/12
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 5369:
Completed 11/12
sub$t2,$t4,$t3
$t2 = 0

Clock Cycle 5370:
Completed 12/12
Finished Instruction sw 1476 0 on Line 1451
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 5371:
Started sw 728 0 on Line 1452
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub$t1,$t0,$t2
$t1 = 0

Clock Cycle 5372:
Completed 2/22
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5373:
Completed 3/22
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 5374:
Completed 4/22
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5375:
Completed 5/22
addi$t2,$t2,468
$t2 = 468

Clock Cycle 5376:
Completed 6/22
DRAM Request(Write) Issued for sw 1280 0 on Line 1469

Clock Cycle 5377:
Completed 7/22
DRAM Request(Write) Issued for sw 2000 0 on Line 1470

Clock Cycle 5378:
Completed 8/22
DRAM Request(Write) Issued for sw 1756 468 on Line 1471

Clock Cycle 5379:
Completed 9/22
add$t4,$t2,$t3
$t4 = 468

Clock Cycle 5380:
Completed 10/22
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 5381:
Completed 11/22
addi$t4,$t3,3604
$t4 = 3604

Clock Cycle 5382:
Completed 12/22
DRAM Request(Write) Issued for sw 3324 0 on Line 1475

Clock Cycle 5383:
Completed 13/22
DRAM Request(Write) Issued for sw 1628 0 on Line 1476

Clock Cycle 5384:
Completed 14/22
DRAM Request(Write) Issued for sw 3372 468 on Line 1477

Clock Cycle 5385:
Completed 15/22
DRAM Request(Write) Issued for sw 1108 0 on Line 1478

Clock Cycle 5386:
Completed 16/22
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 5387:
Completed 17/22
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 5388:
Completed 18/22
addi$t4,$t3,3380
$t4 = 3380

Clock Cycle 5389:
Completed 19/22
mul$t0,$t3,$t1
$t0 = 0

Clock Cycle 5390:
Completed 20/22
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 5391:
Completed 21/22
addi$t2,$t4,188
$t2 = 3568

Clock Cycle 5392:
Completed 22/22
Finished Instruction sw 728 0 on Line 1452
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 5393:
Started sw 2636 0 on Line 1456
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3864 $t2 on Line 1486

Clock Cycle 5394:
Completed 2/22
addi$t4,$t4,868
$t4 = 868

Clock Cycle 5395:
Completed 3/22

Clock Cycle 5396:
Completed 4/22

Clock Cycle 5397:
Completed 5/22

Clock Cycle 5398:
Completed 6/22

Clock Cycle 5399:
Completed 7/22

Clock Cycle 5400:
Completed 8/22

Clock Cycle 5401:
Completed 9/22

Clock Cycle 5402:
Completed 10/22

Clock Cycle 5403:
Completed 11/22

Clock Cycle 5404:
Completed 12/22

Clock Cycle 5405:
Completed 13/22

Clock Cycle 5406:
Completed 14/22

Clock Cycle 5407:
Completed 15/22

Clock Cycle 5408:
Completed 16/22

Clock Cycle 5409:
Completed 17/22

Clock Cycle 5410:
Completed 18/22

Clock Cycle 5411:
Completed 19/22

Clock Cycle 5412:
Completed 20/22

Clock Cycle 5413:
Completed 21/22

Clock Cycle 5414:
Completed 22/22
Finished Instruction sw 2636 0 on Line 1456

Clock Cycle 5415:
Started sw 3324 0 on Line 1475
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5416:
Completed 2/22

Clock Cycle 5417:
Completed 3/22

Clock Cycle 5418:
Completed 4/22

Clock Cycle 5419:
Completed 5/22

Clock Cycle 5420:
Completed 6/22

Clock Cycle 5421:
Completed 7/22

Clock Cycle 5422:
Completed 8/22

Clock Cycle 5423:
Completed 9/22

Clock Cycle 5424:
Completed 10/22

Clock Cycle 5425:
Completed 11/22

Clock Cycle 5426:
Completed 12/22

Clock Cycle 5427:
Completed 13/22

Clock Cycle 5428:
Completed 14/22

Clock Cycle 5429:
Completed 15/22

Clock Cycle 5430:
Completed 16/22

Clock Cycle 5431:
Completed 17/22

Clock Cycle 5432:
Completed 18/22

Clock Cycle 5433:
Completed 19/22

Clock Cycle 5434:
Completed 20/22

Clock Cycle 5435:
Completed 21/22

Clock Cycle 5436:
Completed 22/22
Finished Instruction sw 3324 0 on Line 1475

Clock Cycle 5437:
Started lw 3864 $t2 on Line 1486
Completed 1/2

Clock Cycle 5438:
Completed 2/2
$t2 = 0
Finished Instruction lw 3864 $t2 on Line 1486

Clock Cycle 5439:
Started sw 3372 468 on Line 1477
Completed 1/2
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 5440:
Completed 2/2
Finished Instruction sw 3372 468 on Line 1477
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 5441:
Started sw 1280 0 on Line 1469
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1252 $t1 on Line 1490

Clock Cycle 5442:
Completed 2/22

Clock Cycle 5443:
Completed 3/22

Clock Cycle 5444:
Completed 4/22

Clock Cycle 5445:
Completed 5/22

Clock Cycle 5446:
Completed 6/22

Clock Cycle 5447:
Completed 7/22

Clock Cycle 5448:
Completed 8/22

Clock Cycle 5449:
Completed 9/22

Clock Cycle 5450:
Completed 10/22
Memory at 3372 = 468

Clock Cycle 5451:
Completed 11/22

Clock Cycle 5452:
Completed 12/22

Clock Cycle 5453:
Completed 13/22

Clock Cycle 5454:
Completed 14/22

Clock Cycle 5455:
Completed 15/22

Clock Cycle 5456:
Completed 16/22

Clock Cycle 5457:
Completed 17/22

Clock Cycle 5458:
Completed 18/22

Clock Cycle 5459:
Completed 19/22

Clock Cycle 5460:
Completed 20/22

Clock Cycle 5461:
Completed 21/22

Clock Cycle 5462:
Completed 22/22
Finished Instruction sw 1280 0 on Line 1469

Clock Cycle 5463:
Started lw 1252 $t1 on Line 1490
Completed 1/2

Clock Cycle 5464:
Completed 2/2
$t1 = 0
Finished Instruction lw 1252 $t1 on Line 1490

Clock Cycle 5465:
Started sw 2000 0 on Line 1470
Completed 1/2
sub$t4,$t1,$t4
$t4 = 0

Clock Cycle 5466:
Completed 2/2
Finished Instruction sw 2000 0 on Line 1470
DRAM Request(Read) Issued for lw 1336 $t4 on Line 1492

Clock Cycle 5467:
Started sw 1756 468 on Line 1471
Completed 1/2
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5468:
Completed 2/2
Finished Instruction sw 1756 468 on Line 1471
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5469:
Started sw 1628 0 on Line 1476
Completed 1/2
addi$t2,$t0,2252
$t2 = 2252

Clock Cycle 5470:
Completed 2/2
Finished Instruction sw 1628 0 on Line 1476

Clock Cycle 5471:
Started sw 1108 0 on Line 1478
Completed 1/2

Clock Cycle 5472:
Completed 2/2
Finished Instruction sw 1108 0 on Line 1478

Clock Cycle 5473:
Started lw 1336 $t4 on Line 1492
Completed 1/2

Clock Cycle 5474:
Completed 2/2
$t4 = 0
Finished Instruction lw 1336 $t4 on Line 1492

Clock Cycle 5475:
add$t4,$t1,$t4
$t4 = 0

Clock Cycle 5476:
DRAM Request(Write) Issued for sw 2924 0 on Line 1497

Clock Cycle 5477:
Started sw 2924 0 on Line 1497
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t3,$t4,$t0
$t3 = 0

Clock Cycle 5478:
Completed 2/22
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 5479:
Completed 3/22
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 5480:
Completed 4/22
DRAM Request(Read) Issued for lw 300 $t2 on Line 1501

Clock Cycle 5481:
Completed 5/22
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5482:
Completed 6/22
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 5483:
Completed 7/22
DRAM Request(Read) Issued for lw 2856 $t0 on Line 1504

Clock Cycle 5484:
Completed 8/22

Clock Cycle 5485:
Completed 9/22

Clock Cycle 5486:
Completed 10/22
Memory at 1756 = 468

Clock Cycle 5487:
Completed 11/22

Clock Cycle 5488:
Completed 12/22

Clock Cycle 5489:
Completed 13/22

Clock Cycle 5490:
Completed 14/22

Clock Cycle 5491:
Completed 15/22

Clock Cycle 5492:
Completed 16/22

Clock Cycle 5493:
Completed 17/22

Clock Cycle 5494:
Completed 18/22

Clock Cycle 5495:
Completed 19/22

Clock Cycle 5496:
Completed 20/22

Clock Cycle 5497:
Completed 21/22

Clock Cycle 5498:
Completed 22/22
Finished Instruction sw 2924 0 on Line 1497

Clock Cycle 5499:
Started lw 2856 $t0 on Line 1504
Completed 1/2

Clock Cycle 5500:
Completed 2/2
$t0 = 0
Finished Instruction lw 2856 $t0 on Line 1504

Clock Cycle 5501:
Started lw 300 $t2 on Line 1501
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5502:
Completed 2/22

Clock Cycle 5503:
Completed 3/22

Clock Cycle 5504:
Completed 4/22

Clock Cycle 5505:
Completed 5/22

Clock Cycle 5506:
Completed 6/22

Clock Cycle 5507:
Completed 7/22

Clock Cycle 5508:
Completed 8/22

Clock Cycle 5509:
Completed 9/22

Clock Cycle 5510:
Completed 10/22

Clock Cycle 5511:
Completed 11/22

Clock Cycle 5512:
Completed 12/22

Clock Cycle 5513:
Completed 13/22

Clock Cycle 5514:
Completed 14/22

Clock Cycle 5515:
Completed 15/22

Clock Cycle 5516:
Completed 16/22

Clock Cycle 5517:
Completed 17/22

Clock Cycle 5518:
Completed 18/22

Clock Cycle 5519:
Completed 19/22

Clock Cycle 5520:
Completed 20/22

Clock Cycle 5521:
Completed 21/22

Clock Cycle 5522:
Completed 22/22
$t2 = 0
Finished Instruction lw 300 $t2 on Line 1501

Clock Cycle 5523:
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 5524:
add$t0,$t4,$t0
$t0 = 0

Clock Cycle 5525:
mul$t1,$t3,$t0
$t1 = 0

Clock Cycle 5526:
addi$t4,$t2,2948
$t4 = 2948

Clock Cycle 5527:
addi$t4,$t2,3244
$t4 = 3244

Clock Cycle 5528:
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 5529:
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 5530:
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 5531:
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 5532:
DRAM Request(Read) Issued for lw 3312 $t1 on Line 1514

Clock Cycle 5533:
Started lw 3312 $t1 on Line 1514
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5534:
Completed 2/12

Clock Cycle 5535:
Completed 3/12

Clock Cycle 5536:
Completed 4/12

Clock Cycle 5537:
Completed 5/12

Clock Cycle 5538:
Completed 6/12

Clock Cycle 5539:
Completed 7/12

Clock Cycle 5540:
Completed 8/12

Clock Cycle 5541:
Completed 9/12

Clock Cycle 5542:
Completed 10/12

Clock Cycle 5543:
Completed 11/12

Clock Cycle 5544:
Completed 12/12
$t1 = 0
Finished Instruction lw 3312 $t1 on Line 1514

Clock Cycle 5545:
add$t0,$t0,$t1
$t0 = 0

Clock Cycle 5546:
addi$t0,$t3,3756
$t0 = 3756

Clock Cycle 5547:
addi$t4,$t3,3568
$t4 = 3568

Clock Cycle 5548:
slt$t3,$t2,$t0
$t3 = 1

Clock Cycle 5549:
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5550:
add$t0,$t0,$t3
$t0 = 3756

Clock Cycle 5551:
slt$t0,$t1,$t1
$t0 = 0

Clock Cycle 5552:
DRAM Request(Read) Issued for lw 548 $t3 on Line 1522

Clock Cycle 5553:
Started lw 548 $t3 on Line 1522
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 460 3568 on Line 1523

Clock Cycle 5554:
Completed 2/12
add$t0,$t1,$t2
$t0 = 0

Clock Cycle 5555:
Completed 3/12
addi$t0,$t1,452
$t0 = 452

Clock Cycle 5556:
Completed 4/12
mul$t2,$t2,$t0
$t2 = 0

Clock Cycle 5557:
Completed 5/12
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 5558:
Completed 6/12
DRAM Request(Read) Issued for lw 208 $t4 on Line 1528

Clock Cycle 5559:
Completed 7/12

Clock Cycle 5560:
Completed 8/12

Clock Cycle 5561:
Completed 9/12

Clock Cycle 5562:
Completed 10/12

Clock Cycle 5563:
Completed 11/12

Clock Cycle 5564:
Completed 12/12
$t3 = 0
Finished Instruction lw 548 $t3 on Line 1522

Clock Cycle 5565:
Started lw 208 $t4 on Line 1528
Completed 1/2

Clock Cycle 5566:
Completed 2/2
$t4 = 0
Finished Instruction lw 208 $t4 on Line 1528

Clock Cycle 5567:
Started sw 460 3568 on Line 1523
Completed 1/2
sub$t4,$t4,$t3
$t4 = 0

Clock Cycle 5568:
Completed 2/2
Finished Instruction sw 460 3568 on Line 1523
DRAM Request(Read) Issued for lw 3060 $t1 on Line 1530

Clock Cycle 5569:
Started lw 3060 $t1 on Line 1530
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t3,3936
$t0 = 3936

Clock Cycle 5570:
Completed 2/22
DRAM Request(Write) Issued for sw 464 0 on Line 1532

Clock Cycle 5571:
Completed 3/22

Clock Cycle 5572:
Completed 4/22

Clock Cycle 5573:
Completed 5/22

Clock Cycle 5574:
Completed 6/22

Clock Cycle 5575:
Completed 7/22

Clock Cycle 5576:
Completed 8/22

Clock Cycle 5577:
Completed 9/22

Clock Cycle 5578:
Completed 10/22
Memory at 460 = 3568

Clock Cycle 5579:
Completed 11/22

Clock Cycle 5580:
Completed 12/22

Clock Cycle 5581:
Completed 13/22

Clock Cycle 5582:
Completed 14/22

Clock Cycle 5583:
Completed 15/22

Clock Cycle 5584:
Completed 16/22

Clock Cycle 5585:
Completed 17/22

Clock Cycle 5586:
Completed 18/22

Clock Cycle 5587:
Completed 19/22

Clock Cycle 5588:
Completed 20/22

Clock Cycle 5589:
Completed 21/22

Clock Cycle 5590:
Completed 22/22
$t1 = 0
Finished Instruction lw 3060 $t1 on Line 1530

Clock Cycle 5591:
Started sw 464 0 on Line 1532
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1664 0 on Line 1533

Clock Cycle 5592:
Completed 2/12
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 5593:
Completed 3/12
DRAM Request(Write) Issued for sw 3760 3936 on Line 1535

Clock Cycle 5594:
Completed 4/12
DRAM Request(Read) Issued for lw 1740 $t0 on Line 1536

Clock Cycle 5595:
Completed 5/12
add$t3,$t4,$t3
$t3 = 0

Clock Cycle 5596:
Completed 6/12

Clock Cycle 5597:
Completed 7/12

Clock Cycle 5598:
Completed 8/12

Clock Cycle 5599:
Completed 9/12

Clock Cycle 5600:
Completed 10/12

Clock Cycle 5601:
Completed 11/12

Clock Cycle 5602:
Completed 12/12
Finished Instruction sw 464 0 on Line 1532

Clock Cycle 5603:
Started sw 1664 0 on Line 1533
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5604:
Completed 2/22

Clock Cycle 5605:
Completed 3/22

Clock Cycle 5606:
Completed 4/22

Clock Cycle 5607:
Completed 5/22

Clock Cycle 5608:
Completed 6/22

Clock Cycle 5609:
Completed 7/22

Clock Cycle 5610:
Completed 8/22

Clock Cycle 5611:
Completed 9/22

Clock Cycle 5612:
Completed 10/22
Memory at 464 = 0

Clock Cycle 5613:
Completed 11/22

Clock Cycle 5614:
Completed 12/22

Clock Cycle 5615:
Completed 13/22

Clock Cycle 5616:
Completed 14/22

Clock Cycle 5617:
Completed 15/22

Clock Cycle 5618:
Completed 16/22

Clock Cycle 5619:
Completed 17/22

Clock Cycle 5620:
Completed 18/22

Clock Cycle 5621:
Completed 19/22

Clock Cycle 5622:
Completed 20/22

Clock Cycle 5623:
Completed 21/22

Clock Cycle 5624:
Completed 22/22
Finished Instruction sw 1664 0 on Line 1533

Clock Cycle 5625:
Started lw 1740 $t0 on Line 1536
Completed 1/2

Clock Cycle 5626:
Completed 2/2
$t0 = 0
Finished Instruction lw 1740 $t0 on Line 1536

Clock Cycle 5627:
Started sw 3760 3936 on Line 1535
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 5628:
Completed 2/22
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 5629:
Completed 3/22
add$t0,$t3,$t1
$t0 = 0

Clock Cycle 5630:
Completed 4/22
addi$t2,$t4,836
$t2 = 836

Clock Cycle 5631:
Completed 5/22
addi$t3,$t2,2908
$t3 = 3744

Clock Cycle 5632:
Completed 6/22
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 5633:
Completed 7/22
sub$t1,$t4,$t3
$t1 = -3744

Clock Cycle 5634:
Completed 8/22
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5635:
Completed 9/22
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5636:
Completed 10/22
add$t0,$t1,$t4
$t0 = -3744

Clock Cycle 5637:
Completed 11/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 5638:
Completed 12/22
add$t4,$t0,$t4
$t4 = -3744

Clock Cycle 5639:
Completed 13/22
DRAM Request(Write) Issued for sw 1620 -3744 on Line 1550

Clock Cycle 5640:
Completed 14/22
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 5641:
Completed 15/22
add$t0,$t2,$t3
$t0 = 3744

Clock Cycle 5642:
Completed 16/22
addi$t0,$t2,3016
$t0 = 3016

Clock Cycle 5643:
Completed 17/22
add$t2,$t2,$t4
$t2 = 0

Clock Cycle 5644:
Completed 18/22
addi$t0,$t4,1868
$t0 = 1868

Clock Cycle 5645:
Completed 19/22
add$t4,$t0,$t3
$t4 = 5612

Clock Cycle 5646:
Completed 20/22
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5647:
Completed 21/22
mul$t3,$t0,$t3
$t3 = 6993792

Clock Cycle 5648:
Completed 22/22
Finished Instruction sw 3760 3936 on Line 1535
sub$t3,$t2,$t1
$t3 = 3744

Clock Cycle 5649:
Started sw 1620 -3744 on Line 1550
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,2324
$t0 = 6068

Clock Cycle 5650:
Completed 2/22
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5651:
Completed 3/22
DRAM Request(Write) Issued for sw 508 3744 on Line 1562

Clock Cycle 5652:
Completed 4/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5653:
Completed 5/22
DRAM Request(Write) Issued for sw 284 0 on Line 1564

Clock Cycle 5654:
Completed 6/22
add$t0,$t4,$t0
$t0 = 5612

Clock Cycle 5655:
Completed 7/22
mul$t1,$t0,$t3
$t1 = 0

Clock Cycle 5656:
Completed 8/22
sub$t1,$t3,$t4
$t1 = -5612

Clock Cycle 5657:
Completed 9/22
addi$t4,$t4,1088
$t4 = 6700

Clock Cycle 5658:
Completed 10/22
Memory at 3760 = 3936
addi$t2,$t2,2980
$t2 = 2980

Clock Cycle 5659:
Completed 11/22
add$t1,$t2,$t4
$t1 = 9680

Clock Cycle 5660:
Completed 12/22
slt$t1,$t2,$t0
$t1 = 1

Clock Cycle 5661:
Completed 13/22
slt$t1,$t0,$t4
$t1 = 1

Clock Cycle 5662:
Completed 14/22
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5663:
Completed 15/22
DRAM Request(Read) Issued for lw 2624 $t2 on Line 1574

Clock Cycle 5664:
Completed 16/22
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5665:
Completed 17/22
add$t0,$t0,$t0
$t0 = 11224

Clock Cycle 5666:
Completed 18/22

Clock Cycle 5667:
Completed 19/22

Clock Cycle 5668:
Completed 20/22

Clock Cycle 5669:
Completed 21/22

Clock Cycle 5670:
Completed 22/22
Finished Instruction sw 1620 -3744 on Line 1550

Clock Cycle 5671:
Started lw 2624 $t2 on Line 1574
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5672:
Completed 2/22

Clock Cycle 5673:
Completed 3/22

Clock Cycle 5674:
Completed 4/22

Clock Cycle 5675:
Completed 5/22

Clock Cycle 5676:
Completed 6/22

Clock Cycle 5677:
Completed 7/22

Clock Cycle 5678:
Completed 8/22

Clock Cycle 5679:
Completed 9/22

Clock Cycle 5680:
Completed 10/22
Memory at 1620 = -3744

Clock Cycle 5681:
Completed 11/22

Clock Cycle 5682:
Completed 12/22

Clock Cycle 5683:
Completed 13/22

Clock Cycle 5684:
Completed 14/22

Clock Cycle 5685:
Completed 15/22

Clock Cycle 5686:
Completed 16/22

Clock Cycle 5687:
Completed 17/22

Clock Cycle 5688:
Completed 18/22

Clock Cycle 5689:
Completed 19/22

Clock Cycle 5690:
Completed 20/22

Clock Cycle 5691:
Completed 21/22

Clock Cycle 5692:
Completed 22/22
$t2 = 0
Finished Instruction lw 2624 $t2 on Line 1574

Clock Cycle 5693:
Started sw 508 3744 on Line 1562
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub$t2,$t1,$t0
$t2 = -11223

Clock Cycle 5694:
Completed 2/12
add$t2,$t3,$t2
$t2 = -11223

Clock Cycle 5695:
Completed 3/12
add$t3,$t0,$t1
$t3 = 11225

Clock Cycle 5696:
Completed 4/12
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 5697:
Completed 5/12
add$t3,$t1,$t2
$t3 = 1

Clock Cycle 5698:
Completed 6/12
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 5699:
Completed 7/12
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 5700:
Completed 8/12
DRAM Request(Read) Issued for lw 2472 $t3 on Line 1584

Clock Cycle 5701:
Completed 9/12

Clock Cycle 5702:
Completed 10/12

Clock Cycle 5703:
Completed 11/12

Clock Cycle 5704:
Completed 12/12
Finished Instruction sw 508 3744 on Line 1562

Clock Cycle 5705:
Started sw 284 0 on Line 1564
Completed 1/2

Clock Cycle 5706:
Completed 2/2
Finished Instruction sw 284 0 on Line 1564

Clock Cycle 5707:
Started lw 2472 $t3 on Line 1584
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5708:
Completed 2/22

Clock Cycle 5709:
Completed 3/22

Clock Cycle 5710:
Completed 4/22

Clock Cycle 5711:
Completed 5/22

Clock Cycle 5712:
Completed 6/22

Clock Cycle 5713:
Completed 7/22

Clock Cycle 5714:
Completed 8/22

Clock Cycle 5715:
Completed 9/22

Clock Cycle 5716:
Completed 10/22
Memory at 508 = 3744

Clock Cycle 5717:
Completed 11/22

Clock Cycle 5718:
Completed 12/22

Clock Cycle 5719:
Completed 13/22

Clock Cycle 5720:
Completed 14/22

Clock Cycle 5721:
Completed 15/22

Clock Cycle 5722:
Completed 16/22

Clock Cycle 5723:
Completed 17/22

Clock Cycle 5724:
Completed 18/22

Clock Cycle 5725:
Completed 19/22

Clock Cycle 5726:
Completed 20/22

Clock Cycle 5727:
Completed 21/22

Clock Cycle 5728:
Completed 22/22
$t3 = 0
Finished Instruction lw 2472 $t3 on Line 1584

Clock Cycle 5729:
add$t4,$t3,$t4
$t4 = 1

Clock Cycle 5730:
slt$t3,$t3,$t1
$t3 = 1

Clock Cycle 5731:
addi$t3,$t0,2404
$t3 = 13628

Clock Cycle 5732:
sub$t0,$t4,$t3
$t0 = -13627

Clock Cycle 5733:
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 5734:
addi$t3,$t4,1300
$t3 = 1301

Clock Cycle 5735:
slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 5736:
mul$t2,$t0,$t3
$t2 = -17728727

Clock Cycle 5737:
DRAM Request(Read) Issued for lw 3352 $t3 on Line 1593

Clock Cycle 5738:
Started lw 3352 $t3 on Line 1593
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3176 1 on Line 1594

Clock Cycle 5739:
Completed 2/12

Clock Cycle 5740:
Completed 3/12

Clock Cycle 5741:
Completed 4/12

Clock Cycle 5742:
Completed 5/12

Clock Cycle 5743:
Completed 6/12

Clock Cycle 5744:
Completed 7/12

Clock Cycle 5745:
Completed 8/12

Clock Cycle 5746:
Completed 9/12

Clock Cycle 5747:
Completed 10/12

Clock Cycle 5748:
Completed 11/12

Clock Cycle 5749:
Completed 12/12
$t3 = 0
Finished Instruction lw 3352 $t3 on Line 1593

Clock Cycle 5750:
Started sw 3176 1 on Line 1594
Completed 1/2
sub$t3,$t4,$t0
$t3 = 13628

Clock Cycle 5751:
Completed 2/2
Finished Instruction sw 3176 1 on Line 1594
addi$t3,$t3,3564
$t3 = 17192

Clock Cycle 5752:
add$t3,$t3,$t3
$t3 = 34384

Clock Cycle 5753:
slt$t3,$t2,$t1
$t3 = 1

Clock Cycle 5754:
addi$t4,$t4,2804
$t4 = 2805

Clock Cycle 5755:
add$t0,$t0,$t3
$t0 = -13626

Clock Cycle 5756:
addi$t4,$t2,3656
$t4 = -17725071

Clock Cycle 5757:
DRAM Request(Read) Issued for lw 3416 $t2 on Line 1602

Clock Cycle 5758:
Started lw 3416 $t2 on Line 1602
Completed 1/2
mul$t0,$t0,$t0
$t0 = 185667876

Clock Cycle 5759:
Completed 2/2
$t2 = 0
Finished Instruction lw 3416 $t2 on Line 1602

Clock Cycle 5760:
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 5761:
add$t0,$t4,$t3
$t0 = -17725070

Clock Cycle 5762:
slt$t2,$t0,$t2
$t2 = 1

Clock Cycle 5763:
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5764:
DRAM Request(Read) Issued for lw 2144 $t0 on Line 1608

Clock Cycle 5765:
Started lw 2144 $t0 on Line 1608
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5766:
Completed 2/22

Clock Cycle 5767:
Completed 3/22

Clock Cycle 5768:
Completed 4/22

Clock Cycle 5769:
Completed 5/22

Clock Cycle 5770:
Completed 6/22

Clock Cycle 5771:
Completed 7/22

Clock Cycle 5772:
Completed 8/22

Clock Cycle 5773:
Completed 9/22

Clock Cycle 5774:
Completed 10/22
Memory at 3176 = 1

Clock Cycle 5775:
Completed 11/22

Clock Cycle 5776:
Completed 12/22

Clock Cycle 5777:
Completed 13/22

Clock Cycle 5778:
Completed 14/22

Clock Cycle 5779:
Completed 15/22

Clock Cycle 5780:
Completed 16/22

Clock Cycle 5781:
Completed 17/22

Clock Cycle 5782:
Completed 18/22

Clock Cycle 5783:
Completed 19/22

Clock Cycle 5784:
Completed 20/22

Clock Cycle 5785:
Completed 21/22

Clock Cycle 5786:
Completed 22/22
$t0 = 0
Finished Instruction lw 2144 $t0 on Line 1608

Clock Cycle 5787:
slt$t3,$t4,$t0
$t3 = 1

Clock Cycle 5788:
addi$t4,$t2,3144
$t4 = 3145

Clock Cycle 5789:
addi$t4,$t2,1716
$t4 = 1717

Clock Cycle 5790:
addi$t0,$t3,1904
$t0 = 1905

Clock Cycle 5791:
mul$t0,$t4,$t1
$t0 = 1717

Clock Cycle 5792:
DRAM Request(Read) Issued for lw 1664 $t2 on Line 1614

Clock Cycle 5793:
Started lw 1664 $t2 on Line 1614
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5794:
Completed 2/12

Clock Cycle 5795:
Completed 3/12

Clock Cycle 5796:
Completed 4/12

Clock Cycle 5797:
Completed 5/12

Clock Cycle 5798:
Completed 6/12

Clock Cycle 5799:
Completed 7/12

Clock Cycle 5800:
Completed 8/12

Clock Cycle 5801:
Completed 9/12

Clock Cycle 5802:
Completed 10/12

Clock Cycle 5803:
Completed 11/12

Clock Cycle 5804:
Completed 12/12
$t2 = 0
Finished Instruction lw 1664 $t2 on Line 1614

Clock Cycle 5805:
add$t2,$t0,$t1
$t2 = 1718

Clock Cycle 5806:
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 5807:
addi$t3,$t1,2724
$t3 = 2725

Clock Cycle 5808:
sub$t1,$t3,$t4
$t1 = 2725

Clock Cycle 5809:
mul$t4,$t0,$t3
$t4 = 4678825

Clock Cycle 5810:
mul$t1,$t4,$t3
$t1 = -135103763

Clock Cycle 5811:
sub$t2,$t4,$t0
$t2 = 4677108

Clock Cycle 5812:
DRAM Request(Read) Issued for lw 1632 $t1 on Line 1622

Clock Cycle 5813:
Started lw 1632 $t1 on Line 1622
Completed 1/2
add$t3,$t0,$t2
$t3 = 4678825

Clock Cycle 5814:
Completed 2/2
$t1 = 3564
Finished Instruction lw 1632 $t1 on Line 1622
DRAM Request(Write) Issued for sw 2564 4677108 on Line 1624

Clock Cycle 5815:
Started sw 2564 4677108 on Line 1624
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2440 $t2 on Line 1625

Clock Cycle 5816:
Completed 2/12
slt$t3,$t1,$t1
$t3 = 0

Clock Cycle 5817:
Completed 3/12
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 5818:
Completed 4/12
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 5819:
Completed 5/12

Clock Cycle 5820:
Completed 6/12

Clock Cycle 5821:
Completed 7/12

Clock Cycle 5822:
Completed 8/12

Clock Cycle 5823:
Completed 9/12

Clock Cycle 5824:
Completed 10/12

Clock Cycle 5825:
Completed 11/12

Clock Cycle 5826:
Completed 12/12
Finished Instruction sw 2564 4677108 on Line 1624

Clock Cycle 5827:
Started lw 2440 $t2 on Line 1625
Completed 1/2

Clock Cycle 5828:
Completed 2/2
$t2 = 2101
Finished Instruction lw 2440 $t2 on Line 1625

Clock Cycle 5829:
add$t2,$t3,$t2
$t2 = 2101

Clock Cycle 5830:
slt$t3,$t1,$t0
$t3 = 0

Clock Cycle 5831:
DRAM Request(Read) Issued for lw 68 $t2 on Line 1631

Clock Cycle 5832:
Started lw 68 $t2 on Line 1631
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t1,1352
$t3 = 4916

Clock Cycle 5833:
Completed 2/22

Clock Cycle 5834:
Completed 3/22

Clock Cycle 5835:
Completed 4/22

Clock Cycle 5836:
Completed 5/22

Clock Cycle 5837:
Completed 6/22

Clock Cycle 5838:
Completed 7/22

Clock Cycle 5839:
Completed 8/22

Clock Cycle 5840:
Completed 9/22

Clock Cycle 5841:
Completed 10/22
Memory at 2564 = 4677108

Clock Cycle 5842:
Completed 11/22

Clock Cycle 5843:
Completed 12/22

Clock Cycle 5844:
Completed 13/22

Clock Cycle 5845:
Completed 14/22

Clock Cycle 5846:
Completed 15/22

Clock Cycle 5847:
Completed 16/22

Clock Cycle 5848:
Completed 17/22

Clock Cycle 5849:
Completed 18/22

Clock Cycle 5850:
Completed 19/22

Clock Cycle 5851:
Completed 20/22

Clock Cycle 5852:
Completed 21/22

Clock Cycle 5853:
Completed 22/22
$t2 = 0
Finished Instruction lw 68 $t2 on Line 1631

Clock Cycle 5854:
slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 5855:
sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 5856:
addi$t1,$t4,1688
$t1 = 1688

Clock Cycle 5857:
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 5858:
add$t4,$t1,$t2
$t4 = 1688

Clock Cycle 5859:
add$t4,$t0,$t1
$t4 = 1688

Clock Cycle 5860:
addi$t0,$t0,2812
$t0 = 2812

Clock Cycle 5861:
DRAM Request(Read) Issued for lw 3940 $t2 on Line 1640

Clock Cycle 5862:
Started lw 3940 $t2 on Line 1640
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1392 $t1 on Line 1641

Clock Cycle 5863:
Completed 2/12

Clock Cycle 5864:
Completed 3/12

Clock Cycle 5865:
Completed 4/12

Clock Cycle 5866:
Completed 5/12

Clock Cycle 5867:
Completed 6/12

Clock Cycle 5868:
Completed 7/12

Clock Cycle 5869:
Completed 8/12

Clock Cycle 5870:
Completed 9/12

Clock Cycle 5871:
Completed 10/12

Clock Cycle 5872:
Completed 11/12

Clock Cycle 5873:
Completed 12/12
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 1640

Clock Cycle 5874:
Started lw 1392 $t1 on Line 1641
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3176 0 on Line 1642

Clock Cycle 5875:
Completed 2/12
sub$t4,$t3,$t0
$t4 = -2812

Clock Cycle 5876:
Completed 3/12
addi$t3,$t2,788
$t3 = 788

Clock Cycle 5877:
Completed 4/12

Clock Cycle 5878:
Completed 5/12

Clock Cycle 5879:
Completed 6/12

Clock Cycle 5880:
Completed 7/12

Clock Cycle 5881:
Completed 8/12

Clock Cycle 5882:
Completed 9/12

Clock Cycle 5883:
Completed 10/12

Clock Cycle 5884:
Completed 11/12

Clock Cycle 5885:
Completed 12/12
$t1 = 0
Finished Instruction lw 1392 $t1 on Line 1641

Clock Cycle 5886:
Started sw 3176 0 on Line 1642
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3672 $t1 on Line 1645

Clock Cycle 5887:
Completed 2/12

Clock Cycle 5888:
Completed 3/12

Clock Cycle 5889:
Completed 4/12

Clock Cycle 5890:
Completed 5/12

Clock Cycle 5891:
Completed 6/12

Clock Cycle 5892:
Completed 7/12

Clock Cycle 5893:
Completed 8/12

Clock Cycle 5894:
Completed 9/12

Clock Cycle 5895:
Completed 10/12

Clock Cycle 5896:
Completed 11/12

Clock Cycle 5897:
Completed 12/12
Finished Instruction sw 3176 0 on Line 1642

Clock Cycle 5898:
Started lw 3672 $t1 on Line 1645
Completed 1/2

Clock Cycle 5899:
Completed 2/2
$t1 = 0
Finished Instruction lw 3672 $t1 on Line 1645

Clock Cycle 5900:
sub$t2,$t0,$t1
$t2 = 2812

Clock Cycle 5901:
sub$t2,$t0,$t4
$t2 = 5624

Clock Cycle 5902:
addi$t1,$t3,2244
$t1 = 3032

Clock Cycle 5903:
mul$t3,$t3,$t1
$t3 = 2389216

Clock Cycle 5904:
addi$t2,$t4,2752
$t2 = -60

Clock Cycle 5905:
addi$t3,$t2,2268
$t3 = 2208

Clock Cycle 5906:
addi$t3,$t4,444
$t3 = -2368

Clock Cycle 5907:
slt$t3,$t3,$t0
$t3 = 1

Clock Cycle 5908:
mul$t0,$t0,$t3
$t0 = 2812

Clock Cycle 5909:
add$t3,$t1,$t1
$t3 = 6064

Clock Cycle 5910:
mul$t2,$t4,$t1
$t2 = -8525984

Clock Cycle 5911:
DRAM Request(Read) Issued for lw 3060 $t2 on Line 1657

Clock Cycle 5912:
Started lw 3060 $t2 on Line 1657
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 5913:
Completed 2/22
add$t3,$t4,$t1
$t3 = -2812

Clock Cycle 5914:
Completed 3/22
sub$t0,$t3,$t0
$t0 = -5624

Clock Cycle 5915:
Completed 4/22

Clock Cycle 5916:
Completed 5/22

Clock Cycle 5917:
Completed 6/22

Clock Cycle 5918:
Completed 7/22

Clock Cycle 5919:
Completed 8/22

Clock Cycle 5920:
Completed 9/22

Clock Cycle 5921:
Completed 10/22
Memory at 3176 = 0

Clock Cycle 5922:
Completed 11/22

Clock Cycle 5923:
Completed 12/22

Clock Cycle 5924:
Completed 13/22

Clock Cycle 5925:
Completed 14/22

Clock Cycle 5926:
Completed 15/22

Clock Cycle 5927:
Completed 16/22

Clock Cycle 5928:
Completed 17/22

Clock Cycle 5929:
Completed 18/22

Clock Cycle 5930:
Completed 19/22

Clock Cycle 5931:
Completed 20/22

Clock Cycle 5932:
Completed 21/22

Clock Cycle 5933:
Completed 22/22
$t2 = 0
Finished Instruction lw 3060 $t2 on Line 1657

Clock Cycle 5934:
add$t2,$t2,$t4
$t2 = -2812

Clock Cycle 5935:
add$t4,$t3,$t3
$t4 = -5624

Clock Cycle 5936:
DRAM Request(Read) Issued for lw 1372 $t2 on Line 1663

Clock Cycle 5937:
Started lw 1372 $t2 on Line 1663
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5938:
Completed 2/12

Clock Cycle 5939:
Completed 3/12

Clock Cycle 5940:
Completed 4/12

Clock Cycle 5941:
Completed 5/12

Clock Cycle 5942:
Completed 6/12

Clock Cycle 5943:
Completed 7/12

Clock Cycle 5944:
Completed 8/12

Clock Cycle 5945:
Completed 9/12

Clock Cycle 5946:
Completed 10/12

Clock Cycle 5947:
Completed 11/12

Clock Cycle 5948:
Completed 12/12
$t2 = 0
Finished Instruction lw 1372 $t2 on Line 1663

Clock Cycle 5949:
add$t0,$t1,$t2
$t0 = 0

Clock Cycle 5950:
sub$t2,$t0,$t3
$t2 = 2812

Clock Cycle 5951:
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 5952:
addi$t0,$t0,188
$t0 = 188

Clock Cycle 5953:
DRAM Request(Write) Issued for sw 2968 0 on Line 1668

Clock Cycle 5954:
Started sw 2968 0 on Line 1668
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,3648
$t4 = 3836

Clock Cycle 5955:
Completed 2/12
addi$t2,$t2,380
$t2 = 3192

Clock Cycle 5956:
Completed 3/12
add$t1,$t2,$t0
$t1 = 3380

Clock Cycle 5957:
Completed 4/12
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 5958:
Completed 5/12
sub$t2,$t3,$t1
$t2 = -2813

Clock Cycle 5959:
Completed 6/12
sub$t1,$t1,$t0
$t1 = -187

Clock Cycle 5960:
Completed 7/12
addi$t3,$t3,2072
$t3 = -740

Clock Cycle 5961:
Completed 8/12
mul$t1,$t1,$t1
$t1 = 34969

Clock Cycle 5962:
Completed 9/12
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 5963:
Completed 10/12
DRAM Request(Read) Issued for lw 2712 $t4 on Line 1678

Clock Cycle 5964:
Completed 11/12
DRAM Request(Read) Issued for lw 2940 $t0 on Line 1679

Clock Cycle 5965:
Completed 12/12
Finished Instruction sw 2968 0 on Line 1668

Clock Cycle 5966:
Started lw 2712 $t4 on Line 1678
Completed 1/2

Clock Cycle 5967:
Completed 2/2
$t4 = 0
Finished Instruction lw 2712 $t4 on Line 1678

Clock Cycle 5968:
Started lw 2940 $t0 on Line 1679
Completed 1/2
sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 5969:
Completed 2/2
$t0 = 0
Finished Instruction lw 2940 $t0 on Line 1679

Clock Cycle 5970:
slt$t2,$t2,$t0
$t2 = 1

Clock Cycle 5971:
add$t3,$t2,$t3
$t3 = -739

Clock Cycle 5972:
add$t0,$t3,$t0
$t0 = -739

Clock Cycle 5973:
addi$t3,$t4,340
$t3 = 340

Clock Cycle 5974:
addi$t1,$t2,4
$t1 = 5

Clock Cycle 5975:
add$t2,$t3,$t1
$t2 = 345

Clock Cycle 5976:
DRAM Request(Read) Issued for lw 2316 $t0 on Line 1687

Clock Cycle 5977:
Started lw 2316 $t0 on Line 1687
Completed 1/2
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 5978:
Completed 2/2
$t0 = 0
Finished Instruction lw 2316 $t0 on Line 1687
add$t3,$t4,$t2
$t3 = 0

Clock Cycle 5979:
DRAM Request(Write) Issued for sw 1848 0 on Line 1690

Clock Cycle 5980:
Started sw 1848 0 on Line 1690
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t1,$t1
$t0 = 10

Clock Cycle 5981:
Completed 2/22
sub$t1,$t1,$t3
$t1 = 5

Clock Cycle 5982:
Completed 3/22
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 5983:
Completed 4/22
addi$t1,$t0,2564
$t1 = 2574

Clock Cycle 5984:
Completed 5/22
sub$t3,$t0,$t1
$t3 = -2564

Clock Cycle 5985:
Completed 6/22
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 5986:
Completed 7/22
sub$t4,$t1,$t2
$t4 = 2574

Clock Cycle 5987:
Completed 8/22
add$t0,$t0,$t3
$t0 = -2554

Clock Cycle 5988:
Completed 9/22
slt$t0,$t3,$t4
$t0 = 1

Clock Cycle 5989:
Completed 10/22
add$t3,$t2,$t0
$t3 = 1

Clock Cycle 5990:
Completed 11/22
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 5991:
Completed 12/22
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 5992:
Completed 13/22
sub$t2,$t4,$t3
$t2 = -1

Clock Cycle 5993:
Completed 14/22
mul$t1,$t0,$t3
$t1 = 1

Clock Cycle 5994:
Completed 15/22
DRAM Request(Write) Issued for sw 2436 1 on Line 1705

Clock Cycle 5995:
Completed 16/22
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 5996:
Completed 17/22
addi$t1,$t3,2524
$t1 = 2525

Clock Cycle 5997:
Completed 18/22
DRAM Request(Write) Issued for sw 796 0 on Line 1708

Clock Cycle 5998:
Completed 19/22
DRAM Request(Write) Issued for sw 864 -1 on Line 1709

Clock Cycle 5999:
Completed 20/22
sub$t3,$t0,$t1
$t3 = -2525

Clock Cycle 6000:
Completed 21/22
addi$t1,$t1,380
$t1 = 2905

Clock Cycle 6001:
Completed 22/22
Finished Instruction sw 1848 0 on Line 1690
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 6002:
Started sw 2436 1 on Line 1705
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 20 2905 on Line 1713

Clock Cycle 6003:
Completed 2/22
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 6004:
Completed 3/22
DRAM Request(Read) Issued for lw 3400 $t2 on Line 1715

Clock Cycle 6005:
Completed 4/22
slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 6006:
Completed 5/22

Clock Cycle 6007:
Completed 6/22

Clock Cycle 6008:
Completed 7/22

Clock Cycle 6009:
Completed 8/22

Clock Cycle 6010:
Completed 9/22

Clock Cycle 6011:
Completed 10/22

Clock Cycle 6012:
Completed 11/22

Clock Cycle 6013:
Completed 12/22

Clock Cycle 6014:
Completed 13/22

Clock Cycle 6015:
Completed 14/22

Clock Cycle 6016:
Completed 15/22

Clock Cycle 6017:
Completed 16/22

Clock Cycle 6018:
Completed 17/22

Clock Cycle 6019:
Completed 18/22

Clock Cycle 6020:
Completed 19/22

Clock Cycle 6021:
Completed 20/22

Clock Cycle 6022:
Completed 21/22

Clock Cycle 6023:
Completed 22/22
Finished Instruction sw 2436 1 on Line 1705

Clock Cycle 6024:
Started lw 3400 $t2 on Line 1715
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6025:
Completed 2/22

Clock Cycle 6026:
Completed 3/22

Clock Cycle 6027:
Completed 4/22

Clock Cycle 6028:
Completed 5/22

Clock Cycle 6029:
Completed 6/22

Clock Cycle 6030:
Completed 7/22

Clock Cycle 6031:
Completed 8/22

Clock Cycle 6032:
Completed 9/22

Clock Cycle 6033:
Completed 10/22
Memory at 2436 = 1

Clock Cycle 6034:
Completed 11/22

Clock Cycle 6035:
Completed 12/22

Clock Cycle 6036:
Completed 13/22

Clock Cycle 6037:
Completed 14/22

Clock Cycle 6038:
Completed 15/22

Clock Cycle 6039:
Completed 16/22

Clock Cycle 6040:
Completed 17/22

Clock Cycle 6041:
Completed 18/22

Clock Cycle 6042:
Completed 19/22

Clock Cycle 6043:
Completed 20/22

Clock Cycle 6044:
Completed 21/22

Clock Cycle 6045:
Completed 22/22
$t2 = 0
Finished Instruction lw 3400 $t2 on Line 1715

Clock Cycle 6046:
Started sw 796 0 on Line 1708
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add$t3,$t2,$t0
$t3 = 0

Clock Cycle 6047:
Completed 2/12
DRAM Request(Write) Issued for sw 1876 0 on Line 1718

Clock Cycle 6048:
Completed 3/12
sub$t0,$t0,$t1
$t0 = -2905

Clock Cycle 6049:
Completed 4/12
add$t1,$t1,$t1
$t1 = 5810

Clock Cycle 6050:
Completed 5/12
add$t4,$t1,$t4
$t4 = 5810

Clock Cycle 6051:
Completed 6/12
slt$t0,$t3,$t1
$t0 = 1

Clock Cycle 6052:
Completed 7/12
sub$t3,$t0,$t1
$t3 = -5809

Clock Cycle 6053:
Completed 8/12
add$t4,$t1,$t4
$t4 = 11620

Clock Cycle 6054:
Completed 9/12
addi$t3,$t3,840
$t3 = -4969

Clock Cycle 6055:
Completed 10/12
DRAM Request(Read) Issued for lw 700 $t0 on Line 1726

Clock Cycle 6056:
Completed 11/12
addi$t4,$t2,3644
$t4 = 3644

Clock Cycle 6057:
Completed 12/12
Finished Instruction sw 796 0 on Line 1708

Clock Cycle 6058:
Started sw 864 -1 on Line 1709
Completed 1/2

Clock Cycle 6059:
Completed 2/2
Finished Instruction sw 864 -1 on Line 1709

Clock Cycle 6060:
Started lw 700 $t0 on Line 1726
Completed 1/2

Clock Cycle 6061:
Completed 2/2
$t0 = 0
Finished Instruction lw 700 $t0 on Line 1726

Clock Cycle 6062:
Started sw 20 2905 on Line 1713
Completed 1/2
DRAM Request(Write) Issued for sw 2428 0 on Line 1728

Clock Cycle 6063:
Completed 2/2
Finished Instruction sw 20 2905 on Line 1713
sub$t2,$t3,$t4
$t2 = -8613

Clock Cycle 6064:
Started sw 1876 0 on Line 1718
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t4,$t1,$t1
$t4 = 11620

Clock Cycle 6065:
Completed 2/22
slt$t2,$t3,$t1
$t2 = 1

Clock Cycle 6066:
Completed 3/22
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 6067:
Completed 4/22
DRAM Request(Write) Issued for sw 2096 1 on Line 1733

Clock Cycle 6068:
Completed 5/22
add$t1,$t1,$t3
$t1 = 841

Clock Cycle 6069:
Completed 6/22
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 6070:
Completed 7/22
DRAM Request(Write) Issued for sw 2244 841 on Line 1736

Clock Cycle 6071:
Completed 8/22
sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 6072:
Completed 9/22
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 6073:
Completed 10/22
Memory at 20 = 2905
Memory at 864 = -1
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 6074:
Completed 11/22
add$t3,$t2,$t3
$t3 = 1

Clock Cycle 6075:
Completed 12/22
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 6076:
Completed 13/22
DRAM Request(Write) Issued for sw 924 0 on Line 1742

Clock Cycle 6077:
Completed 14/22
DRAM Request(Read) Issued for lw 1108 $t0 on Line 1743

Clock Cycle 6078:
Completed 15/22
DRAM Request(Read) Issued for lw 2476 $t2 on Line 1744

Clock Cycle 6079:
Completed 16/22
DRAM Request(Write) Issued for sw 2044 0 on Line 1745

Clock Cycle 6080:
Completed 17/22

Clock Cycle 6081:
Completed 18/22

Clock Cycle 6082:
Completed 19/22

Clock Cycle 6083:
Completed 20/22

Clock Cycle 6084:
Completed 21/22

Clock Cycle 6085:
Completed 22/22
Finished Instruction sw 1876 0 on Line 1718

Clock Cycle 6086:
Started lw 1108 $t0 on Line 1743
Completed 1/2

Clock Cycle 6087:
Completed 2/2
$t0 = 0
Finished Instruction lw 1108 $t0 on Line 1743

Clock Cycle 6088:
Started sw 2044 0 on Line 1745
Completed 1/2
add$t3,$t3,$t0
$t3 = 1

Clock Cycle 6089:
Completed 2/2
Finished Instruction sw 2044 0 on Line 1745
add$t1,$t1,$t4
$t1 = 841

Clock Cycle 6090:
Started sw 2428 0 on Line 1728
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 292 1 on Line 1748

Clock Cycle 6091:
Completed 2/22

Clock Cycle 6092:
Completed 3/22

Clock Cycle 6093:
Completed 4/22

Clock Cycle 6094:
Completed 5/22

Clock Cycle 6095:
Completed 6/22

Clock Cycle 6096:
Completed 7/22

Clock Cycle 6097:
Completed 8/22

Clock Cycle 6098:
Completed 9/22

Clock Cycle 6099:
Completed 10/22

Clock Cycle 6100:
Completed 11/22

Clock Cycle 6101:
Completed 12/22

Clock Cycle 6102:
Completed 13/22

Clock Cycle 6103:
Completed 14/22

Clock Cycle 6104:
Completed 15/22

Clock Cycle 6105:
Completed 16/22

Clock Cycle 6106:
Completed 17/22

Clock Cycle 6107:
Completed 18/22

Clock Cycle 6108:
Completed 19/22

Clock Cycle 6109:
Completed 20/22

Clock Cycle 6110:
Completed 21/22

Clock Cycle 6111:
Completed 22/22
Finished Instruction sw 2428 0 on Line 1728

Clock Cycle 6112:
Started lw 2476 $t2 on Line 1744
Completed 1/2

Clock Cycle 6113:
Completed 2/2
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 1744

Clock Cycle 6114:
Started sw 2096 1 on Line 1733
Completed 1/2
DRAM Request(Read) Issued for lw 1536 $t2 on Line 1749

Clock Cycle 6115:
Completed 2/2
Finished Instruction sw 2096 1 on Line 1733

Clock Cycle 6116:
Started sw 2244 841 on Line 1736
Completed 1/2

Clock Cycle 6117:
Completed 2/2
Finished Instruction sw 2244 841 on Line 1736

Clock Cycle 6118:
Started lw 1536 $t2 on Line 1749
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6119:
Completed 2/22

Clock Cycle 6120:
Completed 3/22

Clock Cycle 6121:
Completed 4/22

Clock Cycle 6122:
Completed 5/22

Clock Cycle 6123:
Completed 6/22

Clock Cycle 6124:
Completed 7/22

Clock Cycle 6125:
Completed 8/22

Clock Cycle 6126:
Completed 9/22

Clock Cycle 6127:
Completed 10/22
Memory at 2096 = 1
Memory at 2244 = 841

Clock Cycle 6128:
Completed 11/22

Clock Cycle 6129:
Completed 12/22

Clock Cycle 6130:
Completed 13/22

Clock Cycle 6131:
Completed 14/22

Clock Cycle 6132:
Completed 15/22

Clock Cycle 6133:
Completed 16/22

Clock Cycle 6134:
Completed 17/22

Clock Cycle 6135:
Completed 18/22

Clock Cycle 6136:
Completed 19/22

Clock Cycle 6137:
Completed 20/22

Clock Cycle 6138:
Completed 21/22

Clock Cycle 6139:
Completed 22/22
$t2 = 0
Finished Instruction lw 1536 $t2 on Line 1749

Clock Cycle 6140:
Started sw 924 0 on Line 1742
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,3760
$t2 = 3760

Clock Cycle 6141:
Completed 2/12
addi$t0,$t3,1152
$t0 = 1153

Clock Cycle 6142:
Completed 3/12
add$t4,$t0,$t1
$t4 = 1994

Clock Cycle 6143:
Completed 4/12
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6144:
Completed 5/12
DRAM Request(Write) Issued for sw 3012 1994 on Line 1754

Clock Cycle 6145:
Completed 6/12
addi$t3,$t3,1796
$t3 = 1797

Clock Cycle 6146:
Completed 7/12
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6147:
Completed 8/12
sub$t2,$t1,$t0
$t2 = -312

Clock Cycle 6148:
Completed 9/12
addi$t1,$t3,3268
$t1 = 3268

Clock Cycle 6149:
Completed 10/12
DRAM Request(Write) Issued for sw 1016 3268 on Line 1759

Clock Cycle 6150:
Completed 11/12
DRAM Request(Write) Issued for sw 1328 -312 on Line 1760

Clock Cycle 6151:
Completed 12/12
Finished Instruction sw 924 0 on Line 1742
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 6152:
Started sw 292 1 on Line 1748
Completed 1/2
DRAM Request(Read) Issued for lw 3240 $t2 on Line 1762

Clock Cycle 6153:
Completed 2/2
Finished Instruction sw 292 1 on Line 1748

Clock Cycle 6154:
Started sw 1016 3268 on Line 1759
Completed 1/2

Clock Cycle 6155:
Completed 2/2
Finished Instruction sw 1016 3268 on Line 1759

Clock Cycle 6156:
Started lw 3240 $t2 on Line 1762
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6157:
Completed 2/22

Clock Cycle 6158:
Completed 3/22

Clock Cycle 6159:
Completed 4/22

Clock Cycle 6160:
Completed 5/22

Clock Cycle 6161:
Completed 6/22

Clock Cycle 6162:
Completed 7/22

Clock Cycle 6163:
Completed 8/22

Clock Cycle 6164:
Completed 9/22

Clock Cycle 6165:
Completed 10/22
Memory at 292 = 1
Memory at 1016 = 3268

Clock Cycle 6166:
Completed 11/22

Clock Cycle 6167:
Completed 12/22

Clock Cycle 6168:
Completed 13/22

Clock Cycle 6169:
Completed 14/22

Clock Cycle 6170:
Completed 15/22

Clock Cycle 6171:
Completed 16/22

Clock Cycle 6172:
Completed 17/22

Clock Cycle 6173:
Completed 18/22

Clock Cycle 6174:
Completed 19/22

Clock Cycle 6175:
Completed 20/22

Clock Cycle 6176:
Completed 21/22

Clock Cycle 6177:
Completed 22/22
$t2 = 0
Finished Instruction lw 3240 $t2 on Line 1762

Clock Cycle 6178:
Started sw 3012 1994 on Line 1754
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t0,$t1
$t2 = -3268

Clock Cycle 6179:
Completed 2/12
add$t0,$t2,$t0
$t0 = -3268

Clock Cycle 6180:
Completed 3/12
mul$t4,$t4,$t4
$t4 = 3976036

Clock Cycle 6181:
Completed 4/12
mul$t4,$t1,$t0
$t4 = -10679824

Clock Cycle 6182:
Completed 5/12
DRAM Request(Write) Issued for sw 3864 0 on Line 1767

Clock Cycle 6183:
Completed 6/12
DRAM Request(Write) Issued for sw 3456 3268 on Line 1768

Clock Cycle 6184:
Completed 7/12
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 6185:
Completed 8/12
add$t1,$t0,$t0
$t1 = -6536

Clock Cycle 6186:
Completed 9/12
DRAM Request(Read) Issued for lw 1684 $t1 on Line 1771

Clock Cycle 6187:
Completed 10/12
add$t0,$t3,$t3
$t0 = 0

Clock Cycle 6188:
Completed 11/12
DRAM Request(Read) Issued for lw 960 $t4 on Line 1773

Clock Cycle 6189:
Completed 12/12
Finished Instruction sw 3012 1994 on Line 1754

Clock Cycle 6190:
Started sw 1328 -312 on Line 1760
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6191:
Completed 2/22

Clock Cycle 6192:
Completed 3/22

Clock Cycle 6193:
Completed 4/22

Clock Cycle 6194:
Completed 5/22

Clock Cycle 6195:
Completed 6/22

Clock Cycle 6196:
Completed 7/22

Clock Cycle 6197:
Completed 8/22

Clock Cycle 6198:
Completed 9/22

Clock Cycle 6199:
Completed 10/22
Memory at 3012 = 1994

Clock Cycle 6200:
Completed 11/22

Clock Cycle 6201:
Completed 12/22

Clock Cycle 6202:
Completed 13/22

Clock Cycle 6203:
Completed 14/22

Clock Cycle 6204:
Completed 15/22

Clock Cycle 6205:
Completed 16/22

Clock Cycle 6206:
Completed 17/22

Clock Cycle 6207:
Completed 18/22

Clock Cycle 6208:
Completed 19/22

Clock Cycle 6209:
Completed 20/22

Clock Cycle 6210:
Completed 21/22

Clock Cycle 6211:
Completed 22/22
Finished Instruction sw 1328 -312 on Line 1760

Clock Cycle 6212:
Started lw 1684 $t1 on Line 1771
Completed 1/2

Clock Cycle 6213:
Completed 2/2
$t1 = 0
Finished Instruction lw 1684 $t1 on Line 1771

Clock Cycle 6214:
Started sw 3864 0 on Line 1767
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add$t2,$t1,$t2
$t2 = -3268

Clock Cycle 6215:
Completed 2/22

Clock Cycle 6216:
Completed 3/22

Clock Cycle 6217:
Completed 4/22

Clock Cycle 6218:
Completed 5/22

Clock Cycle 6219:
Completed 6/22

Clock Cycle 6220:
Completed 7/22

Clock Cycle 6221:
Completed 8/22

Clock Cycle 6222:
Completed 9/22

Clock Cycle 6223:
Completed 10/22
Memory at 1328 = -312

Clock Cycle 6224:
Completed 11/22

Clock Cycle 6225:
Completed 12/22

Clock Cycle 6226:
Completed 13/22

Clock Cycle 6227:
Completed 14/22

Clock Cycle 6228:
Completed 15/22

Clock Cycle 6229:
Completed 16/22

Clock Cycle 6230:
Completed 17/22

Clock Cycle 6231:
Completed 18/22

Clock Cycle 6232:
Completed 19/22

Clock Cycle 6233:
Completed 20/22

Clock Cycle 6234:
Completed 21/22

Clock Cycle 6235:
Completed 22/22
Finished Instruction sw 3864 0 on Line 1767

Clock Cycle 6236:
Started sw 3456 3268 on Line 1768
Completed 1/2

Clock Cycle 6237:
Completed 2/2
Finished Instruction sw 3456 3268 on Line 1768

Clock Cycle 6238:
Started lw 960 $t4 on Line 1773
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6239:
Completed 2/22

Clock Cycle 6240:
Completed 3/22

Clock Cycle 6241:
Completed 4/22

Clock Cycle 6242:
Completed 5/22

Clock Cycle 6243:
Completed 6/22

Clock Cycle 6244:
Completed 7/22

Clock Cycle 6245:
Completed 8/22

Clock Cycle 6246:
Completed 9/22

Clock Cycle 6247:
Completed 10/22
Memory at 3456 = 3268

Clock Cycle 6248:
Completed 11/22

Clock Cycle 6249:
Completed 12/22

Clock Cycle 6250:
Completed 13/22

Clock Cycle 6251:
Completed 14/22

Clock Cycle 6252:
Completed 15/22

Clock Cycle 6253:
Completed 16/22

Clock Cycle 6254:
Completed 17/22

Clock Cycle 6255:
Completed 18/22

Clock Cycle 6256:
Completed 19/22

Clock Cycle 6257:
Completed 20/22

Clock Cycle 6258:
Completed 21/22

Clock Cycle 6259:
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 1773

Clock Cycle 6260:
sub$t3,$t0,$t4
$t3 = 0

Clock Cycle 6261:
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6262:
DRAM Request(Read) Issued for lw 1916 $t0 on Line 1777

Clock Cycle 6263:
Started lw 1916 $t0 on Line 1777
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6264:
Completed 2/12

Clock Cycle 6265:
Completed 3/12

Clock Cycle 6266:
Completed 4/12

Clock Cycle 6267:
Completed 5/12

Clock Cycle 6268:
Completed 6/12

Clock Cycle 6269:
Completed 7/12

Clock Cycle 6270:
Completed 8/12

Clock Cycle 6271:
Completed 9/12

Clock Cycle 6272:
Completed 10/12

Clock Cycle 6273:
Completed 11/12

Clock Cycle 6274:
Completed 12/12
$t0 = 0
Finished Instruction lw 1916 $t0 on Line 1777

Clock Cycle 6275:
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6276:
DRAM Request(Read) Issued for lw 212 $t0 on Line 1779

Clock Cycle 6277:
Started lw 212 $t0 on Line 1779
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3256 0 on Line 1780

Clock Cycle 6278:
Completed 2/12

Clock Cycle 6279:
Completed 3/12

Clock Cycle 6280:
Completed 4/12

Clock Cycle 6281:
Completed 5/12

Clock Cycle 6282:
Completed 6/12

Clock Cycle 6283:
Completed 7/12

Clock Cycle 6284:
Completed 8/12

Clock Cycle 6285:
Completed 9/12

Clock Cycle 6286:
Completed 10/12

Clock Cycle 6287:
Completed 11/12

Clock Cycle 6288:
Completed 12/12
$t0 = 0
Finished Instruction lw 212 $t0 on Line 1779

Clock Cycle 6289:
Started sw 3256 0 on Line 1780
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 6290:
Completed 2/12
DRAM Request(Write) Issued for sw 3500 -3268 on Line 1782

Clock Cycle 6291:
Completed 3/12
addi$t3,$t2,2836
$t3 = -432

Clock Cycle 6292:
Completed 4/12
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 6293:
Completed 5/12
slt$t1,$t3,$t2
$t1 = 0

Clock Cycle 6294:
Completed 6/12
addi$t3,$t1,3464
$t3 = 3464

Clock Cycle 6295:
Completed 7/12
DRAM Request(Read) Issued for lw 3388 $t1 on Line 1787

Clock Cycle 6296:
Completed 8/12

Clock Cycle 6297:
Completed 9/12

Clock Cycle 6298:
Completed 10/12

Clock Cycle 6299:
Completed 11/12

Clock Cycle 6300:
Completed 12/12
Finished Instruction sw 3256 0 on Line 1780

Clock Cycle 6301:
Started lw 3388 $t1 on Line 1787
Completed 1/2

Clock Cycle 6302:
Completed 2/2
$t1 = 0
Finished Instruction lw 3388 $t1 on Line 1787

Clock Cycle 6303:
Started sw 3500 -3268 on Line 1782
Completed 1/2
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6304:
Completed 2/2
Finished Instruction sw 3500 -3268 on Line 1782
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 6305:
addi$t3,$t1,1268
$t3 = 1268

Clock Cycle 6306:
addi$t1,$t2,3856
$t1 = 588

Clock Cycle 6307:
slt$t4,$t0,$t3
$t4 = 1

Clock Cycle 6308:
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 6309:
mul$t0,$t1,$t1
$t0 = 1

Clock Cycle 6310:
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 6311:
DRAM Request(Read) Issued for lw 2908 $t4 on Line 1796

Clock Cycle 6312:
Started lw 2908 $t4 on Line 1796
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 632 1 on Line 1797

Clock Cycle 6313:
Completed 2/22

Clock Cycle 6314:
Completed 3/22

Clock Cycle 6315:
Completed 4/22

Clock Cycle 6316:
Completed 5/22

Clock Cycle 6317:
Completed 6/22

Clock Cycle 6318:
Completed 7/22

Clock Cycle 6319:
Completed 8/22

Clock Cycle 6320:
Completed 9/22

Clock Cycle 6321:
Completed 10/22
Memory at 3500 = -3268

Clock Cycle 6322:
Completed 11/22

Clock Cycle 6323:
Completed 12/22

Clock Cycle 6324:
Completed 13/22

Clock Cycle 6325:
Completed 14/22

Clock Cycle 6326:
Completed 15/22

Clock Cycle 6327:
Completed 16/22

Clock Cycle 6328:
Completed 17/22

Clock Cycle 6329:
Completed 18/22

Clock Cycle 6330:
Completed 19/22

Clock Cycle 6331:
Completed 20/22

Clock Cycle 6332:
Completed 21/22

Clock Cycle 6333:
Completed 22/22
$t4 = 0
Finished Instruction lw 2908 $t4 on Line 1796

Clock Cycle 6334:
Started sw 632 1 on Line 1797
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3184 0 on Line 1798

Clock Cycle 6335:
Completed 2/12
add$t4,$t3,$t4
$t4 = 1268

Clock Cycle 6336:
Completed 3/12
mul$t4,$t3,$t1
$t4 = 1268

Clock Cycle 6337:
Completed 4/12
mul$t3,$t2,$t4
$t3 = -4143824

Clock Cycle 6338:
Completed 5/12
DRAM Request(Read) Issued for lw 544 $t2 on Line 1802

Clock Cycle 6339:
Completed 6/12

Clock Cycle 6340:
Completed 7/12

Clock Cycle 6341:
Completed 8/12

Clock Cycle 6342:
Completed 9/12

Clock Cycle 6343:
Completed 10/12

Clock Cycle 6344:
Completed 11/12

Clock Cycle 6345:
Completed 12/12
Finished Instruction sw 632 1 on Line 1797

Clock Cycle 6346:
Started lw 544 $t2 on Line 1802
Completed 1/2

Clock Cycle 6347:
Completed 2/2
$t2 = 0
Finished Instruction lw 544 $t2 on Line 1802

Clock Cycle 6348:
Started sw 3184 0 on Line 1798
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 6349:
Completed 2/22
DRAM Request(Read) Issued for lw 3064 $t4 on Line 1804

Clock Cycle 6350:
Completed 3/22
DRAM Request(Read) Issued for lw 2960 $t1 on Line 1805

Clock Cycle 6351:
Completed 4/22

Clock Cycle 6352:
Completed 5/22

Clock Cycle 6353:
Completed 6/22

Clock Cycle 6354:
Completed 7/22

Clock Cycle 6355:
Completed 8/22

Clock Cycle 6356:
Completed 9/22

Clock Cycle 6357:
Completed 10/22
Memory at 632 = 1

Clock Cycle 6358:
Completed 11/22

Clock Cycle 6359:
Completed 12/22

Clock Cycle 6360:
Completed 13/22

Clock Cycle 6361:
Completed 14/22

Clock Cycle 6362:
Completed 15/22

Clock Cycle 6363:
Completed 16/22

Clock Cycle 6364:
Completed 17/22

Clock Cycle 6365:
Completed 18/22

Clock Cycle 6366:
Completed 19/22

Clock Cycle 6367:
Completed 20/22

Clock Cycle 6368:
Completed 21/22

Clock Cycle 6369:
Completed 22/22
Finished Instruction sw 3184 0 on Line 1798

Clock Cycle 6370:
Started lw 3064 $t4 on Line 1804
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6371:
Completed 2/22

Clock Cycle 6372:
Completed 3/22

Clock Cycle 6373:
Completed 4/22

Clock Cycle 6374:
Completed 5/22

Clock Cycle 6375:
Completed 6/22

Clock Cycle 6376:
Completed 7/22

Clock Cycle 6377:
Completed 8/22

Clock Cycle 6378:
Completed 9/22

Clock Cycle 6379:
Completed 10/22

Clock Cycle 6380:
Completed 11/22

Clock Cycle 6381:
Completed 12/22

Clock Cycle 6382:
Completed 13/22

Clock Cycle 6383:
Completed 14/22

Clock Cycle 6384:
Completed 15/22

Clock Cycle 6385:
Completed 16/22

Clock Cycle 6386:
Completed 17/22

Clock Cycle 6387:
Completed 18/22

Clock Cycle 6388:
Completed 19/22

Clock Cycle 6389:
Completed 20/22

Clock Cycle 6390:
Completed 21/22

Clock Cycle 6391:
Completed 22/22
$t4 = 0
Finished Instruction lw 3064 $t4 on Line 1804

Clock Cycle 6392:
Started lw 2960 $t1 on Line 1805
Completed 1/2

Clock Cycle 6393:
Completed 2/2
$t1 = 0
Finished Instruction lw 2960 $t1 on Line 1805

Clock Cycle 6394:
DRAM Request(Write) Issued for sw 428 0 on Line 1806

Clock Cycle 6395:
Started sw 428 0 on Line 1806
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1860 $t0 on Line 1807

Clock Cycle 6396:
Completed 2/12
addi$t2,$t1,3916
$t2 = 3916

Clock Cycle 6397:
Completed 3/12

Clock Cycle 6398:
Completed 4/12

Clock Cycle 6399:
Completed 5/12

Clock Cycle 6400:
Completed 6/12

Clock Cycle 6401:
Completed 7/12

Clock Cycle 6402:
Completed 8/12

Clock Cycle 6403:
Completed 9/12

Clock Cycle 6404:
Completed 10/12

Clock Cycle 6405:
Completed 11/12

Clock Cycle 6406:
Completed 12/12
Finished Instruction sw 428 0 on Line 1806

Clock Cycle 6407:
Started lw 1860 $t0 on Line 1807
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6408:
Completed 2/22

Clock Cycle 6409:
Completed 3/22

Clock Cycle 6410:
Completed 4/22

Clock Cycle 6411:
Completed 5/22

Clock Cycle 6412:
Completed 6/22

Clock Cycle 6413:
Completed 7/22

Clock Cycle 6414:
Completed 8/22

Clock Cycle 6415:
Completed 9/22

Clock Cycle 6416:
Completed 10/22
Memory at 428 = 0

Clock Cycle 6417:
Completed 11/22

Clock Cycle 6418:
Completed 12/22

Clock Cycle 6419:
Completed 13/22

Clock Cycle 6420:
Completed 14/22

Clock Cycle 6421:
Completed 15/22

Clock Cycle 6422:
Completed 16/22

Clock Cycle 6423:
Completed 17/22

Clock Cycle 6424:
Completed 18/22

Clock Cycle 6425:
Completed 19/22

Clock Cycle 6426:
Completed 20/22

Clock Cycle 6427:
Completed 21/22

Clock Cycle 6428:
Completed 22/22
$t0 = 9409556
Finished Instruction lw 1860 $t0 on Line 1807

Clock Cycle 6429:
addi$t2,$t0,3560
$t2 = 9413116

Clock Cycle 6430:
DRAM Request(Read) Issued for lw 552 $t1 on Line 1810

Clock Cycle 6431:
Started lw 552 $t1 on Line 1810
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1512 $t3 on Line 1811

Clock Cycle 6432:
Completed 2/12

Clock Cycle 6433:
Completed 3/12

Clock Cycle 6434:
Completed 4/12

Clock Cycle 6435:
Completed 5/12

Clock Cycle 6436:
Completed 6/12

Clock Cycle 6437:
Completed 7/12

Clock Cycle 6438:
Completed 8/12

Clock Cycle 6439:
Completed 9/12

Clock Cycle 6440:
Completed 10/12

Clock Cycle 6441:
Completed 11/12

Clock Cycle 6442:
Completed 12/12
$t1 = 0
Finished Instruction lw 552 $t1 on Line 1810

Clock Cycle 6443:
Started lw 1512 $t3 on Line 1811
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6444:
Completed 2/12

Clock Cycle 6445:
Completed 3/12

Clock Cycle 6446:
Completed 4/12

Clock Cycle 6447:
Completed 5/12

Clock Cycle 6448:
Completed 6/12

Clock Cycle 6449:
Completed 7/12

Clock Cycle 6450:
Completed 8/12

Clock Cycle 6451:
Completed 9/12

Clock Cycle 6452:
Completed 10/12

Clock Cycle 6453:
Completed 11/12

Clock Cycle 6454:
Completed 12/12
$t3 = 0
Finished Instruction lw 1512 $t3 on Line 1811

Clock Cycle 6455:
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 6456:
DRAM Request(Write) Issued for sw 1044 0 on Line 1813

Clock Cycle 6457:
Started sw 1044 0 on Line 1813
Completed 1/2
DRAM Request(Write) Issued for sw 2768 0 on Line 1814

Clock Cycle 6458:
Completed 2/2
Finished Instruction sw 1044 0 on Line 1813
mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 6459:
Started sw 2768 0 on Line 1814
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 6460:
Completed 2/22
DRAM Request(Read) Issued for lw 3900 $t0 on Line 1817

Clock Cycle 6461:
Completed 3/22
slt$t4,$t4,$t1
$t4 = 0

Clock Cycle 6462:
Completed 4/22
DRAM Request(Write) Issued for sw 2056 0 on Line 1819

Clock Cycle 6463:
Completed 5/22

Clock Cycle 6464:
Completed 6/22

Clock Cycle 6465:
Completed 7/22

Clock Cycle 6466:
Completed 8/22

Clock Cycle 6467:
Completed 9/22

Clock Cycle 6468:
Completed 10/22

Clock Cycle 6469:
Completed 11/22

Clock Cycle 6470:
Completed 12/22

Clock Cycle 6471:
Completed 13/22

Clock Cycle 6472:
Completed 14/22

Clock Cycle 6473:
Completed 15/22

Clock Cycle 6474:
Completed 16/22

Clock Cycle 6475:
Completed 17/22

Clock Cycle 6476:
Completed 18/22

Clock Cycle 6477:
Completed 19/22

Clock Cycle 6478:
Completed 20/22

Clock Cycle 6479:
Completed 21/22

Clock Cycle 6480:
Completed 22/22
Finished Instruction sw 2768 0 on Line 1814

Clock Cycle 6481:
Started sw 2056 0 on Line 1819
Completed 1/2

Clock Cycle 6482:
Completed 2/2
Finished Instruction sw 2056 0 on Line 1819

Clock Cycle 6483:
Started lw 3900 $t0 on Line 1817
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6484:
Completed 2/22

Clock Cycle 6485:
Completed 3/22

Clock Cycle 6486:
Completed 4/22

Clock Cycle 6487:
Completed 5/22

Clock Cycle 6488:
Completed 6/22

Clock Cycle 6489:
Completed 7/22

Clock Cycle 6490:
Completed 8/22

Clock Cycle 6491:
Completed 9/22

Clock Cycle 6492:
Completed 10/22

Clock Cycle 6493:
Completed 11/22

Clock Cycle 6494:
Completed 12/22

Clock Cycle 6495:
Completed 13/22

Clock Cycle 6496:
Completed 14/22

Clock Cycle 6497:
Completed 15/22

Clock Cycle 6498:
Completed 16/22

Clock Cycle 6499:
Completed 17/22

Clock Cycle 6500:
Completed 18/22

Clock Cycle 6501:
Completed 19/22

Clock Cycle 6502:
Completed 20/22

Clock Cycle 6503:
Completed 21/22

Clock Cycle 6504:
Completed 22/22
$t0 = 0
Finished Instruction lw 3900 $t0 on Line 1817

Clock Cycle 6505:
add$t3,$t0,$t1
$t3 = 0

Clock Cycle 6506:
mul$t4,$t1,$t3
$t4 = 0

Clock Cycle 6507:
mul$t2,$t2,$t3
$t2 = 0

Clock Cycle 6508:
addi$t0,$t1,572
$t0 = 572

Clock Cycle 6509:
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 6510:
DRAM Request(Write) Issued for sw 1380 0 on Line 1825

Clock Cycle 6511:
Started sw 1380 0 on Line 1825
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6512:
Completed 2/12
sub$t2,$t0,$t4
$t2 = 572

Clock Cycle 6513:
Completed 3/12
DRAM Request(Read) Issued for lw 192 $t0 on Line 1828

Clock Cycle 6514:
Completed 4/12
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 6515:
Completed 5/12
addi$t2,$t2,984
$t2 = 1556

Clock Cycle 6516:
Completed 6/12

Clock Cycle 6517:
Completed 7/12

Clock Cycle 6518:
Completed 8/12

Clock Cycle 6519:
Completed 9/12

Clock Cycle 6520:
Completed 10/12

Clock Cycle 6521:
Completed 11/12

Clock Cycle 6522:
Completed 12/12
Finished Instruction sw 1380 0 on Line 1825

Clock Cycle 6523:
Started lw 192 $t0 on Line 1828
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6524:
Completed 2/22

Clock Cycle 6525:
Completed 3/22

Clock Cycle 6526:
Completed 4/22

Clock Cycle 6527:
Completed 5/22

Clock Cycle 6528:
Completed 6/22

Clock Cycle 6529:
Completed 7/22

Clock Cycle 6530:
Completed 8/22

Clock Cycle 6531:
Completed 9/22

Clock Cycle 6532:
Completed 10/22

Clock Cycle 6533:
Completed 11/22

Clock Cycle 6534:
Completed 12/22

Clock Cycle 6535:
Completed 13/22

Clock Cycle 6536:
Completed 14/22

Clock Cycle 6537:
Completed 15/22

Clock Cycle 6538:
Completed 16/22

Clock Cycle 6539:
Completed 17/22

Clock Cycle 6540:
Completed 18/22

Clock Cycle 6541:
Completed 19/22

Clock Cycle 6542:
Completed 20/22

Clock Cycle 6543:
Completed 21/22

Clock Cycle 6544:
Completed 22/22
$t0 = 3548
Finished Instruction lw 192 $t0 on Line 1828

Clock Cycle 6545:
addi$t0,$t3,556
$t0 = 556

Clock Cycle 6546:
add$t0,$t4,$t4
$t0 = 0

Clock Cycle 6547:
sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 6548:
mul$t2,$t0,$t4
$t2 = 0

Clock Cycle 6549:
DRAM Request(Write) Issued for sw 244 0 on Line 1835

Clock Cycle 6550:
Started sw 244 0 on Line 1835
Completed 1/2
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 6551:
Completed 2/2
Finished Instruction sw 244 0 on Line 1835
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 6552:
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 6553:
DRAM Request(Read) Issued for lw 3268 $t2 on Line 1839

Clock Cycle 6554:
Started lw 3268 $t2 on Line 1839
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6555:
Completed 2/22

Clock Cycle 6556:
Completed 3/22

Clock Cycle 6557:
Completed 4/22

Clock Cycle 6558:
Completed 5/22

Clock Cycle 6559:
Completed 6/22

Clock Cycle 6560:
Completed 7/22

Clock Cycle 6561:
Completed 8/22

Clock Cycle 6562:
Completed 9/22

Clock Cycle 6563:
Completed 10/22

Clock Cycle 6564:
Completed 11/22

Clock Cycle 6565:
Completed 12/22

Clock Cycle 6566:
Completed 13/22

Clock Cycle 6567:
Completed 14/22

Clock Cycle 6568:
Completed 15/22

Clock Cycle 6569:
Completed 16/22

Clock Cycle 6570:
Completed 17/22

Clock Cycle 6571:
Completed 18/22

Clock Cycle 6572:
Completed 19/22

Clock Cycle 6573:
Completed 20/22

Clock Cycle 6574:
Completed 21/22

Clock Cycle 6575:
Completed 22/22
$t2 = 0
Finished Instruction lw 3268 $t2 on Line 1839

Clock Cycle 6576:
DRAM Request(Write) Issued for sw 3652 0 on Line 1841

Clock Cycle 6577:
Started sw 3652 0 on Line 1841
Completed 1/2
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6578:
Completed 2/2
Finished Instruction sw 3652 0 on Line 1841
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6579:
sub$t0,$t4,$t4
$t0 = 0

Clock Cycle 6580:
DRAM Request(Write) Issued for sw 2424 0 on Line 1845

Clock Cycle 6581:
Started sw 2424 0 on Line 1845
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 6582:
Completed 2/22
add$t3,$t0,$t4
$t3 = 0

Clock Cycle 6583:
Completed 3/22
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6584:
Completed 4/22
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 6585:
Completed 5/22
DRAM Request(Write) Issued for sw 304 0 on Line 1850

Clock Cycle 6586:
Completed 6/22
add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6587:
Completed 7/22
DRAM Request(Write) Issued for sw 88 0 on Line 1852

Clock Cycle 6588:
Completed 8/22
addi$t0,$t1,2240
$t0 = 2240

Clock Cycle 6589:
Completed 9/22
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 6590:
Completed 10/22
DRAM Request(Read) Issued for lw 3304 $t0 on Line 1855

Clock Cycle 6591:
Completed 11/22
addi$t4,$t3,2676
$t4 = 2676

Clock Cycle 6592:
Completed 12/22
addi$t4,$t4,952
$t4 = 3628

Clock Cycle 6593:
Completed 13/22
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 6594:
Completed 14/22

Clock Cycle 6595:
Completed 15/22

Clock Cycle 6596:
Completed 16/22

Clock Cycle 6597:
Completed 17/22

Clock Cycle 6598:
Completed 18/22

Clock Cycle 6599:
Completed 19/22

Clock Cycle 6600:
Completed 20/22

Clock Cycle 6601:
Completed 21/22

Clock Cycle 6602:
Completed 22/22
Finished Instruction sw 2424 0 on Line 1845

Clock Cycle 6603:
Started lw 3304 $t0 on Line 1855
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6604:
Completed 2/22

Clock Cycle 6605:
Completed 3/22

Clock Cycle 6606:
Completed 4/22

Clock Cycle 6607:
Completed 5/22

Clock Cycle 6608:
Completed 6/22

Clock Cycle 6609:
Completed 7/22

Clock Cycle 6610:
Completed 8/22

Clock Cycle 6611:
Completed 9/22

Clock Cycle 6612:
Completed 10/22

Clock Cycle 6613:
Completed 11/22

Clock Cycle 6614:
Completed 12/22

Clock Cycle 6615:
Completed 13/22

Clock Cycle 6616:
Completed 14/22

Clock Cycle 6617:
Completed 15/22

Clock Cycle 6618:
Completed 16/22

Clock Cycle 6619:
Completed 17/22

Clock Cycle 6620:
Completed 18/22

Clock Cycle 6621:
Completed 19/22

Clock Cycle 6622:
Completed 20/22

Clock Cycle 6623:
Completed 21/22

Clock Cycle 6624:
Completed 22/22
$t0 = 0
Finished Instruction lw 3304 $t0 on Line 1855

Clock Cycle 6625:
Started sw 304 0 on Line 1850
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,3668
$t0 = 7296

Clock Cycle 6626:
Completed 2/12
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 6627:
Completed 3/12
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 6628:
Completed 4/12
addi$t0,$t4,2112
$t0 = 2112

Clock Cycle 6629:
Completed 5/12
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6630:
Completed 6/12
DRAM Request(Read) Issued for lw 2196 $t3 on Line 1864

Clock Cycle 6631:
Completed 7/12
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 6632:
Completed 8/12
addi$t4,$t0,340
$t4 = 340

Clock Cycle 6633:
Completed 9/12
DRAM Request(Write) Issued for sw 2712 0 on Line 1867

Clock Cycle 6634:
Completed 10/12

Clock Cycle 6635:
Completed 11/12

Clock Cycle 6636:
Completed 12/12
Finished Instruction sw 304 0 on Line 1850

Clock Cycle 6637:
Started sw 88 0 on Line 1852
Completed 1/2

Clock Cycle 6638:
Completed 2/2
Finished Instruction sw 88 0 on Line 1852

Clock Cycle 6639:
Started lw 2196 $t3 on Line 1864
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6640:
Completed 2/22

Clock Cycle 6641:
Completed 3/22

Clock Cycle 6642:
Completed 4/22

Clock Cycle 6643:
Completed 5/22

Clock Cycle 6644:
Completed 6/22

Clock Cycle 6645:
Completed 7/22

Clock Cycle 6646:
Completed 8/22

Clock Cycle 6647:
Completed 9/22

Clock Cycle 6648:
Completed 10/22

Clock Cycle 6649:
Completed 11/22

Clock Cycle 6650:
Completed 12/22

Clock Cycle 6651:
Completed 13/22

Clock Cycle 6652:
Completed 14/22

Clock Cycle 6653:
Completed 15/22

Clock Cycle 6654:
Completed 16/22

Clock Cycle 6655:
Completed 17/22

Clock Cycle 6656:
Completed 18/22

Clock Cycle 6657:
Completed 19/22

Clock Cycle 6658:
Completed 20/22

Clock Cycle 6659:
Completed 21/22

Clock Cycle 6660:
Completed 22/22
$t3 = 0
Finished Instruction lw 2196 $t3 on Line 1864

Clock Cycle 6661:
Started sw 2712 0 on Line 1867
Completed 1/2
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6662:
Completed 2/2
Finished Instruction sw 2712 0 on Line 1867
DRAM Request(Write) Issued for sw 2484 340 on Line 1869

Clock Cycle 6663:
Started sw 2484 340 on Line 1869
Completed 1/2
DRAM Request(Write) Issued for sw 1600 340 on Line 1870

Clock Cycle 6664:
Completed 2/2
Finished Instruction sw 2484 340 on Line 1869
add$t3,$t4,$t4
$t3 = 680

Clock Cycle 6665:
Started sw 1600 340 on Line 1870
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add$t0,$t2,$t2
$t0 = 0

Clock Cycle 6666:
Completed 2/22
sub$t0,$t0,$t2
$t0 = 0

Clock Cycle 6667:
Completed 3/22
DRAM Request(Read) Issued for lw 3636 $t4 on Line 1874

Clock Cycle 6668:
Completed 4/22
sub$t3,$t3,$t1
$t3 = 680

Clock Cycle 6669:
Completed 5/22
sub$t2,$t1,$t3
$t2 = -680

Clock Cycle 6670:
Completed 6/22

Clock Cycle 6671:
Completed 7/22

Clock Cycle 6672:
Completed 8/22

Clock Cycle 6673:
Completed 9/22

Clock Cycle 6674:
Completed 10/22
Memory at 2484 = 340

Clock Cycle 6675:
Completed 11/22

Clock Cycle 6676:
Completed 12/22

Clock Cycle 6677:
Completed 13/22

Clock Cycle 6678:
Completed 14/22

Clock Cycle 6679:
Completed 15/22

Clock Cycle 6680:
Completed 16/22

Clock Cycle 6681:
Completed 17/22

Clock Cycle 6682:
Completed 18/22

Clock Cycle 6683:
Completed 19/22

Clock Cycle 6684:
Completed 20/22

Clock Cycle 6685:
Completed 21/22

Clock Cycle 6686:
Completed 22/22
Finished Instruction sw 1600 340 on Line 1870

Clock Cycle 6687:
Started lw 3636 $t4 on Line 1874
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6688:
Completed 2/22

Clock Cycle 6689:
Completed 3/22

Clock Cycle 6690:
Completed 4/22

Clock Cycle 6691:
Completed 5/22

Clock Cycle 6692:
Completed 6/22

Clock Cycle 6693:
Completed 7/22

Clock Cycle 6694:
Completed 8/22

Clock Cycle 6695:
Completed 9/22

Clock Cycle 6696:
Completed 10/22
Memory at 1600 = 340

Clock Cycle 6697:
Completed 11/22

Clock Cycle 6698:
Completed 12/22

Clock Cycle 6699:
Completed 13/22

Clock Cycle 6700:
Completed 14/22

Clock Cycle 6701:
Completed 15/22

Clock Cycle 6702:
Completed 16/22

Clock Cycle 6703:
Completed 17/22

Clock Cycle 6704:
Completed 18/22

Clock Cycle 6705:
Completed 19/22

Clock Cycle 6706:
Completed 20/22

Clock Cycle 6707:
Completed 21/22

Clock Cycle 6708:
Completed 22/22
$t4 = 0
Finished Instruction lw 3636 $t4 on Line 1874

Clock Cycle 6709:
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 6710:
DRAM Request(Read) Issued for lw 8 $t1 on Line 1878

Clock Cycle 6711:
Started lw 8 $t1 on Line 1878
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 6712:
Completed 2/12

Clock Cycle 6713:
Completed 3/12

Clock Cycle 6714:
Completed 4/12

Clock Cycle 6715:
Completed 5/12

Clock Cycle 6716:
Completed 6/12

Clock Cycle 6717:
Completed 7/12

Clock Cycle 6718:
Completed 8/12

Clock Cycle 6719:
Completed 9/12

Clock Cycle 6720:
Completed 10/12

Clock Cycle 6721:
Completed 11/12

Clock Cycle 6722:
Completed 12/12
$t1 = 0
Finished Instruction lw 8 $t1 on Line 1878

Clock Cycle 6723:
addi$t2,$t1,204
$t2 = 204

Clock Cycle 6724:
add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6725:
addi$t1,$t3,1404
$t1 = 1404

Clock Cycle 6726:
slt$t2,$t2,$t1
$t2 = 1

Clock Cycle 6727:
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 6728:
addi$t3,$t0,2912
$t3 = 2912

Clock Cycle 6729:
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 6730:
sub$t2,$t2,$t4
$t2 = 1

Clock Cycle 6731:
add$t1,$t0,$t3
$t1 = 2912

Clock Cycle 6732:
addi$t4,$t4,1796
$t4 = 1796

Clock Cycle 6733:
addi$t2,$t1,1316
$t2 = 4228

Clock Cycle 6734:
DRAM Request(Write) Issued for sw 1008 2912 on Line 1890

Clock Cycle 6735:
Started sw 1008 2912 on Line 1890
Completed 1/2
add$t4,$t1,$t2
$t4 = 7140

Clock Cycle 6736:
Completed 2/2
Finished Instruction sw 1008 2912 on Line 1890
mul$t2,$t1,$t0
$t2 = 0

Clock Cycle 6737:
DRAM Request(Read) Issued for lw 3460 $t2 on Line 1893

Clock Cycle 6738:
Started lw 3460 $t2 on Line 1893
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2908 2912 on Line 1894

Clock Cycle 6739:
Completed 2/22
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 6740:
Completed 3/22
sub$t0,$t1,$t4
$t0 = -4228

Clock Cycle 6741:
Completed 4/22
DRAM Request(Write) Issued for sw 1788 2912 on Line 1897

Clock Cycle 6742:
Completed 5/22
addi$t3,$t0,8
$t3 = -4220

Clock Cycle 6743:
Completed 6/22
slt$t1,$t1,$t4
$t1 = 1

Clock Cycle 6744:
Completed 7/22
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 6745:
Completed 8/22

Clock Cycle 6746:
Completed 9/22

Clock Cycle 6747:
Completed 10/22
Memory at 1008 = 2912

Clock Cycle 6748:
Completed 11/22

Clock Cycle 6749:
Completed 12/22

Clock Cycle 6750:
Completed 13/22

Clock Cycle 6751:
Completed 14/22

Clock Cycle 6752:
Completed 15/22

Clock Cycle 6753:
Completed 16/22

Clock Cycle 6754:
Completed 17/22

Clock Cycle 6755:
Completed 18/22

Clock Cycle 6756:
Completed 19/22

Clock Cycle 6757:
Completed 20/22

Clock Cycle 6758:
Completed 21/22

Clock Cycle 6759:
Completed 22/22
$t2 = 0
Finished Instruction lw 3460 $t2 on Line 1893

Clock Cycle 6760:
Started sw 2908 2912 on Line 1894
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 6761:
Completed 2/12
add$t0,$t4,$t0
$t0 = 2912

Clock Cycle 6762:
Completed 3/12
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 6763:
Completed 4/12
DRAM Request(Write) Issued for sw 3004 0 on Line 1904

Clock Cycle 6764:
Completed 5/12
sub$t2,$t1,$t4
$t2 = -7140

Clock Cycle 6765:
Completed 6/12
addi$t4,$t3,1192
$t4 = -3028

Clock Cycle 6766:
Completed 7/12
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 6767:
Completed 8/12
addi$t3,$t1,3704
$t3 = 3704

Clock Cycle 6768:
Completed 9/12
add$t4,$t4,$t3
$t4 = 3704

Clock Cycle 6769:
Completed 10/12
mul$t4,$t3,$t2
$t4 = -26446560

Clock Cycle 6770:
Completed 11/12
addi$t1,$t3,2984
$t1 = 6688

Clock Cycle 6771:
Completed 12/12
Finished Instruction sw 2908 2912 on Line 1894
add$t2,$t0,$t1
$t2 = 6688

Clock Cycle 6772:
Started sw 3004 0 on Line 1904
Completed 1/2
sub$t3,$t2,$t4
$t3 = 26453248

Clock Cycle 6773:
Completed 2/2
Finished Instruction sw 3004 0 on Line 1904
DRAM Request(Read) Issued for lw 3824 $t0 on Line 1914

Clock Cycle 6774:
Started sw 1788 2912 on Line 1897
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub$t2,$t4,$t2
$t2 = -26453248

Clock Cycle 6775:
Completed 2/22
mul$t4,$t4,$t1
$t4 = -780934144

Clock Cycle 6776:
Completed 3/22
DRAM Request(Write) Issued for sw 2504 6688 on Line 1917

Clock Cycle 6777:
Completed 4/22
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 6778:
Completed 5/22
mul$t2,$t1,$t4
$t2 = -780934144

Clock Cycle 6779:
Completed 6/22

Clock Cycle 6780:
Completed 7/22

Clock Cycle 6781:
Completed 8/22

Clock Cycle 6782:
Completed 9/22

Clock Cycle 6783:
Completed 10/22
Memory at 2908 = 2912

Clock Cycle 6784:
Completed 11/22

Clock Cycle 6785:
Completed 12/22

Clock Cycle 6786:
Completed 13/22

Clock Cycle 6787:
Completed 14/22

Clock Cycle 6788:
Completed 15/22

Clock Cycle 6789:
Completed 16/22

Clock Cycle 6790:
Completed 17/22

Clock Cycle 6791:
Completed 18/22

Clock Cycle 6792:
Completed 19/22

Clock Cycle 6793:
Completed 20/22

Clock Cycle 6794:
Completed 21/22

Clock Cycle 6795:
Completed 22/22
Finished Instruction sw 1788 2912 on Line 1897

Clock Cycle 6796:
Started lw 3824 $t0 on Line 1914
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6797:
Completed 2/22

Clock Cycle 6798:
Completed 3/22

Clock Cycle 6799:
Completed 4/22

Clock Cycle 6800:
Completed 5/22

Clock Cycle 6801:
Completed 6/22

Clock Cycle 6802:
Completed 7/22

Clock Cycle 6803:
Completed 8/22

Clock Cycle 6804:
Completed 9/22

Clock Cycle 6805:
Completed 10/22
Memory at 1788 = 2912

Clock Cycle 6806:
Completed 11/22

Clock Cycle 6807:
Completed 12/22

Clock Cycle 6808:
Completed 13/22

Clock Cycle 6809:
Completed 14/22

Clock Cycle 6810:
Completed 15/22

Clock Cycle 6811:
Completed 16/22

Clock Cycle 6812:
Completed 17/22

Clock Cycle 6813:
Completed 18/22

Clock Cycle 6814:
Completed 19/22

Clock Cycle 6815:
Completed 20/22

Clock Cycle 6816:
Completed 21/22

Clock Cycle 6817:
Completed 22/22
$t0 = 0
Finished Instruction lw 3824 $t0 on Line 1914

Clock Cycle 6818:
Started sw 2504 6688 on Line 1917
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 6819:
Completed 2/12
DRAM Request(Read) Issued for lw 2020 $t3 on Line 1921

Clock Cycle 6820:
Completed 3/12

Clock Cycle 6821:
Completed 4/12

Clock Cycle 6822:
Completed 5/12

Clock Cycle 6823:
Completed 6/12

Clock Cycle 6824:
Completed 7/12

Clock Cycle 6825:
Completed 8/12

Clock Cycle 6826:
Completed 9/12

Clock Cycle 6827:
Completed 10/12

Clock Cycle 6828:
Completed 11/12

Clock Cycle 6829:
Completed 12/12
Finished Instruction sw 2504 6688 on Line 1917

Clock Cycle 6830:
Started lw 2020 $t3 on Line 1921
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6831:
Completed 2/22

Clock Cycle 6832:
Completed 3/22

Clock Cycle 6833:
Completed 4/22

Clock Cycle 6834:
Completed 5/22

Clock Cycle 6835:
Completed 6/22

Clock Cycle 6836:
Completed 7/22

Clock Cycle 6837:
Completed 8/22

Clock Cycle 6838:
Completed 9/22

Clock Cycle 6839:
Completed 10/22
Memory at 2504 = 6688

Clock Cycle 6840:
Completed 11/22

Clock Cycle 6841:
Completed 12/22

Clock Cycle 6842:
Completed 13/22

Clock Cycle 6843:
Completed 14/22

Clock Cycle 6844:
Completed 15/22

Clock Cycle 6845:
Completed 16/22

Clock Cycle 6846:
Completed 17/22

Clock Cycle 6847:
Completed 18/22

Clock Cycle 6848:
Completed 19/22

Clock Cycle 6849:
Completed 20/22

Clock Cycle 6850:
Completed 21/22

Clock Cycle 6851:
Completed 22/22
$t3 = 0
Finished Instruction lw 2020 $t3 on Line 1921

Clock Cycle 6852:
DRAM Request(Read) Issued for lw 1420 $t3 on Line 1922

Clock Cycle 6853:
Started lw 1420 $t3 on Line 1922
Completed 1/2
addi$t1,$t4,1516
$t1 = -780932628

Clock Cycle 6854:
Completed 2/2
$t3 = 0
Finished Instruction lw 1420 $t3 on Line 1922
sub$t0,$t0,$t4
$t0 = 780934145

Clock Cycle 6855:
DRAM Request(Write) Issued for sw 3756 0 on Line 1925

Clock Cycle 6856:
Started sw 3756 0 on Line 1925
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub$t1,$t2,$t0
$t1 = -1561868289

Clock Cycle 6857:
Completed 2/12
mul$t4,$t0,$t0
$t4 = 2635777

Clock Cycle 6858:
Completed 3/12
DRAM Request(Read) Issued for lw 2204 $t2 on Line 1928

Clock Cycle 6859:
Completed 4/12

Clock Cycle 6860:
Completed 5/12

Clock Cycle 6861:
Completed 6/12

Clock Cycle 6862:
Completed 7/12

Clock Cycle 6863:
Completed 8/12

Clock Cycle 6864:
Completed 9/12

Clock Cycle 6865:
Completed 10/12

Clock Cycle 6866:
Completed 11/12

Clock Cycle 6867:
Completed 12/12
Finished Instruction sw 3756 0 on Line 1925

Clock Cycle 6868:
Started lw 2204 $t2 on Line 1928
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6869:
Completed 2/22

Clock Cycle 6870:
Completed 3/22

Clock Cycle 6871:
Completed 4/22

Clock Cycle 6872:
Completed 5/22

Clock Cycle 6873:
Completed 6/22

Clock Cycle 6874:
Completed 7/22

Clock Cycle 6875:
Completed 8/22

Clock Cycle 6876:
Completed 9/22

Clock Cycle 6877:
Completed 10/22

Clock Cycle 6878:
Completed 11/22

Clock Cycle 6879:
Completed 12/22

Clock Cycle 6880:
Completed 13/22

Clock Cycle 6881:
Completed 14/22

Clock Cycle 6882:
Completed 15/22

Clock Cycle 6883:
Completed 16/22

Clock Cycle 6884:
Completed 17/22

Clock Cycle 6885:
Completed 18/22

Clock Cycle 6886:
Completed 19/22

Clock Cycle 6887:
Completed 20/22

Clock Cycle 6888:
Completed 21/22

Clock Cycle 6889:
Completed 22/22
$t2 = 0
Finished Instruction lw 2204 $t2 on Line 1928

Clock Cycle 6890:
sub$t2,$t4,$t2
$t2 = 2635777

Clock Cycle 6891:
sub$t0,$t4,$t0
$t0 = -778298368

Clock Cycle 6892:
sub$t1,$t0,$t1
$t1 = 783569921

Clock Cycle 6893:
addi$t3,$t0,1556
$t3 = -778296812

Clock Cycle 6894:
DRAM Request(Write) Issued for sw 2936 2635777 on Line 1933

Clock Cycle 6895:
Started sw 2936 2635777 on Line 1933
Completed 1/2
DRAM Request(Write) Issued for sw 2668 783569921 on Line 1934

Clock Cycle 6896:
Completed 2/2
Finished Instruction sw 2936 2635777 on Line 1933
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 6897:
Started sw 2668 783569921 on Line 1934
Completed 1/2
DRAM Request(Write) Issued for sw 2404 2635777 on Line 1936

Clock Cycle 6898:
Completed 2/2
Finished Instruction sw 2668 783569921 on Line 1934
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 6899:
Started sw 2404 2635777 on Line 1936
Completed 1/2
mul$t0,$t2,$t0
$t0 = 1471945728

Clock Cycle 6900:
Completed 2/2
Finished Instruction sw 2404 2635777 on Line 1936
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 6901:
addi$t1,$t1,460
$t1 = 460

Clock Cycle 6902:
DRAM Request(Read) Issued for lw 1016 $t3 on Line 1941

Clock Cycle 6903:
Started lw 1016 $t3 on Line 1941
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6904:
Completed 2/22

Clock Cycle 6905:
Completed 3/22

Clock Cycle 6906:
Completed 4/22

Clock Cycle 6907:
Completed 5/22

Clock Cycle 6908:
Completed 6/22

Clock Cycle 6909:
Completed 7/22

Clock Cycle 6910:
Completed 8/22

Clock Cycle 6911:
Completed 9/22

Clock Cycle 6912:
Completed 10/22
Memory at 2404 = 2635777
Memory at 2668 = 783569921
Memory at 2936 = 2635777

Clock Cycle 6913:
Completed 11/22

Clock Cycle 6914:
Completed 12/22

Clock Cycle 6915:
Completed 13/22

Clock Cycle 6916:
Completed 14/22

Clock Cycle 6917:
Completed 15/22

Clock Cycle 6918:
Completed 16/22

Clock Cycle 6919:
Completed 17/22

Clock Cycle 6920:
Completed 18/22

Clock Cycle 6921:
Completed 19/22

Clock Cycle 6922:
Completed 20/22

Clock Cycle 6923:
Completed 21/22

Clock Cycle 6924:
Completed 22/22
$t3 = 3268
Finished Instruction lw 1016 $t3 on Line 1941

Clock Cycle 6925:
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 6926:
add$t2,$t1,$t2
$t2 = 2635777

Clock Cycle 6927:
add$t1,$t3,$t1
$t1 = 3268

Clock Cycle 6928:
mul$t1,$t0,$t3
$t1 = -44732416

Clock Cycle 6929:
addi$t4,$t2,2004
$t4 = 2637781

Clock Cycle 6930:
add$t4,$t3,$t2
$t4 = 2639045

Clock Cycle 6931:
addi$t0,$t3,3256
$t0 = 6524

Clock Cycle 6932:
add$t4,$t3,$t3
$t4 = 6536

Clock Cycle 6933:
addi$t4,$t0,68
$t4 = 6592

Clock Cycle 6934:
addi$t4,$t3,3612
$t4 = 6880

Clock Cycle 6935:
DRAM Request(Write) Issued for sw 268 2635777 on Line 1952

Clock Cycle 6936:
Started sw 268 2635777 on Line 1952
Completed 1/2
DRAM Request(Write) Issued for sw 2296 3268 on Line 1953

Clock Cycle 6937:
Completed 2/2
Finished Instruction sw 268 2635777 on Line 1952
sub$t2,$t0,$t3
$t2 = 3256

Clock Cycle 6938:
Started sw 2296 3268 on Line 1953
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add$t0,$t3,$t0
$t0 = 9792

Clock Cycle 6939:
Completed 2/22
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 6940:
Completed 3/22
addi$t1,$t3,444
$t1 = 3712

Clock Cycle 6941:
Completed 4/22
addi$t2,$t3,756
$t2 = 4024

Clock Cycle 6942:
Completed 5/22
sub$t4,$t1,$t0
$t4 = 3712

Clock Cycle 6943:
Completed 6/22
DRAM Request(Read) Issued for lw 2828 $t3 on Line 1960

Clock Cycle 6944:
Completed 7/22
DRAM Request(Read) Issued for lw 2468 $t4 on Line 1961

Clock Cycle 6945:
Completed 8/22

Clock Cycle 6946:
Completed 9/22

Clock Cycle 6947:
Completed 10/22
Memory at 268 = 2635777

Clock Cycle 6948:
Completed 11/22

Clock Cycle 6949:
Completed 12/22

Clock Cycle 6950:
Completed 13/22

Clock Cycle 6951:
Completed 14/22

Clock Cycle 6952:
Completed 15/22

Clock Cycle 6953:
Completed 16/22

Clock Cycle 6954:
Completed 17/22

Clock Cycle 6955:
Completed 18/22

Clock Cycle 6956:
Completed 19/22

Clock Cycle 6957:
Completed 20/22

Clock Cycle 6958:
Completed 21/22

Clock Cycle 6959:
Completed 22/22
Finished Instruction sw 2296 3268 on Line 1953

Clock Cycle 6960:
Started lw 2468 $t4 on Line 1961
Completed 1/2

Clock Cycle 6961:
Completed 2/2
$t4 = 0
Finished Instruction lw 2468 $t4 on Line 1961

Clock Cycle 6962:
Started lw 2828 $t3 on Line 1960
Completed 1/2
DRAM Request(Read) Issued for lw 2252 $t4 on Line 1962

Clock Cycle 6963:
Completed 2/2
$t3 = 0
Finished Instruction lw 2828 $t3 on Line 1960
DRAM Request(Read) Issued for lw 88 $t1 on Line 1963

Clock Cycle 6964:
Started lw 2252 $t4 on Line 1962
Completed 1/2

Clock Cycle 6965:
Completed 2/2
$t4 = 0
Finished Instruction lw 2252 $t4 on Line 1962

Clock Cycle 6966:
Started lw 88 $t1 on Line 1963
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6967:
Completed 2/22

Clock Cycle 6968:
Completed 3/22

Clock Cycle 6969:
Completed 4/22

Clock Cycle 6970:
Completed 5/22

Clock Cycle 6971:
Completed 6/22

Clock Cycle 6972:
Completed 7/22

Clock Cycle 6973:
Completed 8/22

Clock Cycle 6974:
Completed 9/22

Clock Cycle 6975:
Completed 10/22
Memory at 2296 = 3268

Clock Cycle 6976:
Completed 11/22

Clock Cycle 6977:
Completed 12/22

Clock Cycle 6978:
Completed 13/22

Clock Cycle 6979:
Completed 14/22

Clock Cycle 6980:
Completed 15/22

Clock Cycle 6981:
Completed 16/22

Clock Cycle 6982:
Completed 17/22

Clock Cycle 6983:
Completed 18/22

Clock Cycle 6984:
Completed 19/22

Clock Cycle 6985:
Completed 20/22

Clock Cycle 6986:
Completed 21/22

Clock Cycle 6987:
Completed 22/22
$t1 = 0
Finished Instruction lw 88 $t1 on Line 1963

Clock Cycle 6988:
addi$t1,$t1,2896
$t1 = 2896

Clock Cycle 6989:
addi$t0,$t4,1820
$t0 = 1820

Clock Cycle 6990:
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 6991:
sub$t4,$t2,$t1
$t4 = 1128

Clock Cycle 6992:
DRAM Request(Write) Issued for sw 1392 4024 on Line 1968

Clock Cycle 6993:
Started sw 1392 4024 on Line 1968
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 6994:
Completed 2/12
addi$t0,$t0,224
$t0 = 224

Clock Cycle 6995:
Completed 3/12
addi$t0,$t1,1620
$t0 = 4516

Clock Cycle 6996:
Completed 4/12
sub$t0,$t4,$t3
$t0 = 1128

Clock Cycle 6997:
Completed 5/12
DRAM Request(Write) Issued for sw 1676 0 on Line 1973

Clock Cycle 6998:
Completed 6/12
DRAM Request(Write) Issued for sw 1232 1128 on Line 1974

Clock Cycle 6999:
Completed 7/12
addi$t1,$t4,2048
$t1 = 3176

Clock Cycle 7000:
Completed 8/12
DRAM Request(Read) Issued for lw 2468 $t3 on Line 1976

Clock Cycle 7001:
Completed 9/12

Clock Cycle 7002:
Completed 10/12

Clock Cycle 7003:
Completed 11/12

Clock Cycle 7004:
Completed 12/12
Finished Instruction sw 1392 4024 on Line 1968

Clock Cycle 7005:
Started sw 1676 0 on Line 1973
Completed 1/2

Clock Cycle 7006:
Completed 2/2
Finished Instruction sw 1676 0 on Line 1973

Clock Cycle 7007:
Started sw 1232 1128 on Line 1974
Completed 1/2

Clock Cycle 7008:
Completed 2/2
Finished Instruction sw 1232 1128 on Line 1974

Clock Cycle 7009:
Started lw 2468 $t3 on Line 1976
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7010:
Completed 2/22

Clock Cycle 7011:
Completed 3/22

Clock Cycle 7012:
Completed 4/22

Clock Cycle 7013:
Completed 5/22

Clock Cycle 7014:
Completed 6/22

Clock Cycle 7015:
Completed 7/22

Clock Cycle 7016:
Completed 8/22

Clock Cycle 7017:
Completed 9/22

Clock Cycle 7018:
Completed 10/22
Memory at 1232 = 1128
Memory at 1392 = 4024

Clock Cycle 7019:
Completed 11/22

Clock Cycle 7020:
Completed 12/22

Clock Cycle 7021:
Completed 13/22

Clock Cycle 7022:
Completed 14/22

Clock Cycle 7023:
Completed 15/22

Clock Cycle 7024:
Completed 16/22

Clock Cycle 7025:
Completed 17/22

Clock Cycle 7026:
Completed 18/22

Clock Cycle 7027:
Completed 19/22

Clock Cycle 7028:
Completed 20/22

Clock Cycle 7029:
Completed 21/22

Clock Cycle 7030:
Completed 22/22
$t3 = 0
Finished Instruction lw 2468 $t3 on Line 1976

Clock Cycle 7031:
slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 7032:
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 7033:
sub$t3,$t4,$t2
$t3 = -4024

Clock Cycle 7034:
DRAM Request(Write) Issued for sw 2328 -4024 on Line 1980

Clock Cycle 7035:
Started sw 2328 -4024 on Line 1980
Completed 1/2
mul$t0,$t2,$t1
$t0 = 12780224

Clock Cycle 7036:
Completed 2/2
Finished Instruction sw 2328 -4024 on Line 1980
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 7037:
addi$t1,$t2,3772
$t1 = 7796

Clock Cycle 7038:
DRAM Request(Read) Issued for lw 1992 $t4 on Line 1984

Clock Cycle 7039:
Started lw 1992 $t4 on Line 1984
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 616 $t1 on Line 1985

Clock Cycle 7040:
Completed 2/22

Clock Cycle 7041:
Completed 3/22

Clock Cycle 7042:
Completed 4/22

Clock Cycle 7043:
Completed 5/22

Clock Cycle 7044:
Completed 6/22

Clock Cycle 7045:
Completed 7/22

Clock Cycle 7046:
Completed 8/22

Clock Cycle 7047:
Completed 9/22

Clock Cycle 7048:
Completed 10/22
Memory at 2328 = -4024

Clock Cycle 7049:
Completed 11/22

Clock Cycle 7050:
Completed 12/22

Clock Cycle 7051:
Completed 13/22

Clock Cycle 7052:
Completed 14/22

Clock Cycle 7053:
Completed 15/22

Clock Cycle 7054:
Completed 16/22

Clock Cycle 7055:
Completed 17/22

Clock Cycle 7056:
Completed 18/22

Clock Cycle 7057:
Completed 19/22

Clock Cycle 7058:
Completed 20/22

Clock Cycle 7059:
Completed 21/22

Clock Cycle 7060:
Completed 22/22
$t4 = 0
Finished Instruction lw 1992 $t4 on Line 1984

Clock Cycle 7061:
Started lw 616 $t1 on Line 1985
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 7062:
Completed 2/12

Clock Cycle 7063:
Completed 3/12

Clock Cycle 7064:
Completed 4/12

Clock Cycle 7065:
Completed 5/12

Clock Cycle 7066:
Completed 6/12

Clock Cycle 7067:
Completed 7/12

Clock Cycle 7068:
Completed 8/12

Clock Cycle 7069:
Completed 9/12

Clock Cycle 7070:
Completed 10/12

Clock Cycle 7071:
Completed 11/12

Clock Cycle 7072:
Completed 12/12
$t1 = 0
Finished Instruction lw 616 $t1 on Line 1985

Clock Cycle 7073:
DRAM Request(Read) Issued for lw 2684 $t1 on Line 1986

Clock Cycle 7074:
Started lw 2684 $t1 on Line 1986
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1776 $t4 on Line 1987

Clock Cycle 7075:
Completed 2/12

Clock Cycle 7076:
Completed 3/12

Clock Cycle 7077:
Completed 4/12

Clock Cycle 7078:
Completed 5/12

Clock Cycle 7079:
Completed 6/12

Clock Cycle 7080:
Completed 7/12

Clock Cycle 7081:
Completed 8/12

Clock Cycle 7082:
Completed 9/12

Clock Cycle 7083:
Completed 10/12

Clock Cycle 7084:
Completed 11/12

Clock Cycle 7085:
Completed 12/12
$t1 = 0
Finished Instruction lw 2684 $t1 on Line 1986

Clock Cycle 7086:
Started lw 1776 $t4 on Line 1987
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 7087:
Completed 2/12

Clock Cycle 7088:
Completed 3/12

Clock Cycle 7089:
Completed 4/12

Clock Cycle 7090:
Completed 5/12

Clock Cycle 7091:
Completed 6/12

Clock Cycle 7092:
Completed 7/12

Clock Cycle 7093:
Completed 8/12

Clock Cycle 7094:
Completed 9/12

Clock Cycle 7095:
Completed 10/12

Clock Cycle 7096:
Completed 11/12

Clock Cycle 7097:
Completed 12/12
$t4 = 0
Finished Instruction lw 1776 $t4 on Line 1987

Clock Cycle 7098:
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 7099:
add$t3,$t1,$t1
$t3 = 0

Clock Cycle 7100:
addi$t4,$t2,2644
$t4 = 6668

Clock Cycle 7101:
DRAM Request(Write) Issued for sw 1840 4024 on Line 1991

Clock Cycle 7102:
Started sw 1840 4024 on Line 1991
Completed 1/2
add$t2,$t0,$t4
$t2 = 12786892

Clock Cycle 7103:
Completed 2/2
Finished Instruction sw 1840 4024 on Line 1991
mul$t3,$t4,$t2
$t3 = -636350064

Clock Cycle 7104:
sub$t2,$t3,$t4
$t2 = -636356732

Clock Cycle 7105:
DRAM Request(Read) Issued for lw 1956 $t1 on Line 1995

Clock Cycle 7106:
Started lw 1956 $t1 on Line 1995
Completed 1/2
DRAM Request(Read) Issued for lw 3112 $t2 on Line 1996

Clock Cycle 7107:
Completed 2/2
$t1 = 0
Finished Instruction lw 1956 $t1 on Line 1995

Clock Cycle 7108:
Started lw 3112 $t2 on Line 1996
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 7109:
Completed 2/22
mul$t3,$t3,$t3
$t3 = -1183551232

Clock Cycle 7110:
Completed 3/22

Clock Cycle 7111:
Completed 4/22

Clock Cycle 7112:
Completed 5/22

Clock Cycle 7113:
Completed 6/22

Clock Cycle 7114:
Completed 7/22

Clock Cycle 7115:
Completed 8/22

Clock Cycle 7116:
Completed 9/22

Clock Cycle 7117:
Completed 10/22
Memory at 1840 = 4024

Clock Cycle 7118:
Completed 11/22

Clock Cycle 7119:
Completed 12/22

Clock Cycle 7120:
Completed 13/22

Clock Cycle 7121:
Completed 14/22

Clock Cycle 7122:
Completed 15/22

Clock Cycle 7123:
Completed 16/22

Clock Cycle 7124:
Completed 17/22

Clock Cycle 7125:
Completed 18/22

Clock Cycle 7126:
Completed 19/22

Clock Cycle 7127:
Completed 20/22

Clock Cycle 7128:
Completed 21/22

Clock Cycle 7129:
Completed 22/22
$t2 = 2612
Finished Instruction lw 3112 $t2 on Line 1996

Clock Cycle 7130:
sub$t2,$t3,$t1
$t2 = -1183551232

Clock Cycle 7131:
DRAM Request(Write) Issued for sw 3784 -1183551232 on Line 2000

Clock Cycle 7132:
Started sw 3784 -1183551232 on Line 2000
Completed 1/2

Clock Cycle 7133:
Completed 2/2
Finished Instruction sw 3784 -1183551232 on Line 2000

RELEVANT STATISTICS :->
Total Number of cycles taken = 7133
Total Number of Row Buffer Updates = 614

DRAM memory structure :
Memory at row 0 column 4 address 16 = 3564
Memory at row 0 column 5 address 20 = 2905
Memory at row 0 column 24 address 96 = 9409556
Memory at row 0 column 25 address 100 = 123686652
Memory at row 0 column 39 address 156 = 415697376
Memory at row 0 column 41 address 164 = 1
Memory at row 0 column 48 address 192 = 3548
Memory at row 0 column 64 address 256 = 2588
Memory at row 0 column 67 address 268 = 2635777
Memory at row 0 column 73 address 292 = 1
Memory at row 0 column 74 address 296 = 3156
Memory at row 0 column 88 address 352 = 14955948
Memory at row 0 column 95 address 380 = 11194
Memory at row 0 column 109 address 436 = 957
Memory at row 0 column 115 address 460 = 3568
Memory at row 0 column 127 address 508 = 3744
Memory at row 0 column 153 address 612 = 1
Memory at row 0 column 158 address 632 = 1
Memory at row 0 column 190 address 760 = 4708
Memory at row 0 column 191 address 764 = 1
Memory at row 0 column 194 address 776 = 3608
Memory at row 0 column 197 address 788 = 2588
Memory at row 0 column 213 address 852 = 864
Memory at row 0 column 216 address 864 = -1
Memory at row 0 column 226 address 904 = 14047504
Memory at row 0 column 230 address 920 = -27878399
Memory at row 0 column 244 address 976 = 1336
Memory at row 0 column 248 address 992 = 1
Memory at row 0 column 252 address 1008 = 2912
Memory at row 0 column 254 address 1016 = 3268
Memory at row 0 column 255 address 1020 = 1
Memory at row 1 column 10 address 1064 = -1913643860
Memory at row 1 column 12 address 1072 = 976
Memory at row 1 column 16 address 1088 = 1
Memory at row 1 column 23 address 1116 = 889
Memory at row 1 column 29 address 1140 = 17091072
Memory at row 1 column 34 address 1160 = 1
Memory at row 1 column 47 address 1212 = 467679584
Memory at row 1 column 52 address 1232 = 1128
Memory at row 1 column 76 address 1328 = -312
Memory at row 1 column 90 address 1384 = 1
Memory at row 1 column 92 address 1392 = 4024
Memory at row 1 column 94 address 1400 = 4608
Memory at row 1 column 96 address 1408 = 3600
Memory at row 1 column 107 address 1452 = 3564
Memory at row 1 column 124 address 1520 = -479678048
Memory at row 1 column 134 address 1560 = -15184
Memory at row 1 column 144 address 1600 = 340
Memory at row 1 column 149 address 1620 = -3744
Memory at row 1 column 152 address 1632 = 3564
Memory at row 1 column 153 address 1636 = 2496
Memory at row 1 column 167 address 1692 = 3292
Memory at row 1 column 177 address 1732 = 1
Memory at row 1 column 183 address 1756 = 468
Memory at row 1 column 184 address 1760 = 871
Memory at row 1 column 191 address 1788 = 2912
Memory at row 1 column 193 address 1796 = 7484
Memory at row 1 column 198 address 1816 = -1612
Memory at row 1 column 200 address 1824 = 308
Memory at row 1 column 204 address 1840 = 4024
Memory at row 1 column 209 address 1860 = 9409556
Memory at row 1 column 218 address 1896 = 415697760
Memory at row 1 column 235 address 1964 = 3064
Memory at row 1 column 246 address 2008 = 3067
Memory at row 2 column 12 address 2096 = 1
Memory at row 2 column 17 address 2116 = 7610
Memory at row 2 column 18 address 2120 = 1440
Memory at row 2 column 21 address 2132 = 4680
Memory at row 2 column 32 address 2176 = 4708
Memory at row 2 column 35 address 2188 = -479678048
Memory at row 2 column 49 address 2244 = 841
Memory at row 2 column 54 address 2264 = 3980
Memory at row 2 column 56 address 2272 = -3932
Memory at row 2 column 62 address 2296 = 3268
Memory at row 2 column 70 address 2328 = -4024
Memory at row 2 column 76 address 2352 = 14955948
Memory at row 2 column 89 address 2404 = 2635777
Memory at row 2 column 97 address 2436 = 1
Memory at row 2 column 98 address 2440 = 2101
Memory at row 2 column 109 address 2484 = 340
Memory at row 2 column 114 address 2504 = 6688
Memory at row 2 column 116 address 2512 = 1
Memory at row 2 column 129 address 2564 = 4677108
Memory at row 2 column 149 address 2644 = 660776311
Memory at row 2 column 155 address 2668 = 783569921
Memory at row 2 column 161 address 2692 = 467679576
Memory at row 2 column 164 address 2704 = -27878399
Memory at row 2 column 165 address 2708 = 3136
Memory at row 2 column 205 address 2868 = 2312
Memory at row 2 column 210 address 2888 = 123684992
Memory at row 2 column 211 address 2892 = 1336
Memory at row 2 column 214 address 2904 = 2496
Memory at row 2 column 215 address 2908 = 2912
Memory at row 2 column 222 address 2936 = 2635777
Memory at row 2 column 234 address 2984 = 1
Memory at row 2 column 241 address 3012 = 1994
Memory at row 3 column 4 address 3088 = 2612
Memory at row 3 column 10 address 3112 = 2612
Memory at row 3 column 29 address 3188 = 1
Memory at row 3 column 75 address 3372 = 468
Memory at row 3 column 92 address 3440 = 138223424
Memory at row 3 column 96 address 3456 = 3268
Memory at row 3 column 104 address 3488 = 616
Memory at row 3 column 107 address 3500 = -3268
Memory at row 3 column 122 address 3560 = 9411316
Memory at row 3 column 133 address 3604 = 1589
Memory at row 3 column 135 address 3612 = 3708
Memory at row 3 column 156 address 3696 = 7610
Memory at row 3 column 160 address 3712 = -13848
Memory at row 3 column 163 address 3724 = 14955948
Memory at row 3 column 167 address 3740 = 1
Memory at row 3 column 172 address 3760 = 3936
Memory at row 3 column 187 address 3820 = 976
Memory at row 3 column 220 address 3952 = -3016
Memory at row 3 column 231 address 3996 = 1440

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = -1183551232
t3 = -1183551232
t4 = 6668
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
