

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Dec 14 18:16:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        inversekinematics
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4589|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|       0|    936|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    4569|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   36|    4575|   6107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|   10|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_12s_80ns_90_1_1_U9     |mul_12s_80ns_90_1_1    |        0|   4|  0|   89|    0|
    |mul_13s_71s_71_1_1_U11     |mul_13s_71s_71_1_1     |        0|   3|  0|   64|    0|
    |mul_40ns_40ns_80_1_1_U10   |mul_40ns_40ns_80_1_1   |        0|   1|  0|   28|    0|
    |mul_43ns_36ns_79_1_1_U12   |mul_43ns_36ns_79_1_1   |        0|   1|  0|   19|    0|
    |mul_49ns_44ns_93_1_1_U13   |mul_49ns_44ns_93_1_1   |        0|   3|  0|   20|    0|
    |mul_50ns_50ns_100_1_1_U14  |mul_50ns_50ns_100_1_1  |        0|   3|  0|   21|    0|
    |mul_54s_6ns_54_1_1_U1      |mul_54s_6ns_54_1_1     |        0|   1|  0|   25|    0|
    |mul_71ns_4ns_75_1_1_U2     |mul_71ns_4ns_75_1_1    |        0|   0|  0|   64|    0|
    |mul_73ns_6ns_79_1_1_U3     |mul_73ns_6ns_79_1_1    |        0|   3|  0|   69|    0|
    |mul_77ns_6ns_83_1_1_U8     |mul_77ns_6ns_83_1_1    |        0|   3|  0|   80|    0|
    |mul_82ns_6ns_88_1_1_U7     |mul_82ns_6ns_88_1_1    |        0|   3|  0|   97|    0|
    |mul_83ns_6ns_89_1_1_U4     |mul_83ns_6ns_89_1_1    |        0|   3|  0|  101|    0|
    |mul_87ns_6ns_93_1_1_U6     |mul_87ns_6ns_93_1_1    |        0|   3|  0|  119|    0|
    |mul_92ns_6ns_98_1_1_U5     |mul_92ns_6ns_98_1_1    |        0|   4|  0|  140|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                      |                       |        0|  35|  0|  936|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16ns_19s_31_4_1_U15  |mac_muladd_16s_16ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                                      Memory                                                     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U                                        |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U                   |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                                            |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1146_1_fu_2065_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1146_2_fu_2071_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln657_1_fu_1452_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln657_2_fu_1462_p2      |         +|   0|  0|  120|         109|         109|
    |add_ln657_3_fu_1468_p2      |         +|   0|  0|  120|          93|          93|
    |add_ln657_4_fu_1474_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln657_5_fu_1484_p2      |         +|   0|  0|  120|          93|          93|
    |add_ln657_7_fu_1834_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln657_9_fu_1909_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln657_fu_1446_p2        |         +|   0|  0|  116|         109|         109|
    |b_exp_1_fu_654_p2           |         +|   0|  0|   19|          12|          11|
    |b_exp_fu_594_p2             |         +|   0|  0|   19|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1918_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1843_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1494_p2      |         +|   0|  0|  120|         109|         109|
    |out_exp_V_fu_2166_p2        |         +|   0|  0|   18|          11|          10|
    |r_exp_V_fu_2085_p2          |         +|   0|  0|   20|          13|           2|
    |ret_V_15_fu_1582_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_16_fu_1591_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_18_fu_1665_p2         |         +|   0|  0|   20|          13|           1|
    |ret_V_23_fu_2059_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_24_fu_827_p2          |         +|   0|  0|  120|          76|          76|
    |ret_V_25_fu_912_p2          |         +|   0|  0|  120|          82|          82|
    |ret_V_26_fu_1006_p2         |         +|   0|  0|  120|         102|         102|
    |ret_V_27_fu_1097_p2         |         +|   0|  0|  120|         121|         121|
    |ret_V_28_fu_1184_p2         |         +|   0|  0|  120|         126|         126|
    |ret_V_29_fu_1271_p2         |         +|   0|  0|  120|         131|         131|
    |ret_V_30_fu_1419_p2         |         +|   0|  0|  120|         136|         136|
    |ret_V_33_fu_1781_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_35_fu_2013_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1706_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1201_p2         |         -|   0|  0|  120|         126|         126|
    |ret_V_12_fu_1288_p2         |         -|   0|  0|  120|         131|         131|
    |ret_V_14_fu_1436_p2         |         -|   0|  0|  120|         136|         136|
    |ret_V_2_fu_850_p2           |         -|   0|  0|  120|          76|          76|
    |ret_V_4_fu_942_p2           |         -|   0|  0|  120|          82|          82|
    |ret_V_6_fu_1023_p2          |         -|   0|  0|  120|         102|         102|
    |ret_V_8_fu_1114_p2          |         -|   0|  0|  120|         121|         121|
    |ret_V_fu_1556_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln407_1_fu_697_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_fu_691_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2186_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln844_1_fu_2218_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln844_fu_2212_p2        |       and|   0|  0|    2|           1|           1|
    |sel_tmp13_fu_715_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_612_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_1963_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_624_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln369_fu_600_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln407_1_fu_685_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_2_fu_703_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_fu_679_p2        |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln805_fu_1659_p2       |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln824_1_fu_630_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln824_fu_606_p2        |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln840_fu_2107_p2       |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln844_fu_2128_p2       |      icmp|   0|  0|   12|          13|          11|
    |or_ln407_1_fu_1980_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_2_fu_1993_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_3_fu_709_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_1968_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   56|           1|          64|
    |b_exp_2_fu_660_p3           |    select|   0|  0|   12|           1|          12|
    |mul_ln682_fu_752_p0         |    select|   0|  0|   53|           1|          54|
    |r_exp_V_2_fu_2090_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_32_fu_1679_p3         |    select|   0|  0|   13|           1|          13|
    |sel_tmp14_fu_2199_p3        |    select|   0|  0|   56|           1|          64|
    |select_ln1287_fu_809_p3     |    select|   0|  0|   73|           1|          76|
    |select_ln369_fu_2231_p3     |    select|   0|  0|   56|           1|          64|
    |select_ln407_1_fu_1985_p3   |    select|   0|  0|   56|           1|          64|
    |select_ln407_2_fu_1997_p3   |    select|   0|  0|   56|           1|          64|
    |select_ln407_3_fu_2005_p3   |    select|   0|  0|   56|           1|          64|
    |select_ln407_fu_1973_p3     |    select|   0|  0|   55|           1|          62|
    |select_ln657_fu_2191_p3     |    select|   0|  0|   56|           1|          64|
    |select_ln658_fu_2120_p3     |    select|   0|  0|   55|           1|           1|
    |select_ln804_fu_1671_p3     |    select|   0|  0|   13|           1|          13|
    |select_ln844_fu_2223_p3     |    select|   0|  0|   56|           1|           1|
    |tmp_25_fu_2154_p3           |    select|   0|  0|   51|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln369_fu_673_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2206_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln828_fu_1958_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_618_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4589|        3490|        4023|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2508                      |   90|   0|   90|          0|
    |Z2_V_reg_2565                         |    8|   0|    8|          0|
    |Z3_V_reg_2572                         |    8|   0|    8|          0|
    |Z4_reg_2577                           |   35|   0|   35|          0|
    |a_1_reg_2347                          |    6|   0|    6|          0|
    |a_2_reg_2364                          |    6|   0|    6|          0|
    |a_reg_2325                            |    4|   0|    4|          0|
    |and_ln407_1_reg_2306                  |    1|   0|    1|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |b_exp_2_reg_2291                      |   12|   0|   12|          0|
    |exp_Z1_V_reg_2632                     |   58|   0|   58|          0|
    |exp_Z2P_m_1_V_reg_2617                |   44|   0|   44|          0|
    |icmp_ln824_1_reg_2280                 |    1|   0|    1|          0|
    |icmp_ln824_reg_2262                   |    1|   0|    1|          0|
    |log_sum_V_1_reg_2513                  |  109|   0|  109|          0|
    |m_diff_hi_V_reg_2560                  |    8|   0|    8|          0|
    |m_diff_hi_V_reg_2560_pp0_iter20_reg   |    8|   0|    8|          0|
    |mul_ln682_reg_2318                    |   54|   0|   54|          0|
    |p_Result_14_reg_2528                  |    1|   0|    1|          0|
    |p_Result_14_reg_2528_pp0_iter15_reg   |    1|   0|    1|          0|
    |p_Result_s_reg_2286                   |    1|   0|    1|          0|
    |r_V_24_reg_2375                       |   89|   0|   89|          0|
    |r_V_25_reg_2397                       |   98|   0|   98|          0|
    |r_V_26_reg_2419                       |   93|   0|   93|          0|
    |r_V_27_reg_2441                       |   88|   0|   88|          0|
    |r_V_28_reg_2498                       |   83|   0|   83|          0|
    |r_V_reg_2637                          |  100|   0|  100|          0|
    |ret_V_16_reg_2523                     |  120|   0|  120|          0|
    |ret_V_32_reg_2548                     |   13|   0|   13|          0|
    |ret_V_33_reg_2592                     |   36|   0|   36|          0|
    |ret_V_34_reg_2597                     |   34|   0|   43|          9|
    |ret_V_4_reg_2358                      |   82|   0|   82|          0|
    |ret_V_4_reg_2358_pp0_iter4_reg        |   82|   0|   82|          0|
    |sel_tmp13_reg_2312                    |    1|   0|    1|          0|
    |tmp_10_reg_2430                       |   76|   0|   76|          0|
    |tmp_10_reg_2430_pp0_iter10_reg        |   76|   0|   76|          0|
    |tmp_11_reg_2435                       |    6|   0|    6|          0|
    |tmp_12_reg_2446                       |   77|   0|   77|          0|
    |tmp_12_reg_2446_pp0_iter12_reg        |   77|   0|   77|          0|
    |tmp_13_reg_2452                       |   71|   0|   71|          0|
    |tmp_13_reg_2452_pp0_iter12_reg        |   71|   0|   71|          0|
    |tmp_14_reg_2457                       |    6|   0|    6|          0|
    |tmp_17_reg_2622                       |   40|   0|   40|          0|
    |tmp_1_reg_2391                        |    6|   0|    6|          0|
    |tmp_24_reg_2256                       |   52|   0|   52|          0|
    |tmp_3_reg_2402                        |   87|   0|   87|          0|
    |tmp_3_reg_2402_pp0_iter8_reg          |   87|   0|   87|          0|
    |tmp_4_reg_2408                        |   81|   0|   81|          0|
    |tmp_4_reg_2408_pp0_iter8_reg          |   81|   0|   81|          0|
    |tmp_5_reg_2413                        |    6|   0|    6|          0|
    |tmp_6_reg_2424                        |   82|   0|   82|          0|
    |tmp_6_reg_2424_pp0_iter10_reg         |   82|   0|   82|          0|
    |tmp_8_reg_2353                        |   67|   0|   67|          0|
    |tmp_9_reg_2336                        |    1|   0|    1|          0|
    |tmp_s_reg_2386                        |   86|   0|   86|          0|
    |tmp_s_reg_2386_pp0_iter6_reg          |   86|   0|   86|          0|
    |trunc_ln1_reg_2518                    |   73|   0|   73|          0|
    |trunc_ln2_reg_2538                    |   59|   0|   59|          0|
    |trunc_ln657_1_reg_2555                |   59|   0|   59|          0|
    |trunc_ln657_2_reg_2627                |   36|   0|   36|          0|
    |trunc_ln657_3_reg_2370                |   76|   0|   76|          0|
    |trunc_ln657_3_reg_2370_pp0_iter4_reg  |   76|   0|   76|          0|
    |trunc_ln657_reg_2331                  |   50|   0|   50|          0|
    |trunc_ln657_s_reg_2602                |   20|   0|   20|          0|
    |x_is_1_reg_2267                       |    1|   0|    1|          0|
    |x_is_p1_reg_2274                      |    1|   0|    1|          0|
    |z2_V_reg_2341                         |   73|   0|   73|          0|
    |z4_V_reg_2380                         |   92|   0|   92|          0|
    |z4_V_reg_2380_pp0_iter6_reg           |   92|   0|   92|          0|
    |zext_ln488_reg_2296                   |    6|   0|   64|         58|
    |Z2_V_reg_2565                         |   64|  32|    8|          0|
    |a_1_reg_2347                          |   64|  32|    6|          0|
    |a_2_reg_2364                          |   64|  32|    6|          0|
    |a_reg_2325                            |   64|  32|    4|          0|
    |and_ln407_1_reg_2306                  |   64|  32|    1|          0|
    |b_exp_2_reg_2291                      |   64|  32|   12|          0|
    |icmp_ln824_1_reg_2280                 |   64|  32|    1|          0|
    |icmp_ln824_reg_2262                   |   64|  32|    1|          0|
    |ret_V_16_reg_2523                     |   64|  32|  120|          0|
    |ret_V_32_reg_2548                     |   64|  32|   13|          0|
    |sel_tmp13_reg_2312                    |   64|  32|    1|          0|
    |tmp_11_reg_2435                       |   64|  32|    6|          0|
    |tmp_1_reg_2391                        |   64|  32|    6|          0|
    |tmp_5_reg_2413                        |   64|  32|    6|          0|
    |trunc_ln2_reg_2538                    |   64|  32|   59|          0|
    |x_is_1_reg_2267                       |   64|  32|    1|          0|
    |x_is_p1_reg_2274                      |   64|  32|    1|          0|
    |zext_ln488_reg_2296                   |   64|  32|   64|         58|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 4569| 576| 3800|        125|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 25 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 26 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 27 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 28 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %data_V"   --->   Operation 29 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_23" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 30 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.94ns)   --->   "%b_exp = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 31 'add' 'b_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 32 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.34ns)   --->   "%icmp_ln824 = icmp_eq  i52 %tmp_24, i52 0"   --->   Operation 33 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln824" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 34 'and' 'x_is_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_12, i1 1"   --->   Operation 35 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 36 'and' 'x_is_p1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln824_1 = icmp_eq  i11 %tmp_23, i11 2047"   --->   Operation 37 'icmp' 'icmp_ln824_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 38 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 39 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.94ns)   --->   "%b_exp_1 = add i12 %zext_ln510, i12 3074" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 40 'add' 'b_exp_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.43ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 41 'select' 'b_exp_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i6 %index0"   --->   Operation 42 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln488" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 43 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.79ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 44 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 45 [1/1] (0.33ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 45 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln407 = icmp_ne  i11 %tmp_23, i11 2047" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 46 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %tmp_23, i11 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 47 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 48 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 49 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %tmp_23, i11 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 50 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln407_3 = or i1 %icmp_ln824_1, i1 %icmp_ln407_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 51 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 52 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_24, i1 0"   --->   Operation 53 'bitconcatenate' 'p_Result_13' <Predicate = (!p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %tmp_24"   --->   Operation 54 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i53 %r_V_21"   --->   Operation 55 'zext' 'zext_ln1287_1' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.41ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1287_1, i54 %p_Result_13" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 56 'select' 'b_frac_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (0.79ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 57 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 58 'zext' 'zext_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (4.75ns)   --->   "%mul_ln682 = mul i54 %b_frac_V_1, i54 %zext_ln682"   --->   Operation 59 'mul' 'mul_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32 50, i32 53"   --->   Operation 60 'partselect' 'a' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i54 %mul_ln682"   --->   Operation 61 'trunc' 'trunc_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32 53"   --->   Operation 62 'bitselect' 'tmp_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17 0"   --->   Operation 63 'bitconcatenate' 'z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln682, i16 0"   --->   Operation 64 'bitconcatenate' 'sf' <Predicate = (!tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln682, i17 0"   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i75 %sf"   --->   Operation 66 'zext' 'zext_ln1287' <Predicate = (!tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.48ns)   --->   "%select_ln1287 = select i1 %tmp_9, i76 %tmp_7, i76 %zext_ln1287"   --->   Operation 67 'select' 'select_ln1287' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25 0"   --->   Operation 68 'bitconcatenate' 'lhs' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i75 %lhs"   --->   Operation 69 'zext' 'zext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i76 %zext_ln1146, i76 %select_ln1287"   --->   Operation 70 'add' 'ret_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %a"   --->   Operation 71 'zext' 'zext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i71 %z1_V"   --->   Operation 72 'zext' 'zext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (5.98ns)   --->   "%r_V_22 = mul i75 %zext_ln1072, i75 %zext_ln1070"   --->   Operation 73 'mul' 'r_V_22' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i75 %r_V_22"   --->   Operation 74 'zext' 'zext_ln1147' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1147"   --->   Operation 75 'sub' 'ret_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 76 'partselect' 'z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 77 'partselect' 'a_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 78 'partselect' 'tmp_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i73 %z2_V"   --->   Operation 79 'zext' 'zext_ln662' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln662"   --->   Operation 80 'bitconcatenate' 'eZ' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_8, i14 0"   --->   Operation 81 'bitconcatenate' 'lhs_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i81 %lhs_2"   --->   Operation 82 'zext' 'zext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i81 %eZ"   --->   Operation 83 'zext' 'zext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i82 %zext_ln1146_1, i82 %zext_ln657"   --->   Operation 84 'add' 'ret_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %a_1"   --->   Operation 85 'zext' 'zext_ln1070_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i73 %z2_V"   --->   Operation 86 'zext' 'zext_ln1072_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (6.10ns)   --->   "%r_V_23 = mul i79 %zext_ln1072_1, i79 %zext_ln1070_1"   --->   Operation 87 'mul' 'r_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 88 'bitconcatenate' 'rhs_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i80 %rhs_3"   --->   Operation 89 'zext' 'zext_ln1147_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1147_1"   --->   Operation 90 'sub' 'ret_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 91 'partselect' 'a_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln657_3 = trunc i82 %ret_V_4"   --->   Operation 92 'trunc' 'trunc_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 93 'bitconcatenate' 'z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i6 %a_2"   --->   Operation 94 'zext' 'zext_ln1070_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i83 %z3_V"   --->   Operation 95 'zext' 'zext_ln1072_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (6.56ns)   --->   "%r_V_24 = mul i89 %zext_ln1072_2, i89 %zext_ln1070_2"   --->   Operation 96 'mul' 'r_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 97 'bitconcatenate' 'eZ_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_3, i25 0"   --->   Operation 98 'bitconcatenate' 'lhs_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i101 %lhs_4"   --->   Operation 99 'zext' 'zext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i96 %eZ_1"   --->   Operation 100 'zext' 'zext_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i102 %zext_ln1146_2, i102 %zext_ln657_1"   --->   Operation 101 'add' 'ret_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 102 'bitconcatenate' 'rhs_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i95 %rhs_6"   --->   Operation 103 'zext' 'zext_ln1147_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.15ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1147_2"   --->   Operation 104 'sub' 'ret_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 105 'partselect' 'z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 106 'partselect' 'tmp_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 107 'partselect' 'tmp_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.62>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i6 %tmp_1"   --->   Operation 108 'zext' 'zext_ln1070_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1072_6 = zext i92 %z4_V"   --->   Operation 109 'zext' 'zext_ln1072_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (6.62ns)   --->   "%r_V_25 = mul i98 %zext_ln1072_6, i98 %zext_ln1070_4"   --->   Operation 110 'mul' 'r_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.22>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i92 %z4_V"   --->   Operation 111 'zext' 'zext_ln662_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln662_1"   --->   Operation 112 'bitconcatenate' 'eZ_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 113 'bitconcatenate' 'lhs_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i120 %lhs_6"   --->   Operation 114 'zext' 'zext_ln1146_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i110 %eZ_2"   --->   Operation 115 'zext' 'zext_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i121 %zext_ln1146_3, i121 %zext_ln657_2"   --->   Operation 116 'add' 'ret_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 117 'bitconcatenate' 'rhs_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i109 %rhs_9"   --->   Operation 118 'zext' 'zext_ln1147_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1147_3"   --->   Operation 119 'sub' 'ret_V_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 120 'partselect' 'tmp_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 121 'partselect' 'tmp_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 122 'partselect' 'tmp_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1070_5 = zext i6 %tmp_5"   --->   Operation 123 'zext' 'zext_ln1070_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_7 = zext i87 %tmp_3"   --->   Operation 124 'zext' 'zext_ln1072_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (6.58ns)   --->   "%r_V_26 = mul i93 %zext_ln1072_7, i93 %zext_ln1070_5"   --->   Operation 125 'mul' 'r_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_3"   --->   Operation 126 'bitconcatenate' 'eZ_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_4, i44 0"   --->   Operation 127 'bitconcatenate' 'lhs_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i125 %lhs_8"   --->   Operation 128 'zext' 'zext_ln1146_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i110 %eZ_3"   --->   Operation 129 'zext' 'zext_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i126 %zext_ln1146_4, i126 %zext_ln657_3"   --->   Operation 130 'add' 'ret_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 131 'bitconcatenate' 'rhs_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i109 %rhs_12"   --->   Operation 132 'zext' 'zext_ln1147_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.24ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1147_4"   --->   Operation 133 'sub' 'ret_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 134 'partselect' 'tmp_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 135 'partselect' 'tmp_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 136 'partselect' 'tmp_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.55>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1070_6 = zext i6 %tmp_11"   --->   Operation 137 'zext' 'zext_ln1070_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1072_8 = zext i82 %tmp_6"   --->   Operation 138 'zext' 'zext_ln1072_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (6.55ns)   --->   "%r_V_27 = mul i88 %zext_ln1072_8, i88 %zext_ln1070_6"   --->   Operation 139 'mul' 'r_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.26>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_6"   --->   Operation 140 'bitconcatenate' 'eZ_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_10, i54 0"   --->   Operation 141 'bitconcatenate' 'lhs_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1146_5 = zext i130 %lhs_10"   --->   Operation 142 'zext' 'zext_ln1146_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i110 %eZ_4"   --->   Operation 143 'zext' 'zext_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i131 %zext_ln1146_5, i131 %zext_ln657_4"   --->   Operation 144 'add' 'ret_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 145 'bitconcatenate' 'rhs_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1147_5 = zext i109 %rhs_15"   --->   Operation 146 'zext' 'zext_ln1147_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1147_5"   --->   Operation 147 'sub' 'ret_V_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 148 'partselect' 'tmp_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 149 'partselect' 'tmp_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 150 'partselect' 'tmp_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.35>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64 0, i64 %zext_ln488" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 151 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 152 [2/2] (1.35ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 152 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i4 %a"   --->   Operation 153 'zext' 'zext_ln488_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64 0, i64 %zext_ln488_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 154 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (1.35ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 155 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln488_6 = zext i6 %a_1"   --->   Operation 156 'zext' 'zext_ln488_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64 0, i64 %zext_ln488_6" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 157 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 158 [2/2] (1.35ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 158 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln488_7 = zext i6 %a_2"   --->   Operation 159 'zext' 'zext_ln488_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64 0, i64 %zext_ln488_7" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 160 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (1.35ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 161 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln488_8 = zext i6 %tmp_1"   --->   Operation 162 'zext' 'zext_ln488_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64 0, i64 %zext_ln488_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 163 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 164 [2/2] (1.35ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 164 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln488_9 = zext i6 %tmp_5"   --->   Operation 165 'zext' 'zext_ln488_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64 0, i64 %zext_ln488_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 166 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 167 [2/2] (1.35ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 167 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln488_10 = zext i6 %tmp_11"   --->   Operation 168 'zext' 'zext_ln488_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64 0, i64 %zext_ln488_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 169 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 170 [2/2] (1.35ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 170 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1070_7 = zext i6 %tmp_14"   --->   Operation 171 'zext' 'zext_ln1070_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1072_9 = zext i77 %tmp_12"   --->   Operation 172 'zext' 'zext_ln1072_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (6.35ns)   --->   "%r_V_28 = mul i83 %zext_ln1072_9, i83 %zext_ln1070_7"   --->   Operation 173 'mul' 'r_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln488_11 = zext i6 %tmp_14"   --->   Operation 174 'zext' 'zext_ln488_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64 0, i64 %zext_ln488_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 175 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 176 [2/2] (1.35ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 176 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i12 %b_exp_2"   --->   Operation 177 'sext' 'sext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (6.54ns)   --->   "%Elog2_V = mul i90 %sext_ln657, i90 418981761686000620659953"   --->   Operation 178 'mul' 'Elog2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/2] (1.35ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 179 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_14 : Operation 180 [1/2] (1.35ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 180 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 181 'zext' 'zext_ln223' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 182 [1/2] (1.35ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 182 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'zext' 'zext_ln223_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 184 [1/2] (1.35ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 184 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'zext' 'zext_ln223_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 186 [1/2] (1.35ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 186 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln223_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 188 [1/2] (1.35ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 188 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'zext' 'zext_ln223_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/2] (1.35ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 190 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln223_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_12"   --->   Operation 192 'bitconcatenate' 'eZ_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_13, i64 0"   --->   Operation 193 'bitconcatenate' 'lhs_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1146_6 = zext i135 %lhs_12"   --->   Operation 194 'zext' 'zext_ln1146_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i110 %eZ_5"   --->   Operation 195 'zext' 'zext_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = add i136 %zext_ln1146_6, i136 %zext_ln657_5"   --->   Operation 196 'add' 'ret_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 197 'bitconcatenate' 'rhs_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1147_6 = zext i109 %rhs_18"   --->   Operation 198 'zext' 'zext_ln1147_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (1.27ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1147_6"   --->   Operation 199 'sub' 'ret_V_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 200 [1/2] (1.35ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 200 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 201 'zext' 'zext_ln223_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.64ns)   --->   "%add_ln657 = add i109 %zext_ln223, i109 %log_sum_V"   --->   Operation 202 'add' 'add_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (1.61ns)   --->   "%add_ln657_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2"   --->   Operation 203 'add' 'add_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln657_6 = zext i103 %add_ln657_1"   --->   Operation 204 'zext' 'zext_ln657_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_2 = add i109 %zext_ln657_6, i109 %add_ln657"   --->   Operation 205 'add' 'add_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4"   --->   Operation 206 'add' 'add_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 207 [1/1] (1.53ns)   --->   "%add_ln657_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6"   --->   Operation 207 'add' 'add_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln657_7 = zext i83 %add_ln657_4"   --->   Operation 208 'zext' 'zext_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (1.11ns) (root node of TernaryAdder)   --->   "%add_ln657_5 = add i93 %zext_ln657_7, i93 %add_ln657_3"   --->   Operation 209 'add' 'add_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.11> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln657_8 = zext i93 %add_ln657_5"   --->   Operation 210 'zext' 'zext_ln657_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln657_8, i109 %add_ln657_2"   --->   Operation 211 'add' 'log_sum_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 212 'partselect' 'tmp_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 213 'partselect' 'tmp_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1069_2 = zext i40 %tmp_16"   --->   Operation 214 'zext' 'zext_ln1069_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (3.96ns)   --->   "%r_V_29 = mul i80 %zext_ln1069_2, i80 %zext_ln1069_2"   --->   Operation 215 'mul' 'r_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 216 'partselect' 'rhs_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_15, i45 0"   --->   Operation 217 'bitconcatenate' 'lhs_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1147_7 = zext i117 %lhs_V"   --->   Operation 218 'zext' 'zext_ln1147_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1147_8 = zext i79 %rhs_s"   --->   Operation 219 'zext' 'zext_ln1147_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.67ns)   --->   "%ret_V = sub i118 %zext_ln1147_7, i118 %zext_ln1147_8"   --->   Operation 220 'sub' 'ret_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 221 'partselect' 'trunc_ln1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.30>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 222 'bitconcatenate' 'lhs_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i109 %log_sum_V_1"   --->   Operation 223 'sext' 'sext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1146"   --->   Operation 224 'add' 'ret_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i73 %trunc_ln1"   --->   Operation 225 'sext' 'sext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1146_1"   --->   Operation 226 'add' 'ret_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_16, i32 104, i32 119"   --->   Operation 227 'partselect' 'm_fix_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 228 'bitselect' 'p_Result_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 229 'sext' 'sext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 230 [3/3] (1.08ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 230 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_16, i32 49, i32 107"   --->   Operation 231 'partselect' 'trunc_ln2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.08>
ST_16 : Operation 232 [2/3] (1.08ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 232 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 0.83>
ST_17 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 233 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_14, i18 131072"   --->   Operation 234 'bitconcatenate' 'rhs_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i19 %rhs_19"   --->   Operation 235 'sext' 'sext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 236 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1146_2, i31 %r_V_30"   --->   Operation 236 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 237 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1146_2, i31 %r_V_30"   --->   Operation 237 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30"   --->   Operation 238 'partselect' 'ret_V_25_cast' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30"   --->   Operation 239 'bitselect' 'p_Result_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_31"   --->   Operation 240 'trunc' 'trunc_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.89ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18 0"   --->   Operation 241 'icmp' 'icmp_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.97ns)   --->   "%ret_V_18 = add i13 %ret_V_25_cast, i13 1"   --->   Operation 242 'add' 'ret_V_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %ret_V_25_cast, i13 %ret_V_18"   --->   Operation 243 'select' 'select_ln804' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.48ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_5, i13 %select_ln804, i13 %ret_V_25_cast"   --->   Operation 244 'select' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.98>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i13 %ret_V_32"   --->   Operation 245 'sext' 'sext_ln1069' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (5.98ns)   --->   "%r_V_15 = mul i71 %sext_ln1069, i71 1636647506585939924452"   --->   Operation 246 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 247 'partselect' 'trunc_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.75>
ST_20 : Operation 248 [1/1] (1.40ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln657_1"   --->   Operation 248 'sub' 'm_diff_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 249 'partselect' 'm_diff_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 250 'partselect' 'Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 251 'partselect' 'Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 252 'trunc' 'Z4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 253 'partselect' 'Z4_ind' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln488_3 = zext i8 %Z4_ind"   --->   Operation 254 'zext' 'zext_ln488_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_3"   --->   Operation 255 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 256 [2/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 256 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln488_4 = zext i8 %Z3_V"   --->   Operation 257 'zext' 'zext_ln488_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_4"   --->   Operation 258 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 259 [2/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 259 'load' 'f_Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.98>
ST_21 : Operation 260 [1/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 260 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 261 'partselect' 'r' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln657_9 = zext i35 %Z4"   --->   Operation 262 'zext' 'zext_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i10 %r"   --->   Operation 263 'zext' 'zext_ln657_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (1.21ns)   --->   "%ret_V_33 = add i36 %zext_ln657_9, i36 %zext_ln657_10"   --->   Operation 264 'add' 'ret_V_33' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [1/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 265 'load' 'f_Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 266 'bitconcatenate' 'ret_V_34' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i43 %ret_V_34"   --->   Operation 267 'zext' 'zext_ln1069' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i36 %ret_V_33"   --->   Operation 268 'zext' 'zext_ln1072_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (4.41ns)   --->   "%r_V_17 = mul i79 %zext_ln1069, i79 %zext_ln1072_3"   --->   Operation 269 'mul' 'r_V_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 270 'partselect' 'trunc_ln657_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln488_5 = zext i8 %Z2_V"   --->   Operation 271 'zext' 'zext_ln488_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_5"   --->   Operation 272 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (1.35ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 273 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i8 %m_diff_hi_V"   --->   Operation 274 'zext' 'zext_ln488_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 275 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 276 [2/2] (1.35ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 276 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1146_7 = zext i43 %ret_V_34"   --->   Operation 277 'zext' 'zext_ln1146_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i20 %trunc_ln657_s"   --->   Operation 278 'zext' 'zext_ln657_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (1.21ns)   --->   "%add_ln657_7 = add i36 %ret_V_33, i36 %zext_ln657_11"   --->   Operation 279 'add' 'add_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln657_12 = zext i36 %add_ln657_7"   --->   Operation 280 'zext' 'zext_ln657_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (1.24ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln657_12, i44 %zext_ln1146_7"   --->   Operation 281 'add' 'exp_Z2P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/2] (1.35ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 282 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 283 'partselect' 'tmp_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_17"   --->   Operation 284 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1069_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 285 'zext' 'zext_ln1069_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 286 'zext' 'zext_ln1072_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (4.68ns)   --->   "%r_V_19 = mul i93 %zext_ln1069_1, i93 %zext_ln1072_4"   --->   Operation 287 'mul' 'r_V_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 288 'partselect' 'trunc_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.21>
ST_23 : Operation 289 [1/2] (1.35ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 289 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_17, i2 0"   --->   Operation 290 'bitconcatenate' 'lhs_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1146_8 = zext i51 %lhs_V_4"   --->   Operation 291 'zext' 'zext_ln1146_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln657_13 = zext i36 %trunc_ln657_2"   --->   Operation 292 'zext' 'zext_ln657_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (1.25ns)   --->   "%add_ln657_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln657_13"   --->   Operation 293 'add' 'add_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i44 %add_ln657_9"   --->   Operation 294 'zext' 'zext_ln657_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (1.29ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln657_14, i52 %zext_ln1146_8"   --->   Operation 295 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 296 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 297 'partselect' 'exp_Z1_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1070_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 298 'zext' 'zext_ln1070_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1072_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 299 'zext' 'zext_ln1072_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (4.67ns)   --->   "%r_V = mul i100 %zext_ln1072_5, i100 %zext_ln1070_3"   --->   Operation 300 'mul' 'r_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.95>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 301 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln828 = xor i1 %icmp_ln824, i1 1"   --->   Operation 302 'xor' 'xor_ln828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.33ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln824_1, i1 %xor_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 303 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 304 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 305 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 306 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 307 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln824_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 308 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 309 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 310 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (1.38ns)   --->   "%ret_V_35 = add i58 %exp_Z1_V, i58 16"   --->   Operation 311 'add' 'ret_V_35' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0"   --->   Operation 312 'bitconcatenate' 'lhs_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1146_9 = zext i100 %r_V"   --->   Operation 313 'zext' 'zext_ln1146_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1146_10 = zext i100 %r_V"   --->   Operation 314 'zext' 'zext_ln1146_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_35"   --->   Operation 315 'trunc' 'trunc_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49 0"   --->   Operation 316 'bitconcatenate' 'trunc_ln3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1146_11 = zext i100 %r_V"   --->   Operation 317 'zext' 'zext_ln1146_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_35"   --->   Operation 318 'trunc' 'trunc_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49 0"   --->   Operation 319 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (1.63ns)   --->   "%ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1146_9"   --->   Operation 320 'add' 'ret_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (1.62ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_11"   --->   Operation 321 'add' 'add_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (1.63ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln3, i106 %zext_ln1146_10"   --->   Operation 322 'add' 'add_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106"   --->   Operation 323 'bitselect' 'tmp_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.97ns)   --->   "%r_exp_V = add i13 %ret_V_32, i13 8191"   --->   Operation 324 'add' 'r_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (0.48ns)   --->   "%r_exp_V_2 = select i1 %tmp_19, i13 %ret_V_32, i13 %r_exp_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 325 'select' 'r_exp_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 326 'partselect' 'tmp_20' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.69ns)   --->   "%icmp_ln840 = icmp_sgt  i3 %tmp_20, i3 0"   --->   Operation 327 'icmp' 'icmp_ln840' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 328 'bitselect' 'tmp_21' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_21, i64 0, i64 inf" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 329 'select' 'select_ln658' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.86ns)   --->   "%icmp_ln844 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 330 'icmp' 'icmp_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32 54, i32 105"   --->   Operation 331 'partselect' 'tmp' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_2 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32 53, i32 104"   --->   Operation 332 'partselect' 'tmp_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_25 = select i1 %tmp_19, i52 %tmp, i52 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 333 'select' 'tmp_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i13 %r_exp_V_2"   --->   Operation 334 'trunc' 'trunc_ln167' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.94ns)   --->   "%out_exp_V = add i11 %trunc_ln167, i11 1023"   --->   Operation 335 'add' 'out_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_25"   --->   Operation 336 'bitconcatenate' 'p_Result_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_15" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 337 'bitcast' 'bitcast_ln521' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln840" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 338 'and' 'and_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln521" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 339 'select' 'select_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln657" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 340 'select' 'sel_tmp14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%xor_ln657 = xor i1 %icmp_ln840, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 341 'xor' 'xor_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln657"   --->   Operation 342 'and' 'and_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%and_ln844_1 = and i1 %and_ln844, i1 %and_ln407_1"   --->   Operation 343 'and' 'and_ln844_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln844 = select i1 %and_ln844_1, i64 0, i64 %sel_tmp14"   --->   Operation 344 'select' 'select_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln844" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 345 'select' 'select_ln369' <Predicate = (!sel_tmp13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.49ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 346 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %UnifiedRetVal" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 347 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                                                          (read          ) [ 0000000000000000000000000]
data_V                                                                                                             (bitcast       ) [ 0000000000000000000000000]
p_Result_12                                                                                                        (bitselect     ) [ 0000000000000000000000000]
tmp_23                                                                                                             (partselect    ) [ 0000000000000000000000000]
tmp_24                                                                                                             (trunc         ) [ 0110000000000000000000000]
zext_ln510                                                                                                         (zext          ) [ 0000000000000000000000000]
b_exp                                                                                                              (add           ) [ 0000000000000000000000000]
icmp_ln369                                                                                                         (icmp          ) [ 0000000000000000000000000]
icmp_ln824                                                                                                         (icmp          ) [ 0111111111111111111111111]
x_is_1                                                                                                             (and           ) [ 0111111111111111111111111]
xor_ln964                                                                                                          (xor           ) [ 0000000000000000000000000]
x_is_p1                                                                                                            (and           ) [ 0111111111111111111111111]
icmp_ln824_1                                                                                                       (icmp          ) [ 0111111111111111111111111]
p_Result_s                                                                                                         (bitselect     ) [ 0110000000000000000000000]
index0                                                                                                             (partselect    ) [ 0000000000000000000000000]
b_exp_1                                                                                                            (add           ) [ 0000000000000000000000000]
b_exp_2                                                                                                            (select        ) [ 0111111111111110000000000]
zext_ln488                                                                                                         (zext          ) [ 0111111111111100000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr                                       (getelementptr ) [ 0110000000000000000000000]
xor_ln369                                                                                                          (xor           ) [ 0000000000000000000000000]
icmp_ln407                                                                                                         (icmp          ) [ 0000000000000000000000000]
icmp_ln407_1                                                                                                       (icmp          ) [ 0000000000000000000000000]
and_ln407                                                                                                          (and           ) [ 0000000000000000000000000]
and_ln407_1                                                                                                        (and           ) [ 0111111111111111111111111]
icmp_ln407_2                                                                                                       (icmp          ) [ 0000000000000000000000000]
or_ln407_3                                                                                                         (or            ) [ 0000000000000000000000000]
sel_tmp13                                                                                                          (and           ) [ 0111111111111111111111111]
p_Result_13                                                                                                        (bitconcatenate) [ 0000000000000000000000000]
r_V_21                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1287_1                                                                                                      (zext          ) [ 0000000000000000000000000]
b_frac_V_1                                                                                                         (select        ) [ 0000000000000000000000000]
b_frac_tilde_inverse_V                                                                                             (load          ) [ 0000000000000000000000000]
zext_ln682                                                                                                         (zext          ) [ 0000000000000000000000000]
mul_ln682                                                                                                          (mul           ) [ 0101000000000000000000000]
a                                                                                                                  (partselect    ) [ 0101111111111100000000000]
trunc_ln657                                                                                                        (trunc         ) [ 0101000000000000000000000]
tmp_9                                                                                                              (bitselect     ) [ 0101000000000000000000000]
z1_V                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
sf                                                                                                                 (bitconcatenate) [ 0000000000000000000000000]
tmp_7                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1287                                                                                                        (zext          ) [ 0000000000000000000000000]
select_ln1287                                                                                                      (select        ) [ 0000000000000000000000000]
lhs                                                                                                                (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146                                                                                                        (zext          ) [ 0000000000000000000000000]
ret_V_24                                                                                                           (add           ) [ 0000000000000000000000000]
zext_ln1070                                                                                                        (zext          ) [ 0000000000000000000000000]
zext_ln1072                                                                                                        (zext          ) [ 0000000000000000000000000]
r_V_22                                                                                                             (mul           ) [ 0000000000000000000000000]
zext_ln1147                                                                                                        (zext          ) [ 0000000000000000000000000]
ret_V_2                                                                                                            (sub           ) [ 0000000000000000000000000]
z2_V                                                                                                               (partselect    ) [ 0100100000000000000000000]
a_1                                                                                                                (partselect    ) [ 0100111111111100000000000]
tmp_8                                                                                                              (partselect    ) [ 0100100000000000000000000]
zext_ln662                                                                                                         (zext          ) [ 0000000000000000000000000]
eZ                                                                                                                 (bitconcatenate) [ 0000000000000000000000000]
lhs_2                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_1                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657                                                                                                         (zext          ) [ 0000000000000000000000000]
ret_V_25                                                                                                           (add           ) [ 0000000000000000000000000]
zext_ln1070_1                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_1                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_23                                                                                                             (mul           ) [ 0000000000000000000000000]
rhs_3                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_1                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_4                                                                                                            (sub           ) [ 0100011000000000000000000]
a_2                                                                                                                (partselect    ) [ 0100011111111100000000000]
trunc_ln657_3                                                                                                      (trunc         ) [ 0100011000000000000000000]
z3_V                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
zext_ln1070_2                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_2                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_24                                                                                                             (mul           ) [ 0100001000000000000000000]
eZ_1                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
lhs_4                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_2                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_1                                                                                                       (zext          ) [ 0000000000000000000000000]
ret_V_26                                                                                                           (add           ) [ 0000000000000000000000000]
rhs_6                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_2                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_6                                                                                                            (sub           ) [ 0000000000000000000000000]
z4_V                                                                                                               (partselect    ) [ 0100000110000000000000000]
tmp_s                                                                                                              (partselect    ) [ 0100000110000000000000000]
tmp_1                                                                                                              (partselect    ) [ 0100000111111100000000000]
zext_ln1070_4                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_6                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_25                                                                                                             (mul           ) [ 0100000010000000000000000]
zext_ln662_1                                                                                                       (zext          ) [ 0000000000000000000000000]
eZ_2                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
lhs_6                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_3                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_2                                                                                                       (zext          ) [ 0000000000000000000000000]
ret_V_27                                                                                                           (add           ) [ 0000000000000000000000000]
rhs_9                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_3                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_8                                                                                                            (sub           ) [ 0000000000000000000000000]
tmp_3                                                                                                              (partselect    ) [ 0100000001100000000000000]
tmp_4                                                                                                              (partselect    ) [ 0100000001100000000000000]
tmp_5                                                                                                              (partselect    ) [ 0100000001111100000000000]
zext_ln1070_5                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_7                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_26                                                                                                             (mul           ) [ 0100000000100000000000000]
eZ_3                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
lhs_8                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_4                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_3                                                                                                       (zext          ) [ 0000000000000000000000000]
ret_V_28                                                                                                           (add           ) [ 0000000000000000000000000]
rhs_12                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_4                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_10                                                                                                           (sub           ) [ 0000000000000000000000000]
tmp_6                                                                                                              (partselect    ) [ 0100000000011000000000000]
tmp_10                                                                                                             (partselect    ) [ 0100000000011000000000000]
tmp_11                                                                                                             (partselect    ) [ 0100000000011100000000000]
zext_ln1070_6                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_8                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_27                                                                                                             (mul           ) [ 0100000000001000000000000]
eZ_4                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
lhs_10                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_5                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_4                                                                                                       (zext          ) [ 0000000000000000000000000]
ret_V_29                                                                                                           (add           ) [ 0000000000000000000000000]
rhs_15                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_5                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_12                                                                                                           (sub           ) [ 0000000000000000000000000]
tmp_12                                                                                                             (partselect    ) [ 0100000000000110000000000]
tmp_13                                                                                                             (partselect    ) [ 0100000000000110000000000]
tmp_14                                                                                                             (partselect    ) [ 0100000000000100000000000]
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr (getelementptr ) [ 0100000000000010000000000]
zext_ln488_1                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr         (getelementptr ) [ 0100000000000010000000000]
zext_ln488_6                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr         (getelementptr ) [ 0100000000000010000000000]
zext_ln488_7                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr        (getelementptr ) [ 0100000000000010000000000]
zext_ln488_8                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr        (getelementptr ) [ 0100000000000010000000000]
zext_ln488_9                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr        (getelementptr ) [ 0100000000000010000000000]
zext_ln488_10                                                                                                      (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr        (getelementptr ) [ 0100000000000010000000000]
zext_ln1070_7                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_9                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_28                                                                                                             (mul           ) [ 0100000000000010000000000]
zext_ln488_11                                                                                                      (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr        (getelementptr ) [ 0100000000000010000000000]
sext_ln657                                                                                                         (sext          ) [ 0000000000000000000000000]
Elog2_V                                                                                                            (mul           ) [ 0100000000000001000000000]
log_sum_V                                                                                                          (load          ) [ 0000000000000000000000000]
logn_V                                                                                                             (load          ) [ 0000000000000000000000000]
zext_ln223                                                                                                         (zext          ) [ 0000000000000000000000000]
logn_V_1                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_1                                                                                                       (zext          ) [ 0000000000000000000000000]
logn_V_2                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_2                                                                                                       (zext          ) [ 0000000000000000000000000]
logn_V_3                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_3                                                                                                       (zext          ) [ 0000000000000000000000000]
logn_V_4                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_4                                                                                                       (zext          ) [ 0000000000000000000000000]
logn_V_5                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_5                                                                                                       (zext          ) [ 0000000000000000000000000]
eZ_5                                                                                                               (bitconcatenate) [ 0000000000000000000000000]
lhs_12                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_6                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_5                                                                                                       (zext          ) [ 0000000000000000000000000]
ret_V_30                                                                                                           (add           ) [ 0000000000000000000000000]
rhs_18                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_6                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_14                                                                                                           (sub           ) [ 0000000000000000000000000]
logn_V_6                                                                                                           (load          ) [ 0000000000000000000000000]
zext_ln223_6                                                                                                       (zext          ) [ 0000000000000000000000000]
add_ln657                                                                                                          (add           ) [ 0000000000000000000000000]
add_ln657_1                                                                                                        (add           ) [ 0000000000000000000000000]
zext_ln657_6                                                                                                       (zext          ) [ 0000000000000000000000000]
add_ln657_2                                                                                                        (add           ) [ 0000000000000000000000000]
add_ln657_3                                                                                                        (add           ) [ 0000000000000000000000000]
add_ln657_4                                                                                                        (add           ) [ 0000000000000000000000000]
zext_ln657_7                                                                                                       (zext          ) [ 0000000000000000000000000]
add_ln657_5                                                                                                        (add           ) [ 0000000000000000000000000]
zext_ln657_8                                                                                                       (zext          ) [ 0000000000000000000000000]
log_sum_V_1                                                                                                        (add           ) [ 0100000000000001000000000]
tmp_15                                                                                                             (partselect    ) [ 0000000000000000000000000]
tmp_16                                                                                                             (partselect    ) [ 0000000000000000000000000]
zext_ln1069_2                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_29                                                                                                             (mul           ) [ 0000000000000000000000000]
rhs_s                                                                                                              (partselect    ) [ 0000000000000000000000000]
lhs_V                                                                                                              (bitconcatenate) [ 0000000000000000000000000]
zext_ln1147_7                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1147_8                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V                                                                                                              (sub           ) [ 0000000000000000000000000]
trunc_ln1                                                                                                          (partselect    ) [ 0100000000000001000000000]
lhs_V_2                                                                                                            (bitconcatenate) [ 0000000000000000000000000]
sext_ln1146                                                                                                        (sext          ) [ 0000000000000000000000000]
ret_V_15                                                                                                           (add           ) [ 0000000000000000000000000]
sext_ln1146_1                                                                                                      (sext          ) [ 0000000000000000000000000]
ret_V_16                                                                                                           (add           ) [ 0100000000000000111111111]
m_fix_hi_V                                                                                                         (partselect    ) [ 0000000000000000000000000]
p_Result_14                                                                                                        (bitselect     ) [ 0100000000000000110000000]
sext_ln1070                                                                                                        (sext          ) [ 0100000000000000110000000]
trunc_ln2                                                                                                          (partselect    ) [ 0100000000000000111110000]
r_V_30                                                                                                             (mul           ) [ 0100000000000000001000000]
rhs_19                                                                                                             (bitconcatenate) [ 0000000000000000000000000]
sext_ln1146_2                                                                                                      (sext          ) [ 0100000000000000001000000]
ret_V_31                                                                                                           (add           ) [ 0000000000000000000000000]
ret_V_25_cast                                                                                                      (partselect    ) [ 0000000000000000000000000]
p_Result_5                                                                                                         (bitselect     ) [ 0000000000000000000000000]
trunc_ln805                                                                                                        (trunc         ) [ 0000000000000000000000000]
icmp_ln805                                                                                                         (icmp          ) [ 0000000000000000000000000]
ret_V_18                                                                                                           (add           ) [ 0000000000000000000000000]
select_ln804                                                                                                       (select        ) [ 0000000000000000000000000]
ret_V_32                                                                                                           (select        ) [ 0100000000000000000111111]
sext_ln1069                                                                                                        (sext          ) [ 0000000000000000000000000]
r_V_15                                                                                                             (mul           ) [ 0000000000000000000000000]
trunc_ln657_1                                                                                                      (partselect    ) [ 0100000000000000000010000]
m_diff_V                                                                                                           (sub           ) [ 0000000000000000000000000]
m_diff_hi_V                                                                                                        (partselect    ) [ 0100000000000000000001100]
Z2_V                                                                                                               (partselect    ) [ 0100000000000000000001110]
Z3_V                                                                                                               (partselect    ) [ 0100000000000000000001000]
Z4                                                                                                                 (trunc         ) [ 0100000000000000000001000]
Z4_ind                                                                                                             (partselect    ) [ 0000000000000000000000000]
zext_ln488_3                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000000000001000]
zext_ln488_4                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1                  (getelementptr ) [ 0100000000000000000001000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load                    (load          ) [ 0000000000000000000000000]
r                                                                                                                  (partselect    ) [ 0000000000000000000000000]
zext_ln657_9                                                                                                       (zext          ) [ 0000000000000000000000000]
zext_ln657_10                                                                                                      (zext          ) [ 0000000000000000000000000]
ret_V_33                                                                                                           (add           ) [ 0100000000000000000000100]
f_Z3                                                                                                               (load          ) [ 0000000000000000000000000]
ret_V_34                                                                                                           (bitconcatenate) [ 0100000000000000000000100]
zext_ln1069                                                                                                        (zext          ) [ 0000000000000000000000000]
zext_ln1072_3                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_17                                                                                                             (mul           ) [ 0000000000000000000000000]
trunc_ln657_s                                                                                                      (partselect    ) [ 0100000000000000000000100]
zext_ln488_5                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000000000000100]
zext_ln488_2                                                                                                       (zext          ) [ 0000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                  (getelementptr ) [ 0100000000000000000000010]
zext_ln1146_7                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_11                                                                                                      (zext          ) [ 0000000000000000000000000]
add_ln657_7                                                                                                        (add           ) [ 0000000000000000000000000]
zext_ln657_12                                                                                                      (zext          ) [ 0000000000000000000000000]
exp_Z2P_m_1_V                                                                                                      (add           ) [ 0100000000000000000000010]
f_Z2_V                                                                                                             (load          ) [ 0000000000000000000000000]
tmp_17                                                                                                             (partselect    ) [ 0100000000000000000000010]
exp_Z2_m_1_V                                                                                                       (bitconcatenate) [ 0000000000000000000000000]
zext_ln1069_1                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_4                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V_19                                                                                                             (mul           ) [ 0000000000000000000000000]
trunc_ln657_2                                                                                                      (partselect    ) [ 0100000000000000000000010]
exp_Z1_V                                                                                                           (load          ) [ 0100000000000000000000001]
lhs_V_4                                                                                                            (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_8                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln657_13                                                                                                      (zext          ) [ 0000000000000000000000000]
add_ln657_9                                                                                                        (add           ) [ 0000000000000000000000000]
zext_ln657_14                                                                                                      (zext          ) [ 0000000000000000000000000]
exp_Z1P_m_1_l_V                                                                                                    (add           ) [ 0000000000000000000000000]
exp_Z1P_m_1_V                                                                                                      (partselect    ) [ 0000000000000000000000000]
exp_Z1_hi_V                                                                                                        (partselect    ) [ 0000000000000000000000000]
zext_ln1070_3                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1072_5                                                                                                      (zext          ) [ 0000000000000000000000000]
r_V                                                                                                                (mul           ) [ 0100000000000000000000001]
specpipeline_ln0                                                                                                   (specpipeline  ) [ 0000000000000000000000000]
xor_ln828                                                                                                          (xor           ) [ 0000000000000000000000000]
x_is_NaN                                                                                                           (and           ) [ 0000000000000000000000000]
or_ln407                                                                                                           (or            ) [ 0000000000000000000000000]
select_ln407                                                                                                       (select        ) [ 0000000000000000000000000]
or_ln407_1                                                                                                         (or            ) [ 0000000000000000000000000]
select_ln407_1                                                                                                     (select        ) [ 0000000000000000000000000]
or_ln407_2                                                                                                         (or            ) [ 0000000000000000000000000]
select_ln407_2                                                                                                     (select        ) [ 0000000000000000000000000]
select_ln407_3                                                                                                     (select        ) [ 0000000000000000000000000]
ret_V_35                                                                                                           (add           ) [ 0000000000000000000000000]
lhs_V_7                                                                                                            (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_9                                                                                                      (zext          ) [ 0000000000000000000000000]
zext_ln1146_10                                                                                                     (zext          ) [ 0000000000000000000000000]
trunc_ln1146                                                                                                       (trunc         ) [ 0000000000000000000000000]
trunc_ln3                                                                                                          (bitconcatenate) [ 0000000000000000000000000]
zext_ln1146_11                                                                                                     (zext          ) [ 0000000000000000000000000]
trunc_ln1146_2                                                                                                     (trunc         ) [ 0000000000000000000000000]
trunc_ln1146_1                                                                                                     (bitconcatenate) [ 0000000000000000000000000]
ret_V_23                                                                                                           (add           ) [ 0000000000000000000000000]
add_ln1146_1                                                                                                       (add           ) [ 0000000000000000000000000]
add_ln1146_2                                                                                                       (add           ) [ 0000000000000000000000000]
tmp_19                                                                                                             (bitselect     ) [ 0000000000000000000000000]
r_exp_V                                                                                                            (add           ) [ 0000000000000000000000000]
r_exp_V_2                                                                                                          (select        ) [ 0000000000000000000000000]
tmp_20                                                                                                             (partselect    ) [ 0000000000000000000000000]
icmp_ln840                                                                                                         (icmp          ) [ 0000000000000000000000000]
tmp_21                                                                                                             (bitselect     ) [ 0000000000000000000000000]
select_ln658                                                                                                       (select        ) [ 0000000000000000000000000]
icmp_ln844                                                                                                         (icmp          ) [ 0000000000000000000000000]
tmp                                                                                                                (partselect    ) [ 0000000000000000000000000]
tmp_2                                                                                                              (partselect    ) [ 0000000000000000000000000]
tmp_25                                                                                                             (select        ) [ 0000000000000000000000000]
trunc_ln167                                                                                                        (trunc         ) [ 0000000000000000000000000]
out_exp_V                                                                                                          (add           ) [ 0000000000000000000000000]
p_Result_15                                                                                                        (bitconcatenate) [ 0000000000000000000000000]
bitcast_ln521                                                                                                      (bitcast       ) [ 0000000000000000000000000]
and_ln657                                                                                                          (and           ) [ 0000000000000000000000000]
select_ln657                                                                                                       (select        ) [ 0000000000000000000000000]
sel_tmp14                                                                                                          (select        ) [ 0000000000000000000000000]
xor_ln657                                                                                                          (xor           ) [ 0000000000000000000000000]
and_ln844                                                                                                          (and           ) [ 0000000000000000000000000]
and_ln844_1                                                                                                        (and           ) [ 0000000000000000000000000]
select_ln844                                                                                                       (select        ) [ 0000000000000000000000000]
select_ln369                                                                                                       (select        ) [ 0000000000000000000000000]
UnifiedRetVal                                                                                                      (select        ) [ 0000000000000000000000000]
ret_ln690                                                                                                          (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="390" class="1004" name="base_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="109" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="12"/>
<pin id="413" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="105" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/13 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/13 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="102" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="97" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="92" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="87" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="82" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="77" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="26" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/20 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="26" slack="0"/>
<pin id="528" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/20 f_Z3/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/20 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="42" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/21 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/21 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="58" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/22 "/>
</bind>
</comp>

<comp id="564" class="1004" name="data_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_12_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_23_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_24_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln510_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="b_exp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln369_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="0" index="1" bw="12" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln824_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="52" slack="0"/>
<pin id="608" dir="0" index="1" bw="52" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="x_is_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln964_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_is_p1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln824_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="index0_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="b_exp_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="b_exp_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="0" index="2" bw="12" slack="0"/>
<pin id="664" dir="1" index="3" bw="12" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln488_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln369_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln407_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="11" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln407_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="11" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln407_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln407_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln407_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln407_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sel_tmp13_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_13_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="54" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="52" slack="1"/>
<pin id="725" dir="0" index="3" bw="1" slack="0"/>
<pin id="726" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_V_21_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="53" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="52" slack="1"/>
<pin id="734" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1287_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="53" slack="0"/>
<pin id="739" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="b_frac_V_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="54" slack="0"/>
<pin id="744" dir="0" index="2" bw="54" slack="0"/>
<pin id="745" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln682_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mul_ln682_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="54" slack="0"/>
<pin id="754" dir="0" index="1" bw="6" slack="0"/>
<pin id="755" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln682/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="a_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="54" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln657_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="54" slack="0"/>
<pin id="770" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_9_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="54" slack="0"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="z1_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="71" slack="0"/>
<pin id="782" dir="0" index="1" bw="54" slack="1"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sf_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="75" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="0" index="2" bw="54" slack="1"/>
<pin id="791" dir="0" index="3" bw="1" slack="0"/>
<pin id="792" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_7_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="76" slack="0"/>
<pin id="798" dir="0" index="1" bw="5" slack="0"/>
<pin id="799" dir="0" index="2" bw="54" slack="1"/>
<pin id="800" dir="0" index="3" bw="1" slack="0"/>
<pin id="801" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln1287_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="75" slack="0"/>
<pin id="807" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln1287_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="76" slack="0"/>
<pin id="812" dir="0" index="2" bw="76" slack="0"/>
<pin id="813" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1287/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lhs_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="75" slack="0"/>
<pin id="818" dir="0" index="1" bw="50" slack="1"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln1146_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="75" slack="0"/>
<pin id="825" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="ret_V_24_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="75" slack="0"/>
<pin id="829" dir="0" index="1" bw="76" slack="0"/>
<pin id="830" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln1070_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1072_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="71" slack="0"/>
<pin id="838" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_22_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="71" slack="0"/>
<pin id="842" dir="0" index="1" bw="4" slack="0"/>
<pin id="843" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1147_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="75" slack="0"/>
<pin id="848" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="ret_V_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="76" slack="0"/>
<pin id="852" dir="0" index="1" bw="75" slack="0"/>
<pin id="853" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="z2_V_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="73" slack="0"/>
<pin id="858" dir="0" index="1" bw="76" slack="0"/>
<pin id="859" dir="0" index="2" bw="3" slack="0"/>
<pin id="860" dir="0" index="3" bw="8" slack="0"/>
<pin id="861" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="a_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="0"/>
<pin id="868" dir="0" index="1" bw="76" slack="0"/>
<pin id="869" dir="0" index="2" bw="8" slack="0"/>
<pin id="870" dir="0" index="3" bw="8" slack="0"/>
<pin id="871" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_8_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="67" slack="0"/>
<pin id="878" dir="0" index="1" bw="76" slack="0"/>
<pin id="879" dir="0" index="2" bw="3" slack="0"/>
<pin id="880" dir="0" index="3" bw="8" slack="0"/>
<pin id="881" dir="1" index="4" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln662_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="73" slack="1"/>
<pin id="888" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/4 "/>
</bind>
</comp>

<comp id="889" class="1004" name="eZ_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="81" slack="0"/>
<pin id="891" dir="0" index="1" bw="5" slack="0"/>
<pin id="892" dir="0" index="2" bw="73" slack="0"/>
<pin id="893" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="lhs_2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="81" slack="0"/>
<pin id="899" dir="0" index="1" bw="67" slack="1"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1146_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="81" slack="0"/>
<pin id="906" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln657_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="81" slack="0"/>
<pin id="910" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="ret_V_25_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="81" slack="0"/>
<pin id="914" dir="0" index="1" bw="81" slack="0"/>
<pin id="915" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln1070_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="1"/>
<pin id="920" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln1072_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="73" slack="1"/>
<pin id="923" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/4 "/>
</bind>
</comp>

<comp id="924" class="1004" name="r_V_23_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="73" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="0"/>
<pin id="927" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="rhs_3_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="80" slack="0"/>
<pin id="932" dir="0" index="1" bw="79" slack="0"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln1147_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="80" slack="0"/>
<pin id="940" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_1/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="ret_V_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="82" slack="0"/>
<pin id="944" dir="0" index="1" bw="80" slack="0"/>
<pin id="945" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="a_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="0"/>
<pin id="950" dir="0" index="1" bw="82" slack="0"/>
<pin id="951" dir="0" index="2" bw="8" slack="0"/>
<pin id="952" dir="0" index="3" bw="8" slack="0"/>
<pin id="953" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/4 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln657_3_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="82" slack="0"/>
<pin id="960" dir="1" index="1" bw="76" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657_3/4 "/>
</bind>
</comp>

<comp id="962" class="1004" name="z3_V_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="83" slack="0"/>
<pin id="964" dir="0" index="1" bw="82" slack="1"/>
<pin id="965" dir="0" index="2" bw="1" slack="0"/>
<pin id="966" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln1070_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_2/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln1072_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="83" slack="0"/>
<pin id="974" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="r_V_24_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="83" slack="0"/>
<pin id="978" dir="0" index="1" bw="6" slack="0"/>
<pin id="979" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="eZ_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="96" slack="0"/>
<pin id="984" dir="0" index="1" bw="13" slack="0"/>
<pin id="985" dir="0" index="2" bw="82" slack="2"/>
<pin id="986" dir="0" index="3" bw="1" slack="0"/>
<pin id="987" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="lhs_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="101" slack="0"/>
<pin id="993" dir="0" index="1" bw="76" slack="2"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln1146_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="101" slack="0"/>
<pin id="1000" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln657_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="96" slack="0"/>
<pin id="1004" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="ret_V_26_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="101" slack="0"/>
<pin id="1008" dir="0" index="1" bw="96" slack="0"/>
<pin id="1009" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="rhs_6_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="95" slack="0"/>
<pin id="1014" dir="0" index="1" bw="89" slack="1"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln1147_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="95" slack="0"/>
<pin id="1021" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_2/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="ret_V_6_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="102" slack="0"/>
<pin id="1025" dir="0" index="1" bw="95" slack="0"/>
<pin id="1026" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="z4_V_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="92" slack="0"/>
<pin id="1031" dir="0" index="1" bw="102" slack="0"/>
<pin id="1032" dir="0" index="2" bw="5" slack="0"/>
<pin id="1033" dir="0" index="3" bw="8" slack="0"/>
<pin id="1034" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_s_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="86" slack="0"/>
<pin id="1041" dir="0" index="1" bw="102" slack="0"/>
<pin id="1042" dir="0" index="2" bw="5" slack="0"/>
<pin id="1043" dir="0" index="3" bw="8" slack="0"/>
<pin id="1044" dir="1" index="4" bw="86" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="0"/>
<pin id="1051" dir="0" index="1" bw="102" slack="0"/>
<pin id="1052" dir="0" index="2" bw="8" slack="0"/>
<pin id="1053" dir="0" index="3" bw="8" slack="0"/>
<pin id="1054" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln1070_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_4/7 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln1072_6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="92" slack="1"/>
<pin id="1064" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_6/7 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="r_V_25_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="92" slack="0"/>
<pin id="1067" dir="0" index="1" bw="6" slack="0"/>
<pin id="1068" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/7 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln662_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="92" slack="2"/>
<pin id="1073" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="eZ_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="110" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="0"/>
<pin id="1077" dir="0" index="2" bw="92" slack="0"/>
<pin id="1078" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/8 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="lhs_6_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="120" slack="0"/>
<pin id="1084" dir="0" index="1" bw="86" slack="2"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln1146_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="120" slack="0"/>
<pin id="1091" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/8 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln657_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="110" slack="0"/>
<pin id="1095" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/8 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="ret_V_27_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="120" slack="0"/>
<pin id="1099" dir="0" index="1" bw="110" slack="0"/>
<pin id="1100" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/8 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="rhs_9_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="109" slack="0"/>
<pin id="1105" dir="0" index="1" bw="98" slack="1"/>
<pin id="1106" dir="0" index="2" bw="1" slack="0"/>
<pin id="1107" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/8 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln1147_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="109" slack="0"/>
<pin id="1112" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_3/8 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="ret_V_8_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="121" slack="0"/>
<pin id="1116" dir="0" index="1" bw="109" slack="0"/>
<pin id="1117" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/8 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_3_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="87" slack="0"/>
<pin id="1122" dir="0" index="1" bw="121" slack="0"/>
<pin id="1123" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_4_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="81" slack="0"/>
<pin id="1132" dir="0" index="1" bw="121" slack="0"/>
<pin id="1133" dir="0" index="2" bw="7" slack="0"/>
<pin id="1134" dir="0" index="3" bw="8" slack="0"/>
<pin id="1135" dir="1" index="4" bw="81" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_5_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="6" slack="0"/>
<pin id="1142" dir="0" index="1" bw="121" slack="0"/>
<pin id="1143" dir="0" index="2" bw="8" slack="0"/>
<pin id="1144" dir="0" index="3" bw="8" slack="0"/>
<pin id="1145" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln1070_5_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="6" slack="1"/>
<pin id="1152" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_5/9 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="zext_ln1072_7_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="87" slack="1"/>
<pin id="1155" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_7/9 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="r_V_26_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="87" slack="0"/>
<pin id="1158" dir="0" index="1" bw="6" slack="0"/>
<pin id="1159" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/9 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="eZ_3_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="110" slack="0"/>
<pin id="1164" dir="0" index="1" bw="23" slack="0"/>
<pin id="1165" dir="0" index="2" bw="87" slack="2"/>
<pin id="1166" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/10 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="lhs_8_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="125" slack="0"/>
<pin id="1171" dir="0" index="1" bw="81" slack="2"/>
<pin id="1172" dir="0" index="2" bw="1" slack="0"/>
<pin id="1173" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/10 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="zext_ln1146_4_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="125" slack="0"/>
<pin id="1178" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/10 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="zext_ln657_3_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="110" slack="0"/>
<pin id="1182" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/10 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="ret_V_28_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="125" slack="0"/>
<pin id="1186" dir="0" index="1" bw="110" slack="0"/>
<pin id="1187" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/10 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="rhs_12_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="109" slack="0"/>
<pin id="1192" dir="0" index="1" bw="93" slack="1"/>
<pin id="1193" dir="0" index="2" bw="1" slack="0"/>
<pin id="1194" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/10 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln1147_4_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="109" slack="0"/>
<pin id="1199" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_4/10 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="ret_V_10_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="126" slack="0"/>
<pin id="1203" dir="0" index="1" bw="109" slack="0"/>
<pin id="1204" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/10 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_6_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="82" slack="0"/>
<pin id="1209" dir="0" index="1" bw="126" slack="0"/>
<pin id="1210" dir="0" index="2" bw="7" slack="0"/>
<pin id="1211" dir="0" index="3" bw="8" slack="0"/>
<pin id="1212" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_10_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="76" slack="0"/>
<pin id="1219" dir="0" index="1" bw="126" slack="0"/>
<pin id="1220" dir="0" index="2" bw="7" slack="0"/>
<pin id="1221" dir="0" index="3" bw="8" slack="0"/>
<pin id="1222" dir="1" index="4" bw="76" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_11_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="6" slack="0"/>
<pin id="1229" dir="0" index="1" bw="126" slack="0"/>
<pin id="1230" dir="0" index="2" bw="8" slack="0"/>
<pin id="1231" dir="0" index="3" bw="8" slack="0"/>
<pin id="1232" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="zext_ln1070_6_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="6" slack="1"/>
<pin id="1239" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_6/11 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln1072_8_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="82" slack="1"/>
<pin id="1242" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_8/11 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="r_V_27_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="82" slack="0"/>
<pin id="1245" dir="0" index="1" bw="6" slack="0"/>
<pin id="1246" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/11 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="eZ_4_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="110" slack="0"/>
<pin id="1251" dir="0" index="1" bw="28" slack="0"/>
<pin id="1252" dir="0" index="2" bw="82" slack="2"/>
<pin id="1253" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/12 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="lhs_10_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="130" slack="0"/>
<pin id="1258" dir="0" index="1" bw="76" slack="2"/>
<pin id="1259" dir="0" index="2" bw="1" slack="0"/>
<pin id="1260" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/12 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln1146_5_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="130" slack="0"/>
<pin id="1265" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_5/12 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="zext_ln657_4_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="110" slack="0"/>
<pin id="1269" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/12 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="ret_V_29_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="130" slack="0"/>
<pin id="1273" dir="0" index="1" bw="110" slack="0"/>
<pin id="1274" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/12 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="rhs_15_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="109" slack="0"/>
<pin id="1279" dir="0" index="1" bw="88" slack="1"/>
<pin id="1280" dir="0" index="2" bw="1" slack="0"/>
<pin id="1281" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/12 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="zext_ln1147_5_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="109" slack="0"/>
<pin id="1286" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_5/12 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="ret_V_12_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="131" slack="0"/>
<pin id="1290" dir="0" index="1" bw="109" slack="0"/>
<pin id="1291" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/12 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_12_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="77" slack="0"/>
<pin id="1296" dir="0" index="1" bw="131" slack="0"/>
<pin id="1297" dir="0" index="2" bw="7" slack="0"/>
<pin id="1298" dir="0" index="3" bw="9" slack="0"/>
<pin id="1299" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_13_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="71" slack="0"/>
<pin id="1306" dir="0" index="1" bw="131" slack="0"/>
<pin id="1307" dir="0" index="2" bw="7" slack="0"/>
<pin id="1308" dir="0" index="3" bw="8" slack="0"/>
<pin id="1309" dir="1" index="4" bw="71" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="tmp_14_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="6" slack="0"/>
<pin id="1316" dir="0" index="1" bw="131" slack="0"/>
<pin id="1317" dir="0" index="2" bw="8" slack="0"/>
<pin id="1318" dir="0" index="3" bw="9" slack="0"/>
<pin id="1319" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="zext_ln488_1_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="4" slack="11"/>
<pin id="1326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_1/13 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln488_6_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="6" slack="10"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_6/13 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln488_7_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="6" slack="9"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_7/13 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="zext_ln488_8_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="6" slack="7"/>
<pin id="1338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_8/13 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="zext_ln488_9_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="6" slack="5"/>
<pin id="1342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_9/13 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="zext_ln488_10_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="6" slack="3"/>
<pin id="1346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_10/13 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln1070_7_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="6" slack="1"/>
<pin id="1350" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_7/13 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="zext_ln1072_9_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="77" slack="1"/>
<pin id="1353" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_9/13 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="r_V_28_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="77" slack="0"/>
<pin id="1356" dir="0" index="1" bw="6" slack="0"/>
<pin id="1357" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/13 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln488_11_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="6" slack="1"/>
<pin id="1362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_11/13 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="sext_ln657_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="12" slack="13"/>
<pin id="1366" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/14 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="Elog2_V_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="12" slack="0"/>
<pin id="1369" dir="0" index="1" bw="80" slack="0"/>
<pin id="1370" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/14 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="zext_ln223_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="105" slack="0"/>
<pin id="1375" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/14 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="zext_ln223_1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="102" slack="0"/>
<pin id="1379" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/14 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="zext_ln223_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="97" slack="0"/>
<pin id="1383" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/14 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="zext_ln223_3_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="92" slack="0"/>
<pin id="1387" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/14 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="zext_ln223_4_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="87" slack="0"/>
<pin id="1391" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/14 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="zext_ln223_5_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="82" slack="0"/>
<pin id="1395" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/14 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="eZ_5_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="110" slack="0"/>
<pin id="1399" dir="0" index="1" bw="33" slack="0"/>
<pin id="1400" dir="0" index="2" bw="77" slack="2"/>
<pin id="1401" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/14 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="lhs_12_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="135" slack="0"/>
<pin id="1406" dir="0" index="1" bw="71" slack="2"/>
<pin id="1407" dir="0" index="2" bw="1" slack="0"/>
<pin id="1408" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/14 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="zext_ln1146_6_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="135" slack="0"/>
<pin id="1413" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_6/14 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="zext_ln657_5_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="110" slack="0"/>
<pin id="1417" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/14 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="ret_V_30_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="135" slack="0"/>
<pin id="1421" dir="0" index="1" bw="110" slack="0"/>
<pin id="1422" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/14 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="rhs_18_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="109" slack="0"/>
<pin id="1427" dir="0" index="1" bw="83" slack="1"/>
<pin id="1428" dir="0" index="2" bw="1" slack="0"/>
<pin id="1429" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/14 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="zext_ln1147_6_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="109" slack="0"/>
<pin id="1434" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_6/14 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="ret_V_14_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="136" slack="0"/>
<pin id="1438" dir="0" index="1" bw="109" slack="0"/>
<pin id="1439" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/14 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln223_6_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="77" slack="0"/>
<pin id="1444" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/14 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="add_ln657_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="105" slack="0"/>
<pin id="1448" dir="0" index="1" bw="109" slack="0"/>
<pin id="1449" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/14 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="add_ln657_1_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="102" slack="0"/>
<pin id="1454" dir="0" index="1" bw="97" slack="0"/>
<pin id="1455" dir="1" index="2" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/14 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="zext_ln657_6_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="103" slack="0"/>
<pin id="1460" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_6/14 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln657_2_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="103" slack="0"/>
<pin id="1464" dir="0" index="1" bw="109" slack="0"/>
<pin id="1465" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/14 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="add_ln657_3_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="92" slack="0"/>
<pin id="1470" dir="0" index="1" bw="87" slack="0"/>
<pin id="1471" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_3/14 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="add_ln657_4_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="82" slack="0"/>
<pin id="1476" dir="0" index="1" bw="77" slack="0"/>
<pin id="1477" dir="1" index="2" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_4/14 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="zext_ln657_7_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="83" slack="0"/>
<pin id="1482" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_7/14 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="add_ln657_5_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="83" slack="0"/>
<pin id="1486" dir="0" index="1" bw="93" slack="0"/>
<pin id="1487" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_5/14 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="zext_ln657_8_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="93" slack="0"/>
<pin id="1492" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_8/14 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="log_sum_V_1_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="93" slack="0"/>
<pin id="1496" dir="0" index="1" bw="109" slack="0"/>
<pin id="1497" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/14 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_15_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="72" slack="0"/>
<pin id="1502" dir="0" index="1" bw="136" slack="0"/>
<pin id="1503" dir="0" index="2" bw="8" slack="0"/>
<pin id="1504" dir="0" index="3" bw="9" slack="0"/>
<pin id="1505" dir="1" index="4" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_16_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="40" slack="0"/>
<pin id="1512" dir="0" index="1" bw="136" slack="0"/>
<pin id="1513" dir="0" index="2" bw="8" slack="0"/>
<pin id="1514" dir="0" index="3" bw="9" slack="0"/>
<pin id="1515" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="zext_ln1069_2_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="40" slack="0"/>
<pin id="1522" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_2/14 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="r_V_29_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="40" slack="0"/>
<pin id="1526" dir="0" index="1" bw="40" slack="0"/>
<pin id="1527" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/14 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="rhs_s_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="79" slack="0"/>
<pin id="1532" dir="0" index="1" bw="80" slack="0"/>
<pin id="1533" dir="0" index="2" bw="1" slack="0"/>
<pin id="1534" dir="0" index="3" bw="8" slack="0"/>
<pin id="1535" dir="1" index="4" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/14 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="lhs_V_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="117" slack="0"/>
<pin id="1542" dir="0" index="1" bw="72" slack="0"/>
<pin id="1543" dir="0" index="2" bw="1" slack="0"/>
<pin id="1544" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/14 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="zext_ln1147_7_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="117" slack="0"/>
<pin id="1550" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_7/14 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="zext_ln1147_8_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="79" slack="0"/>
<pin id="1554" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_8/14 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="ret_V_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="117" slack="0"/>
<pin id="1558" dir="0" index="1" bw="79" slack="0"/>
<pin id="1559" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/14 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="trunc_ln1_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="73" slack="0"/>
<pin id="1564" dir="0" index="1" bw="118" slack="0"/>
<pin id="1565" dir="0" index="2" bw="7" slack="0"/>
<pin id="1566" dir="0" index="3" bw="8" slack="0"/>
<pin id="1567" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="lhs_V_2_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="120" slack="0"/>
<pin id="1574" dir="0" index="1" bw="90" slack="1"/>
<pin id="1575" dir="0" index="2" bw="1" slack="0"/>
<pin id="1576" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/15 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="sext_ln1146_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="109" slack="1"/>
<pin id="1581" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/15 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="ret_V_15_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="120" slack="0"/>
<pin id="1584" dir="0" index="1" bw="109" slack="0"/>
<pin id="1585" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/15 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="sext_ln1146_1_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="73" slack="1"/>
<pin id="1590" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_1/15 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="ret_V_16_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="120" slack="0"/>
<pin id="1593" dir="0" index="1" bw="73" slack="0"/>
<pin id="1594" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/15 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="m_fix_hi_V_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="0"/>
<pin id="1599" dir="0" index="1" bw="120" slack="0"/>
<pin id="1600" dir="0" index="2" bw="8" slack="0"/>
<pin id="1601" dir="0" index="3" bw="8" slack="0"/>
<pin id="1602" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/15 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="p_Result_14_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="0"/>
<pin id="1609" dir="0" index="1" bw="120" slack="0"/>
<pin id="1610" dir="0" index="2" bw="8" slack="0"/>
<pin id="1611" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/15 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="sext_ln1070_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="0"/>
<pin id="1617" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/15 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="trunc_ln2_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="59" slack="0"/>
<pin id="1621" dir="0" index="1" bw="120" slack="0"/>
<pin id="1622" dir="0" index="2" bw="7" slack="0"/>
<pin id="1623" dir="0" index="3" bw="8" slack="0"/>
<pin id="1624" dir="1" index="4" bw="59" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/15 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="rhs_19_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="19" slack="0"/>
<pin id="1631" dir="0" index="1" bw="1" slack="2"/>
<pin id="1632" dir="0" index="2" bw="18" slack="0"/>
<pin id="1633" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/17 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="sext_ln1146_2_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="19" slack="0"/>
<pin id="1638" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_2/17 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="ret_V_25_cast_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="13" slack="0"/>
<pin id="1642" dir="0" index="1" bw="31" slack="0"/>
<pin id="1643" dir="0" index="2" bw="6" slack="0"/>
<pin id="1644" dir="0" index="3" bw="6" slack="0"/>
<pin id="1645" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_25_cast/18 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="p_Result_5_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="1" slack="0"/>
<pin id="1651" dir="0" index="1" bw="31" slack="0"/>
<pin id="1652" dir="0" index="2" bw="6" slack="0"/>
<pin id="1653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/18 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="trunc_ln805_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="31" slack="0"/>
<pin id="1658" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/18 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="icmp_ln805_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="18" slack="0"/>
<pin id="1661" dir="0" index="1" bw="18" slack="0"/>
<pin id="1662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/18 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="ret_V_18_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="13" slack="0"/>
<pin id="1667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1668" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/18 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="select_ln804_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="13" slack="0"/>
<pin id="1674" dir="0" index="2" bw="13" slack="0"/>
<pin id="1675" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/18 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="ret_V_32_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="13" slack="0"/>
<pin id="1682" dir="0" index="2" bw="13" slack="0"/>
<pin id="1683" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_32/18 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="sext_ln1069_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="13" slack="1"/>
<pin id="1689" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/19 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="r_V_15_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="13" slack="0"/>
<pin id="1692" dir="0" index="1" bw="71" slack="0"/>
<pin id="1693" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/19 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="trunc_ln657_1_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="59" slack="0"/>
<pin id="1698" dir="0" index="1" bw="71" slack="0"/>
<pin id="1699" dir="0" index="2" bw="5" slack="0"/>
<pin id="1700" dir="0" index="3" bw="8" slack="0"/>
<pin id="1701" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_1/19 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="m_diff_V_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="59" slack="5"/>
<pin id="1708" dir="0" index="1" bw="59" slack="1"/>
<pin id="1709" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/20 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="m_diff_hi_V_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="0"/>
<pin id="1712" dir="0" index="1" bw="59" slack="0"/>
<pin id="1713" dir="0" index="2" bw="7" slack="0"/>
<pin id="1714" dir="0" index="3" bw="7" slack="0"/>
<pin id="1715" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/20 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="Z2_V_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="0"/>
<pin id="1722" dir="0" index="1" bw="59" slack="0"/>
<pin id="1723" dir="0" index="2" bw="7" slack="0"/>
<pin id="1724" dir="0" index="3" bw="7" slack="0"/>
<pin id="1725" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/20 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="Z3_V_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="8" slack="0"/>
<pin id="1732" dir="0" index="1" bw="59" slack="0"/>
<pin id="1733" dir="0" index="2" bw="7" slack="0"/>
<pin id="1734" dir="0" index="3" bw="7" slack="0"/>
<pin id="1735" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/20 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="Z4_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="59" slack="0"/>
<pin id="1742" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/20 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="Z4_ind_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="0"/>
<pin id="1746" dir="0" index="1" bw="59" slack="0"/>
<pin id="1747" dir="0" index="2" bw="6" slack="0"/>
<pin id="1748" dir="0" index="3" bw="7" slack="0"/>
<pin id="1749" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/20 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="zext_ln488_3_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="0"/>
<pin id="1756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_3/20 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="zext_ln488_4_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="8" slack="0"/>
<pin id="1761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_4/20 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="r_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="10" slack="0"/>
<pin id="1766" dir="0" index="1" bw="26" slack="0"/>
<pin id="1767" dir="0" index="2" bw="6" slack="0"/>
<pin id="1768" dir="0" index="3" bw="6" slack="0"/>
<pin id="1769" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/21 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="zext_ln657_9_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="35" slack="1"/>
<pin id="1776" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_9/21 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="zext_ln657_10_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="10" slack="0"/>
<pin id="1779" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_10/21 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="ret_V_33_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="35" slack="0"/>
<pin id="1783" dir="0" index="1" bw="10" slack="0"/>
<pin id="1784" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/21 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="ret_V_34_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="43" slack="0"/>
<pin id="1789" dir="0" index="1" bw="8" slack="1"/>
<pin id="1790" dir="0" index="2" bw="1" slack="0"/>
<pin id="1791" dir="0" index="3" bw="26" slack="0"/>
<pin id="1792" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_34/21 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="zext_ln1069_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="43" slack="0"/>
<pin id="1798" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/21 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="zext_ln1072_3_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="36" slack="0"/>
<pin id="1802" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/21 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="r_V_17_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="43" slack="0"/>
<pin id="1806" dir="0" index="1" bw="36" slack="0"/>
<pin id="1807" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/21 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="trunc_ln657_s_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="20" slack="0"/>
<pin id="1812" dir="0" index="1" bw="79" slack="0"/>
<pin id="1813" dir="0" index="2" bw="7" slack="0"/>
<pin id="1814" dir="0" index="3" bw="8" slack="0"/>
<pin id="1815" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_s/21 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="zext_ln488_5_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="1"/>
<pin id="1822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_5/21 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="zext_ln488_2_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="8" slack="2"/>
<pin id="1826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_2/22 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="zext_ln1146_7_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="43" slack="1"/>
<pin id="1830" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_7/22 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="zext_ln657_11_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="20" slack="1"/>
<pin id="1833" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_11/22 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="add_ln657_7_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="36" slack="1"/>
<pin id="1836" dir="0" index="1" bw="20" slack="0"/>
<pin id="1837" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_7/22 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="zext_ln657_12_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="36" slack="0"/>
<pin id="1841" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_12/22 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="exp_Z2P_m_1_V_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="36" slack="0"/>
<pin id="1845" dir="0" index="1" bw="43" slack="0"/>
<pin id="1846" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/22 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="tmp_17_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="40" slack="0"/>
<pin id="1851" dir="0" index="1" bw="42" slack="0"/>
<pin id="1852" dir="0" index="2" bw="3" slack="0"/>
<pin id="1853" dir="0" index="3" bw="7" slack="0"/>
<pin id="1854" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/22 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="exp_Z2_m_1_V_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="49" slack="0"/>
<pin id="1861" dir="0" index="1" bw="8" slack="2"/>
<pin id="1862" dir="0" index="2" bw="1" slack="0"/>
<pin id="1863" dir="0" index="3" bw="40" slack="0"/>
<pin id="1864" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/22 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="zext_ln1069_1_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="49" slack="0"/>
<pin id="1870" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_1/22 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="zext_ln1072_4_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="44" slack="0"/>
<pin id="1874" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_4/22 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="r_V_19_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="49" slack="0"/>
<pin id="1878" dir="0" index="1" bw="44" slack="0"/>
<pin id="1879" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/22 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="trunc_ln657_2_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="36" slack="0"/>
<pin id="1884" dir="0" index="1" bw="93" slack="0"/>
<pin id="1885" dir="0" index="2" bw="7" slack="0"/>
<pin id="1886" dir="0" index="3" bw="8" slack="0"/>
<pin id="1887" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_2/22 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="lhs_V_4_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="51" slack="0"/>
<pin id="1894" dir="0" index="1" bw="8" slack="3"/>
<pin id="1895" dir="0" index="2" bw="1" slack="0"/>
<pin id="1896" dir="0" index="3" bw="40" slack="1"/>
<pin id="1897" dir="0" index="4" bw="1" slack="0"/>
<pin id="1898" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/23 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="zext_ln1146_8_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="51" slack="0"/>
<pin id="1904" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_8/23 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="zext_ln657_13_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="36" slack="1"/>
<pin id="1908" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_13/23 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="add_ln657_9_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="44" slack="1"/>
<pin id="1911" dir="0" index="1" bw="36" slack="0"/>
<pin id="1912" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_9/23 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="zext_ln657_14_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="44" slack="0"/>
<pin id="1916" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_14/23 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="exp_Z1P_m_1_l_V_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="44" slack="0"/>
<pin id="1920" dir="0" index="1" bw="51" slack="0"/>
<pin id="1921" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/23 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="exp_Z1P_m_1_V_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="50" slack="0"/>
<pin id="1926" dir="0" index="1" bw="52" slack="0"/>
<pin id="1927" dir="0" index="2" bw="3" slack="0"/>
<pin id="1928" dir="0" index="3" bw="7" slack="0"/>
<pin id="1929" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/23 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="exp_Z1_hi_V_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="50" slack="0"/>
<pin id="1936" dir="0" index="1" bw="58" slack="0"/>
<pin id="1937" dir="0" index="2" bw="5" slack="0"/>
<pin id="1938" dir="0" index="3" bw="7" slack="0"/>
<pin id="1939" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/23 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="zext_ln1070_3_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="50" slack="0"/>
<pin id="1946" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_3/23 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="zext_ln1072_5_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="50" slack="0"/>
<pin id="1950" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_5/23 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="r_V_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="50" slack="0"/>
<pin id="1954" dir="0" index="1" bw="50" slack="0"/>
<pin id="1955" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/23 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="xor_ln828_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="1" slack="23"/>
<pin id="1960" dir="0" index="1" bw="1" slack="0"/>
<pin id="1961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln828/24 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="x_is_NaN_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="23"/>
<pin id="1965" dir="0" index="1" bw="1" slack="0"/>
<pin id="1966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/24 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="or_ln407_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="1" slack="23"/>
<pin id="1970" dir="0" index="1" bw="1" slack="0"/>
<pin id="1971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/24 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="select_ln407_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="1" slack="23"/>
<pin id="1975" dir="0" index="1" bw="64" slack="0"/>
<pin id="1976" dir="0" index="2" bw="64" slack="0"/>
<pin id="1977" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/24 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="or_ln407_1_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="1" slack="23"/>
<pin id="1982" dir="0" index="1" bw="1" slack="0"/>
<pin id="1983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/24 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="select_ln407_1_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="0"/>
<pin id="1987" dir="0" index="1" bw="64" slack="0"/>
<pin id="1988" dir="0" index="2" bw="64" slack="0"/>
<pin id="1989" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/24 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="or_ln407_2_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="23"/>
<pin id="1995" dir="0" index="1" bw="1" slack="23"/>
<pin id="1996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/24 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="select_ln407_2_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="1" slack="0"/>
<pin id="1999" dir="0" index="1" bw="64" slack="0"/>
<pin id="2000" dir="0" index="2" bw="64" slack="0"/>
<pin id="2001" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/24 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="select_ln407_3_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="1" slack="0"/>
<pin id="2007" dir="0" index="1" bw="64" slack="0"/>
<pin id="2008" dir="0" index="2" bw="64" slack="0"/>
<pin id="2009" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/24 "/>
</bind>
</comp>

<comp id="2013" class="1004" name="ret_V_35_fu_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="58" slack="1"/>
<pin id="2015" dir="0" index="1" bw="6" slack="0"/>
<pin id="2016" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/24 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="lhs_V_7_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="107" slack="0"/>
<pin id="2020" dir="0" index="1" bw="58" slack="0"/>
<pin id="2021" dir="0" index="2" bw="1" slack="0"/>
<pin id="2022" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/24 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="zext_ln1146_9_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="100" slack="1"/>
<pin id="2028" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_9/24 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="zext_ln1146_10_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="100" slack="1"/>
<pin id="2031" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_10/24 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="trunc_ln1146_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="58" slack="0"/>
<pin id="2034" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/24 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="trunc_ln3_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="106" slack="0"/>
<pin id="2038" dir="0" index="1" bw="57" slack="0"/>
<pin id="2039" dir="0" index="2" bw="1" slack="0"/>
<pin id="2040" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/24 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="zext_ln1146_11_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="100" slack="1"/>
<pin id="2046" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_11/24 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="trunc_ln1146_2_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="58" slack="0"/>
<pin id="2049" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/24 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="trunc_ln1146_1_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="105" slack="0"/>
<pin id="2053" dir="0" index="1" bw="56" slack="0"/>
<pin id="2054" dir="0" index="2" bw="1" slack="0"/>
<pin id="2055" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/24 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="ret_V_23_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="107" slack="0"/>
<pin id="2061" dir="0" index="1" bw="100" slack="0"/>
<pin id="2062" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/24 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="add_ln1146_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="105" slack="0"/>
<pin id="2067" dir="0" index="1" bw="100" slack="0"/>
<pin id="2068" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/24 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="add_ln1146_2_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="106" slack="0"/>
<pin id="2073" dir="0" index="1" bw="100" slack="0"/>
<pin id="2074" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/24 "/>
</bind>
</comp>

<comp id="2077" class="1004" name="tmp_19_fu_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="1" slack="0"/>
<pin id="2079" dir="0" index="1" bw="107" slack="0"/>
<pin id="2080" dir="0" index="2" bw="8" slack="0"/>
<pin id="2081" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/24 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="r_exp_V_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="13" slack="6"/>
<pin id="2087" dir="0" index="1" bw="1" slack="0"/>
<pin id="2088" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/24 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="r_exp_V_2_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="1" slack="0"/>
<pin id="2092" dir="0" index="1" bw="13" slack="6"/>
<pin id="2093" dir="0" index="2" bw="13" slack="0"/>
<pin id="2094" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/24 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="tmp_20_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="3" slack="0"/>
<pin id="2099" dir="0" index="1" bw="13" slack="0"/>
<pin id="2100" dir="0" index="2" bw="5" slack="0"/>
<pin id="2101" dir="0" index="3" bw="5" slack="0"/>
<pin id="2102" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/24 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="icmp_ln840_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="3" slack="0"/>
<pin id="2109" dir="0" index="1" bw="3" slack="0"/>
<pin id="2110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/24 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="tmp_21_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="1" slack="0"/>
<pin id="2115" dir="0" index="1" bw="120" slack="9"/>
<pin id="2116" dir="0" index="2" bw="8" slack="0"/>
<pin id="2117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/24 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="select_ln658_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="1" slack="0"/>
<pin id="2122" dir="0" index="1" bw="64" slack="0"/>
<pin id="2123" dir="0" index="2" bw="64" slack="0"/>
<pin id="2124" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/24 "/>
</bind>
</comp>

<comp id="2128" class="1004" name="icmp_ln844_fu_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="13" slack="0"/>
<pin id="2130" dir="0" index="1" bw="13" slack="0"/>
<pin id="2131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/24 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="tmp_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="52" slack="0"/>
<pin id="2136" dir="0" index="1" bw="106" slack="0"/>
<pin id="2137" dir="0" index="2" bw="7" slack="0"/>
<pin id="2138" dir="0" index="3" bw="8" slack="0"/>
<pin id="2139" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="tmp_2_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="52" slack="0"/>
<pin id="2146" dir="0" index="1" bw="105" slack="0"/>
<pin id="2147" dir="0" index="2" bw="7" slack="0"/>
<pin id="2148" dir="0" index="3" bw="8" slack="0"/>
<pin id="2149" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/24 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="tmp_25_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="1" slack="0"/>
<pin id="2156" dir="0" index="1" bw="52" slack="0"/>
<pin id="2157" dir="0" index="2" bw="52" slack="0"/>
<pin id="2158" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/24 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="trunc_ln167_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="13" slack="0"/>
<pin id="2164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/24 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="out_exp_V_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="11" slack="0"/>
<pin id="2168" dir="0" index="1" bw="11" slack="0"/>
<pin id="2169" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/24 "/>
</bind>
</comp>

<comp id="2172" class="1004" name="p_Result_15_fu_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="64" slack="0"/>
<pin id="2174" dir="0" index="1" bw="1" slack="0"/>
<pin id="2175" dir="0" index="2" bw="11" slack="0"/>
<pin id="2176" dir="0" index="3" bw="52" slack="0"/>
<pin id="2177" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/24 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="bitcast_ln521_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="64" slack="0"/>
<pin id="2184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/24 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="and_ln657_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="1" slack="23"/>
<pin id="2188" dir="0" index="1" bw="1" slack="0"/>
<pin id="2189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/24 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="select_ln657_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="0"/>
<pin id="2193" dir="0" index="1" bw="64" slack="0"/>
<pin id="2194" dir="0" index="2" bw="64" slack="0"/>
<pin id="2195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/24 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="sel_tmp14_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="1" slack="23"/>
<pin id="2201" dir="0" index="1" bw="64" slack="0"/>
<pin id="2202" dir="0" index="2" bw="64" slack="0"/>
<pin id="2203" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/24 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="xor_ln657_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="1" slack="0"/>
<pin id="2208" dir="0" index="1" bw="1" slack="0"/>
<pin id="2209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/24 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="and_ln844_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="1" slack="0"/>
<pin id="2214" dir="0" index="1" bw="1" slack="0"/>
<pin id="2215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln844/24 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="and_ln844_1_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="1" slack="0"/>
<pin id="2220" dir="0" index="1" bw="1" slack="23"/>
<pin id="2221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln844_1/24 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="select_ln844_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="1" slack="0"/>
<pin id="2225" dir="0" index="1" bw="64" slack="0"/>
<pin id="2226" dir="0" index="2" bw="64" slack="0"/>
<pin id="2227" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln844/24 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="select_ln369_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="1" slack="23"/>
<pin id="2233" dir="0" index="1" bw="64" slack="0"/>
<pin id="2234" dir="0" index="2" bw="64" slack="0"/>
<pin id="2235" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln369/24 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="UnifiedRetVal_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="1" slack="23"/>
<pin id="2240" dir="0" index="1" bw="64" slack="0"/>
<pin id="2241" dir="0" index="2" bw="64" slack="0"/>
<pin id="2242" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/24 "/>
</bind>
</comp>

<comp id="2245" class="1007" name="grp_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="16" slack="0"/>
<pin id="2247" dir="0" index="1" bw="31" slack="0"/>
<pin id="2248" dir="0" index="2" bw="19" slack="0"/>
<pin id="2249" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_30/15 ret_V_31/17 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="tmp_24_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="52" slack="1"/>
<pin id="2258" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="icmp_ln824_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="1" slack="23"/>
<pin id="2264" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="2267" class="1005" name="x_is_1_reg_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="1" slack="1"/>
<pin id="2269" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="x_is_p1_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="23"/>
<pin id="2276" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="icmp_ln824_1_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="23"/>
<pin id="2282" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln824_1 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="p_Result_s_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="1" slack="1"/>
<pin id="2288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2291" class="1005" name="b_exp_2_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="12" slack="13"/>
<pin id="2293" dir="1" index="1" bw="12" slack="13"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2296" class="1005" name="zext_ln488_reg_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="64" slack="12"/>
<pin id="2298" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln488 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="6" slack="1"/>
<pin id="2303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2306" class="1005" name="and_ln407_1_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="1" slack="23"/>
<pin id="2308" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="sel_tmp13_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="1" slack="1"/>
<pin id="2314" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="sel_tmp13 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="mul_ln682_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="54" slack="1"/>
<pin id="2320" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln682 "/>
</bind>
</comp>

<comp id="2325" class="1005" name="a_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="4" slack="1"/>
<pin id="2327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2331" class="1005" name="trunc_ln657_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="50" slack="1"/>
<pin id="2333" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="2336" class="1005" name="tmp_9_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="1" slack="1"/>
<pin id="2338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2341" class="1005" name="z2_V_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="73" slack="1"/>
<pin id="2343" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2347" class="1005" name="a_1_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="6" slack="1"/>
<pin id="2349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="2353" class="1005" name="tmp_8_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="67" slack="1"/>
<pin id="2355" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2358" class="1005" name="ret_V_4_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="82" slack="1"/>
<pin id="2360" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="a_2_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="6" slack="1"/>
<pin id="2366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="trunc_ln657_3_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="76" slack="2"/>
<pin id="2372" dir="1" index="1" bw="76" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln657_3 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="r_V_24_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="89" slack="1"/>
<pin id="2377" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="z4_V_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="92" slack="1"/>
<pin id="2382" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2386" class="1005" name="tmp_s_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="86" slack="2"/>
<pin id="2388" dir="1" index="1" bw="86" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2391" class="1005" name="tmp_1_reg_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="6" slack="1"/>
<pin id="2393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="r_V_25_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="98" slack="1"/>
<pin id="2399" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="tmp_3_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="87" slack="1"/>
<pin id="2404" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="tmp_4_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="81" slack="2"/>
<pin id="2410" dir="1" index="1" bw="81" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="tmp_5_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="6" slack="1"/>
<pin id="2415" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="r_V_26_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="93" slack="1"/>
<pin id="2421" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="tmp_6_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="82" slack="1"/>
<pin id="2426" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="tmp_10_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="76" slack="2"/>
<pin id="2432" dir="1" index="1" bw="76" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="tmp_11_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="6" slack="1"/>
<pin id="2437" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="r_V_27_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="88" slack="1"/>
<pin id="2443" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="tmp_12_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="77" slack="1"/>
<pin id="2448" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="tmp_13_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="71" slack="2"/>
<pin id="2454" dir="1" index="1" bw="71" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="tmp_14_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="6" slack="1"/>
<pin id="2459" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2463" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="6" slack="1"/>
<pin id="2465" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2468" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="4" slack="1"/>
<pin id="2470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2473" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="6" slack="1"/>
<pin id="2475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2478" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="6" slack="1"/>
<pin id="2480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2483" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="6" slack="1"/>
<pin id="2485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2488" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="6" slack="1"/>
<pin id="2490" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2493" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="6" slack="1"/>
<pin id="2495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2498" class="1005" name="r_V_28_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="83" slack="1"/>
<pin id="2500" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="6" slack="1"/>
<pin id="2505" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2508" class="1005" name="Elog2_V_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="90" slack="1"/>
<pin id="2510" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2513" class="1005" name="log_sum_V_1_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="109" slack="1"/>
<pin id="2515" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="trunc_ln1_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="73" slack="1"/>
<pin id="2520" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="ret_V_16_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="120" slack="9"/>
<pin id="2525" dir="1" index="1" bw="120" slack="9"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="2528" class="1005" name="p_Result_14_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="1" slack="2"/>
<pin id="2530" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="sext_ln1070_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="31" slack="1"/>
<pin id="2535" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="trunc_ln2_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="59" slack="5"/>
<pin id="2540" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="sext_ln1146_2_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="31" slack="1"/>
<pin id="2545" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146_2 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="ret_V_32_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="13" slack="1"/>
<pin id="2550" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="trunc_ln657_1_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="59" slack="1"/>
<pin id="2557" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_1 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="m_diff_hi_V_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="8" slack="2"/>
<pin id="2562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2565" class="1005" name="Z2_V_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="8" slack="1"/>
<pin id="2567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2572" class="1005" name="Z3_V_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="8" slack="1"/>
<pin id="2574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2577" class="1005" name="Z4_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="35" slack="1"/>
<pin id="2579" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2582" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="8" slack="1"/>
<pin id="2584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2587" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="8" slack="1"/>
<pin id="2589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2592" class="1005" name="ret_V_33_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="36" slack="1"/>
<pin id="2594" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2597" class="1005" name="ret_V_34_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="43" slack="1"/>
<pin id="2599" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="trunc_ln657_s_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="20" slack="1"/>
<pin id="2604" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_s "/>
</bind>
</comp>

<comp id="2607" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="8" slack="1"/>
<pin id="2609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2612" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="8" slack="1"/>
<pin id="2614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2617" class="1005" name="exp_Z2P_m_1_V_reg_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="44" slack="1"/>
<pin id="2619" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2622" class="1005" name="tmp_17_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="40" slack="1"/>
<pin id="2624" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2627" class="1005" name="trunc_ln657_2_reg_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="36" slack="1"/>
<pin id="2629" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657_2 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="exp_Z1_V_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="58" slack="1"/>
<pin id="2634" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2637" class="1005" name="r_V_reg_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="100" slack="1"/>
<pin id="2639" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="394"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="4" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="8" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="22" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="20" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="390" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="589"><net_src comp="564" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="576" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="586" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="568" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="576" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="564" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="564" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="590" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="636" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="594" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="644" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="677"><net_src comp="612" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="576" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="576" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="58" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="673" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="679" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="576" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="630" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="673" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="44" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="721" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="751"><net_src comp="403" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="741" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="66" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="70" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="752" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="72" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="752" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="70" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="74" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="76" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="78" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="80" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="82" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="802"><net_src comp="84" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="80" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="808"><net_src comp="787" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="796" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="86" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="88" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="826"><net_src comp="816" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="809" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="839"><net_src comp="780" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="827" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="90" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="92" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="94" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="96" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="850" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="98" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="94" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="882"><net_src comp="100" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="850" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="92" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="102" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="894"><net_src comp="104" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="902"><net_src comp="106" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="108" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="897" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="889" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="908" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="918" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="935"><net_src comp="110" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="924" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="62" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="930" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="912" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="954"><net_src comp="112" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="114" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="957"><net_src comp="116" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="961"><net_src comp="942" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="118" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="62" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="975"><net_src comp="962" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="972" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="969" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="988"><net_src comp="120" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="122" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="62" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="996"><net_src comp="124" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="88" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1001"><net_src comp="991" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="982" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="998" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1017"><net_src comp="126" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="128" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1022"><net_src comp="1012" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1006" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1035"><net_src comp="130" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1037"><net_src comp="132" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1038"><net_src comp="134" pin="0"/><net_sink comp="1029" pin=3"/></net>

<net id="1045"><net_src comp="136" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1023" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="132" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="138" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1055"><net_src comp="140" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="1023" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="142" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1058"><net_src comp="134" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1079"><net_src comp="144" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="146" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1087"><net_src comp="148" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="150" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1092"><net_src comp="1082" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1074" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1089" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1108"><net_src comp="152" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="58" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1113"><net_src comp="1103" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1097" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1126"><net_src comp="154" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1128"><net_src comp="156" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1129"><net_src comp="158" pin="0"/><net_sink comp="1120" pin=3"/></net>

<net id="1136"><net_src comp="160" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1114" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="156" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="162" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1146"><net_src comp="164" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="1114" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1148"><net_src comp="166" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1149"><net_src comp="158" pin="0"/><net_sink comp="1140" pin=3"/></net>

<net id="1160"><net_src comp="1153" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1150" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1167"><net_src comp="168" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="170" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1174"><net_src comp="172" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="174" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1179"><net_src comp="1169" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="1162" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1188"><net_src comp="1176" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1180" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1195"><net_src comp="176" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="82" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1200"><net_src comp="1190" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="1184" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1197" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1213"><net_src comp="178" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1215"><net_src comp="180" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1216"><net_src comp="182" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1223"><net_src comp="184" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1201" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="180" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="186" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1233"><net_src comp="188" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1201" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="158" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1236"><net_src comp="182" pin="0"/><net_sink comp="1227" pin=3"/></net>

<net id="1247"><net_src comp="1240" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="190" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="192" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1261"><net_src comp="194" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="196" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1266"><net_src comp="1256" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1270"><net_src comp="1249" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1275"><net_src comp="1263" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1282"><net_src comp="198" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="200" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1287"><net_src comp="1277" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1292"><net_src comp="1271" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1284" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1300"><net_src comp="202" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1288" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1302"><net_src comp="204" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="206" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1310"><net_src comp="208" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1288" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1312"><net_src comp="204" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1313"><net_src comp="210" pin="0"/><net_sink comp="1304" pin=3"/></net>

<net id="1320"><net_src comp="212" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1288" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1322"><net_src comp="182" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1323"><net_src comp="206" pin="0"/><net_sink comp="1314" pin=3"/></net>

<net id="1327"><net_src comp="1324" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1335"><net_src comp="1332" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1339"><net_src comp="1336" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1343"><net_src comp="1340" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1347"><net_src comp="1344" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1358"><net_src comp="1351" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="1348" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1363"><net_src comp="1360" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1371"><net_src comp="1364" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="214" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1376"><net_src comp="429" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="442" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1384"><net_src comp="455" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="468" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="481" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="494" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1402"><net_src comp="216" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="218" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1409"><net_src comp="220" pin="0"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="56" pin="0"/><net_sink comp="1404" pin=2"/></net>

<net id="1414"><net_src comp="1404" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="1397" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1423"><net_src comp="1411" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1415" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1430"><net_src comp="222" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="224" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1435"><net_src comp="1425" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="1419" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1445"><net_src comp="507" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1450"><net_src comp="1373" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="416" pin="3"/><net_sink comp="1446" pin=1"/></net>

<net id="1456"><net_src comp="1377" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1457"><net_src comp="1381" pin="1"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="1452" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1466"><net_src comp="1458" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="1446" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1472"><net_src comp="1385" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1389" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1478"><net_src comp="1393" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1442" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1483"><net_src comp="1474" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1488"><net_src comp="1480" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1468" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1493"><net_src comp="1484" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1498"><net_src comp="1490" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="1462" pin="2"/><net_sink comp="1494" pin=1"/></net>

<net id="1506"><net_src comp="226" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="1436" pin="2"/><net_sink comp="1500" pin=1"/></net>

<net id="1508"><net_src comp="228" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1509"><net_src comp="230" pin="0"/><net_sink comp="1500" pin=3"/></net>

<net id="1516"><net_src comp="232" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="1436" pin="2"/><net_sink comp="1510" pin=1"/></net>

<net id="1518"><net_src comp="142" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1519"><net_src comp="230" pin="0"/><net_sink comp="1510" pin=3"/></net>

<net id="1523"><net_src comp="1510" pin="4"/><net_sink comp="1520" pin=0"/></net>

<net id="1528"><net_src comp="1520" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="1520" pin="1"/><net_sink comp="1524" pin=1"/></net>

<net id="1536"><net_src comp="234" pin="0"/><net_sink comp="1530" pin=0"/></net>

<net id="1537"><net_src comp="1524" pin="2"/><net_sink comp="1530" pin=1"/></net>

<net id="1538"><net_src comp="236" pin="0"/><net_sink comp="1530" pin=2"/></net>

<net id="1539"><net_src comp="238" pin="0"/><net_sink comp="1530" pin=3"/></net>

<net id="1545"><net_src comp="240" pin="0"/><net_sink comp="1540" pin=0"/></net>

<net id="1546"><net_src comp="1500" pin="4"/><net_sink comp="1540" pin=1"/></net>

<net id="1547"><net_src comp="242" pin="0"/><net_sink comp="1540" pin=2"/></net>

<net id="1551"><net_src comp="1540" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="1530" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1560"><net_src comp="1548" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1552" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1568"><net_src comp="244" pin="0"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1556" pin="2"/><net_sink comp="1562" pin=1"/></net>

<net id="1570"><net_src comp="246" pin="0"/><net_sink comp="1562" pin=2"/></net>

<net id="1571"><net_src comp="248" pin="0"/><net_sink comp="1562" pin=3"/></net>

<net id="1577"><net_src comp="250" pin="0"/><net_sink comp="1572" pin=0"/></net>

<net id="1578"><net_src comp="252" pin="0"/><net_sink comp="1572" pin=2"/></net>

<net id="1586"><net_src comp="1572" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1587"><net_src comp="1579" pin="1"/><net_sink comp="1582" pin=1"/></net>

<net id="1595"><net_src comp="1582" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1588" pin="1"/><net_sink comp="1591" pin=1"/></net>

<net id="1603"><net_src comp="254" pin="0"/><net_sink comp="1597" pin=0"/></net>

<net id="1604"><net_src comp="1591" pin="2"/><net_sink comp="1597" pin=1"/></net>

<net id="1605"><net_src comp="256" pin="0"/><net_sink comp="1597" pin=2"/></net>

<net id="1606"><net_src comp="186" pin="0"/><net_sink comp="1597" pin=3"/></net>

<net id="1612"><net_src comp="258" pin="0"/><net_sink comp="1607" pin=0"/></net>

<net id="1613"><net_src comp="1591" pin="2"/><net_sink comp="1607" pin=1"/></net>

<net id="1614"><net_src comp="186" pin="0"/><net_sink comp="1607" pin=2"/></net>

<net id="1618"><net_src comp="1597" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1625"><net_src comp="262" pin="0"/><net_sink comp="1619" pin=0"/></net>

<net id="1626"><net_src comp="1591" pin="2"/><net_sink comp="1619" pin=1"/></net>

<net id="1627"><net_src comp="264" pin="0"/><net_sink comp="1619" pin=2"/></net>

<net id="1628"><net_src comp="266" pin="0"/><net_sink comp="1619" pin=3"/></net>

<net id="1634"><net_src comp="268" pin="0"/><net_sink comp="1629" pin=0"/></net>

<net id="1635"><net_src comp="270" pin="0"/><net_sink comp="1629" pin=2"/></net>

<net id="1639"><net_src comp="1629" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1646"><net_src comp="272" pin="0"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="274" pin="0"/><net_sink comp="1640" pin=2"/></net>

<net id="1648"><net_src comp="276" pin="0"/><net_sink comp="1640" pin=3"/></net>

<net id="1654"><net_src comp="278" pin="0"/><net_sink comp="1649" pin=0"/></net>

<net id="1655"><net_src comp="276" pin="0"/><net_sink comp="1649" pin=2"/></net>

<net id="1663"><net_src comp="1656" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1664"><net_src comp="280" pin="0"/><net_sink comp="1659" pin=1"/></net>

<net id="1669"><net_src comp="1640" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="282" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1676"><net_src comp="1659" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1677"><net_src comp="1640" pin="4"/><net_sink comp="1671" pin=1"/></net>

<net id="1678"><net_src comp="1665" pin="2"/><net_sink comp="1671" pin=2"/></net>

<net id="1684"><net_src comp="1649" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1685"><net_src comp="1671" pin="3"/><net_sink comp="1679" pin=1"/></net>

<net id="1686"><net_src comp="1640" pin="4"/><net_sink comp="1679" pin=2"/></net>

<net id="1694"><net_src comp="1687" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1695"><net_src comp="284" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1702"><net_src comp="286" pin="0"/><net_sink comp="1696" pin=0"/></net>

<net id="1703"><net_src comp="1690" pin="2"/><net_sink comp="1696" pin=1"/></net>

<net id="1704"><net_src comp="288" pin="0"/><net_sink comp="1696" pin=2"/></net>

<net id="1705"><net_src comp="98" pin="0"/><net_sink comp="1696" pin=3"/></net>

<net id="1716"><net_src comp="290" pin="0"/><net_sink comp="1710" pin=0"/></net>

<net id="1717"><net_src comp="1706" pin="2"/><net_sink comp="1710" pin=1"/></net>

<net id="1718"><net_src comp="48" pin="0"/><net_sink comp="1710" pin=2"/></net>

<net id="1719"><net_src comp="292" pin="0"/><net_sink comp="1710" pin=3"/></net>

<net id="1726"><net_src comp="290" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1727"><net_src comp="1706" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1728"><net_src comp="294" pin="0"/><net_sink comp="1720" pin=2"/></net>

<net id="1729"><net_src comp="68" pin="0"/><net_sink comp="1720" pin=3"/></net>

<net id="1736"><net_src comp="290" pin="0"/><net_sink comp="1730" pin=0"/></net>

<net id="1737"><net_src comp="1706" pin="2"/><net_sink comp="1730" pin=1"/></net>

<net id="1738"><net_src comp="296" pin="0"/><net_sink comp="1730" pin=2"/></net>

<net id="1739"><net_src comp="298" pin="0"/><net_sink comp="1730" pin=3"/></net>

<net id="1743"><net_src comp="1706" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1750"><net_src comp="290" pin="0"/><net_sink comp="1744" pin=0"/></net>

<net id="1751"><net_src comp="1706" pin="2"/><net_sink comp="1744" pin=1"/></net>

<net id="1752"><net_src comp="300" pin="0"/><net_sink comp="1744" pin=2"/></net>

<net id="1753"><net_src comp="156" pin="0"/><net_sink comp="1744" pin=3"/></net>

<net id="1757"><net_src comp="1744" pin="4"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1762"><net_src comp="1730" pin="4"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1770"><net_src comp="302" pin="0"/><net_sink comp="1764" pin=0"/></net>

<net id="1771"><net_src comp="520" pin="7"/><net_sink comp="1764" pin=1"/></net>

<net id="1772"><net_src comp="304" pin="0"/><net_sink comp="1764" pin=2"/></net>

<net id="1773"><net_src comp="306" pin="0"/><net_sink comp="1764" pin=3"/></net>

<net id="1780"><net_src comp="1764" pin="4"/><net_sink comp="1777" pin=0"/></net>

<net id="1785"><net_src comp="1774" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1786"><net_src comp="1777" pin="1"/><net_sink comp="1781" pin=1"/></net>

<net id="1793"><net_src comp="308" pin="0"/><net_sink comp="1787" pin=0"/></net>

<net id="1794"><net_src comp="310" pin="0"/><net_sink comp="1787" pin=2"/></net>

<net id="1795"><net_src comp="520" pin="3"/><net_sink comp="1787" pin=3"/></net>

<net id="1799"><net_src comp="1787" pin="4"/><net_sink comp="1796" pin=0"/></net>

<net id="1803"><net_src comp="1781" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1808"><net_src comp="1796" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1809"><net_src comp="1800" pin="1"/><net_sink comp="1804" pin=1"/></net>

<net id="1816"><net_src comp="312" pin="0"/><net_sink comp="1810" pin=0"/></net>

<net id="1817"><net_src comp="1804" pin="2"/><net_sink comp="1810" pin=1"/></net>

<net id="1818"><net_src comp="314" pin="0"/><net_sink comp="1810" pin=2"/></net>

<net id="1819"><net_src comp="316" pin="0"/><net_sink comp="1810" pin=3"/></net>

<net id="1823"><net_src comp="1820" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1827"><net_src comp="1824" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1838"><net_src comp="1831" pin="1"/><net_sink comp="1834" pin=1"/></net>

<net id="1842"><net_src comp="1834" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1847"><net_src comp="1839" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="1848"><net_src comp="1828" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="1855"><net_src comp="318" pin="0"/><net_sink comp="1849" pin=0"/></net>

<net id="1856"><net_src comp="545" pin="3"/><net_sink comp="1849" pin=1"/></net>

<net id="1857"><net_src comp="320" pin="0"/><net_sink comp="1849" pin=2"/></net>

<net id="1858"><net_src comp="322" pin="0"/><net_sink comp="1849" pin=3"/></net>

<net id="1865"><net_src comp="324" pin="0"/><net_sink comp="1859" pin=0"/></net>

<net id="1866"><net_src comp="62" pin="0"/><net_sink comp="1859" pin=2"/></net>

<net id="1867"><net_src comp="1849" pin="4"/><net_sink comp="1859" pin=3"/></net>

<net id="1871"><net_src comp="1859" pin="4"/><net_sink comp="1868" pin=0"/></net>

<net id="1875"><net_src comp="1843" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1880"><net_src comp="1868" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1881"><net_src comp="1872" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="1888"><net_src comp="326" pin="0"/><net_sink comp="1882" pin=0"/></net>

<net id="1889"><net_src comp="1876" pin="2"/><net_sink comp="1882" pin=1"/></net>

<net id="1890"><net_src comp="328" pin="0"/><net_sink comp="1882" pin=2"/></net>

<net id="1891"><net_src comp="330" pin="0"/><net_sink comp="1882" pin=3"/></net>

<net id="1899"><net_src comp="332" pin="0"/><net_sink comp="1892" pin=0"/></net>

<net id="1900"><net_src comp="62" pin="0"/><net_sink comp="1892" pin=2"/></net>

<net id="1901"><net_src comp="334" pin="0"/><net_sink comp="1892" pin=4"/></net>

<net id="1905"><net_src comp="1892" pin="5"/><net_sink comp="1902" pin=0"/></net>

<net id="1913"><net_src comp="1906" pin="1"/><net_sink comp="1909" pin=1"/></net>

<net id="1917"><net_src comp="1909" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1922"><net_src comp="1914" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1923"><net_src comp="1902" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="1930"><net_src comp="336" pin="0"/><net_sink comp="1924" pin=0"/></net>

<net id="1931"><net_src comp="1918" pin="2"/><net_sink comp="1924" pin=1"/></net>

<net id="1932"><net_src comp="320" pin="0"/><net_sink comp="1924" pin=2"/></net>

<net id="1933"><net_src comp="48" pin="0"/><net_sink comp="1924" pin=3"/></net>

<net id="1940"><net_src comp="338" pin="0"/><net_sink comp="1934" pin=0"/></net>

<net id="1941"><net_src comp="558" pin="3"/><net_sink comp="1934" pin=1"/></net>

<net id="1942"><net_src comp="340" pin="0"/><net_sink comp="1934" pin=2"/></net>

<net id="1943"><net_src comp="328" pin="0"/><net_sink comp="1934" pin=3"/></net>

<net id="1947"><net_src comp="1934" pin="4"/><net_sink comp="1944" pin=0"/></net>

<net id="1951"><net_src comp="1924" pin="4"/><net_sink comp="1948" pin=0"/></net>

<net id="1956"><net_src comp="1948" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1957"><net_src comp="1944" pin="1"/><net_sink comp="1952" pin=1"/></net>

<net id="1962"><net_src comp="44" pin="0"/><net_sink comp="1958" pin=1"/></net>

<net id="1967"><net_src comp="1958" pin="2"/><net_sink comp="1963" pin=1"/></net>

<net id="1972"><net_src comp="1963" pin="2"/><net_sink comp="1968" pin=1"/></net>

<net id="1978"><net_src comp="350" pin="0"/><net_sink comp="1973" pin=1"/></net>

<net id="1979"><net_src comp="352" pin="0"/><net_sink comp="1973" pin=2"/></net>

<net id="1984"><net_src comp="1963" pin="2"/><net_sink comp="1980" pin=1"/></net>

<net id="1990"><net_src comp="1968" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1991"><net_src comp="1973" pin="3"/><net_sink comp="1985" pin=1"/></net>

<net id="1992"><net_src comp="350" pin="0"/><net_sink comp="1985" pin=2"/></net>

<net id="2002"><net_src comp="1980" pin="2"/><net_sink comp="1997" pin=0"/></net>

<net id="2003"><net_src comp="1985" pin="3"/><net_sink comp="1997" pin=1"/></net>

<net id="2004"><net_src comp="354" pin="0"/><net_sink comp="1997" pin=2"/></net>

<net id="2010"><net_src comp="1993" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2011"><net_src comp="1997" pin="3"/><net_sink comp="2005" pin=1"/></net>

<net id="2012"><net_src comp="356" pin="0"/><net_sink comp="2005" pin=2"/></net>

<net id="2017"><net_src comp="358" pin="0"/><net_sink comp="2013" pin=1"/></net>

<net id="2023"><net_src comp="360" pin="0"/><net_sink comp="2018" pin=0"/></net>

<net id="2024"><net_src comp="2013" pin="2"/><net_sink comp="2018" pin=1"/></net>

<net id="2025"><net_src comp="362" pin="0"/><net_sink comp="2018" pin=2"/></net>

<net id="2035"><net_src comp="2013" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2041"><net_src comp="364" pin="0"/><net_sink comp="2036" pin=0"/></net>

<net id="2042"><net_src comp="2032" pin="1"/><net_sink comp="2036" pin=1"/></net>

<net id="2043"><net_src comp="362" pin="0"/><net_sink comp="2036" pin=2"/></net>

<net id="2050"><net_src comp="2013" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2056"><net_src comp="366" pin="0"/><net_sink comp="2051" pin=0"/></net>

<net id="2057"><net_src comp="2047" pin="1"/><net_sink comp="2051" pin=1"/></net>

<net id="2058"><net_src comp="362" pin="0"/><net_sink comp="2051" pin=2"/></net>

<net id="2063"><net_src comp="2018" pin="3"/><net_sink comp="2059" pin=0"/></net>

<net id="2064"><net_src comp="2026" pin="1"/><net_sink comp="2059" pin=1"/></net>

<net id="2069"><net_src comp="2051" pin="3"/><net_sink comp="2065" pin=0"/></net>

<net id="2070"><net_src comp="2044" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2075"><net_src comp="2036" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2076"><net_src comp="2029" pin="1"/><net_sink comp="2071" pin=1"/></net>

<net id="2082"><net_src comp="368" pin="0"/><net_sink comp="2077" pin=0"/></net>

<net id="2083"><net_src comp="2059" pin="2"/><net_sink comp="2077" pin=1"/></net>

<net id="2084"><net_src comp="370" pin="0"/><net_sink comp="2077" pin=2"/></net>

<net id="2089"><net_src comp="372" pin="0"/><net_sink comp="2085" pin=1"/></net>

<net id="2095"><net_src comp="2077" pin="3"/><net_sink comp="2090" pin=0"/></net>

<net id="2096"><net_src comp="2085" pin="2"/><net_sink comp="2090" pin=2"/></net>

<net id="2103"><net_src comp="374" pin="0"/><net_sink comp="2097" pin=0"/></net>

<net id="2104"><net_src comp="2090" pin="3"/><net_sink comp="2097" pin=1"/></net>

<net id="2105"><net_src comp="132" pin="0"/><net_sink comp="2097" pin=2"/></net>

<net id="2106"><net_src comp="288" pin="0"/><net_sink comp="2097" pin=3"/></net>

<net id="2111"><net_src comp="2097" pin="4"/><net_sink comp="2107" pin=0"/></net>

<net id="2112"><net_src comp="376" pin="0"/><net_sink comp="2107" pin=1"/></net>

<net id="2118"><net_src comp="258" pin="0"/><net_sink comp="2113" pin=0"/></net>

<net id="2119"><net_src comp="186" pin="0"/><net_sink comp="2113" pin=2"/></net>

<net id="2125"><net_src comp="2113" pin="3"/><net_sink comp="2120" pin=0"/></net>

<net id="2126"><net_src comp="356" pin="0"/><net_sink comp="2120" pin=1"/></net>

<net id="2127"><net_src comp="354" pin="0"/><net_sink comp="2120" pin=2"/></net>

<net id="2132"><net_src comp="2090" pin="3"/><net_sink comp="2128" pin=0"/></net>

<net id="2133"><net_src comp="378" pin="0"/><net_sink comp="2128" pin=1"/></net>

<net id="2140"><net_src comp="380" pin="0"/><net_sink comp="2134" pin=0"/></net>

<net id="2141"><net_src comp="2071" pin="2"/><net_sink comp="2134" pin=1"/></net>

<net id="2142"><net_src comp="204" pin="0"/><net_sink comp="2134" pin=2"/></net>

<net id="2143"><net_src comp="382" pin="0"/><net_sink comp="2134" pin=3"/></net>

<net id="2150"><net_src comp="384" pin="0"/><net_sink comp="2144" pin=0"/></net>

<net id="2151"><net_src comp="2065" pin="2"/><net_sink comp="2144" pin=1"/></net>

<net id="2152"><net_src comp="70" pin="0"/><net_sink comp="2144" pin=2"/></net>

<net id="2153"><net_src comp="256" pin="0"/><net_sink comp="2144" pin=3"/></net>

<net id="2159"><net_src comp="2077" pin="3"/><net_sink comp="2154" pin=0"/></net>

<net id="2160"><net_src comp="2134" pin="4"/><net_sink comp="2154" pin=1"/></net>

<net id="2161"><net_src comp="2144" pin="4"/><net_sink comp="2154" pin=2"/></net>

<net id="2165"><net_src comp="2090" pin="3"/><net_sink comp="2162" pin=0"/></net>

<net id="2170"><net_src comp="2162" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2171"><net_src comp="386" pin="0"/><net_sink comp="2166" pin=1"/></net>

<net id="2178"><net_src comp="388" pin="0"/><net_sink comp="2172" pin=0"/></net>

<net id="2179"><net_src comp="62" pin="0"/><net_sink comp="2172" pin=1"/></net>

<net id="2180"><net_src comp="2166" pin="2"/><net_sink comp="2172" pin=2"/></net>

<net id="2181"><net_src comp="2154" pin="3"/><net_sink comp="2172" pin=3"/></net>

<net id="2185"><net_src comp="2172" pin="4"/><net_sink comp="2182" pin=0"/></net>

<net id="2190"><net_src comp="2107" pin="2"/><net_sink comp="2186" pin=1"/></net>

<net id="2196"><net_src comp="2186" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2197"><net_src comp="2120" pin="3"/><net_sink comp="2191" pin=1"/></net>

<net id="2198"><net_src comp="2182" pin="1"/><net_sink comp="2191" pin=2"/></net>

<net id="2204"><net_src comp="2005" pin="3"/><net_sink comp="2199" pin=1"/></net>

<net id="2205"><net_src comp="2191" pin="3"/><net_sink comp="2199" pin=2"/></net>

<net id="2210"><net_src comp="2107" pin="2"/><net_sink comp="2206" pin=0"/></net>

<net id="2211"><net_src comp="44" pin="0"/><net_sink comp="2206" pin=1"/></net>

<net id="2216"><net_src comp="2128" pin="2"/><net_sink comp="2212" pin=0"/></net>

<net id="2217"><net_src comp="2206" pin="2"/><net_sink comp="2212" pin=1"/></net>

<net id="2222"><net_src comp="2212" pin="2"/><net_sink comp="2218" pin=0"/></net>

<net id="2228"><net_src comp="2218" pin="2"/><net_sink comp="2223" pin=0"/></net>

<net id="2229"><net_src comp="356" pin="0"/><net_sink comp="2223" pin=1"/></net>

<net id="2230"><net_src comp="2199" pin="3"/><net_sink comp="2223" pin=2"/></net>

<net id="2236"><net_src comp="1985" pin="3"/><net_sink comp="2231" pin=1"/></net>

<net id="2237"><net_src comp="2223" pin="3"/><net_sink comp="2231" pin=2"/></net>

<net id="2243"><net_src comp="2005" pin="3"/><net_sink comp="2238" pin=1"/></net>

<net id="2244"><net_src comp="2231" pin="3"/><net_sink comp="2238" pin=2"/></net>

<net id="2250"><net_src comp="1615" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2251"><net_src comp="260" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2252"><net_src comp="1636" pin="1"/><net_sink comp="2245" pin=2"/></net>

<net id="2253"><net_src comp="2245" pin="3"/><net_sink comp="1640" pin=1"/></net>

<net id="2254"><net_src comp="2245" pin="3"/><net_sink comp="1649" pin=1"/></net>

<net id="2255"><net_src comp="2245" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="2259"><net_src comp="586" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2261"><net_src comp="2256" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="2265"><net_src comp="606" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="2270"><net_src comp="612" pin="2"/><net_sink comp="2267" pin=0"/></net>

<net id="2271"><net_src comp="2267" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="2272"><net_src comp="2267" pin="1"/><net_sink comp="1993" pin=0"/></net>

<net id="2273"><net_src comp="2267" pin="1"/><net_sink comp="2231" pin=0"/></net>

<net id="2277"><net_src comp="624" pin="2"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="2279"><net_src comp="2274" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="2283"><net_src comp="630" pin="2"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="2285"><net_src comp="2280" pin="1"/><net_sink comp="1993" pin=1"/></net>

<net id="2289"><net_src comp="636" pin="3"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2294"><net_src comp="660" pin="3"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2299"><net_src comp="668" pin="1"/><net_sink comp="2296" pin=0"/></net>

<net id="2300"><net_src comp="2296" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="2304"><net_src comp="396" pin="3"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2309"><net_src comp="697" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="2218" pin=1"/></net>

<net id="2315"><net_src comp="715" pin="2"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2317"><net_src comp="2312" pin="1"/><net_sink comp="2238" pin=0"/></net>

<net id="2321"><net_src comp="752" pin="2"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="2324"><net_src comp="2318" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="2328"><net_src comp="758" pin="4"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="2330"><net_src comp="2325" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="2334"><net_src comp="768" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="2339"><net_src comp="772" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="2344"><net_src comp="856" pin="4"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="2346"><net_src comp="2341" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="2350"><net_src comp="866" pin="4"/><net_sink comp="2347" pin=0"/></net>

<net id="2351"><net_src comp="2347" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="2352"><net_src comp="2347" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="2356"><net_src comp="876" pin="4"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="2361"><net_src comp="942" pin="2"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="2363"><net_src comp="2358" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="2367"><net_src comp="948" pin="4"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="2369"><net_src comp="2364" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2373"><net_src comp="958" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="2378"><net_src comp="976" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="2383"><net_src comp="1029" pin="4"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="2385"><net_src comp="2380" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="2389"><net_src comp="1039" pin="4"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="2394"><net_src comp="1049" pin="4"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2396"><net_src comp="2391" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="2400"><net_src comp="1065" pin="2"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2405"><net_src comp="1120" pin="4"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="2407"><net_src comp="2402" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="2411"><net_src comp="1130" pin="4"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="2416"><net_src comp="1140" pin="4"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2422"><net_src comp="1156" pin="2"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="2427"><net_src comp="1207" pin="4"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2429"><net_src comp="2424" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="2433"><net_src comp="1217" pin="4"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="2438"><net_src comp="1227" pin="4"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="2440"><net_src comp="2435" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="2444"><net_src comp="1243" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="2449"><net_src comp="1294" pin="4"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="1397" pin=2"/></net>

<net id="2455"><net_src comp="1304" pin="4"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="2460"><net_src comp="1314" pin="4"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="2462"><net_src comp="2457" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="2466"><net_src comp="409" pin="3"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="2471"><net_src comp="422" pin="3"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2476"><net_src comp="435" pin="3"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="2481"><net_src comp="448" pin="3"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2486"><net_src comp="461" pin="3"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="2491"><net_src comp="474" pin="3"/><net_sink comp="2488" pin=0"/></net>

<net id="2492"><net_src comp="2488" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2496"><net_src comp="487" pin="3"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2501"><net_src comp="1354" pin="2"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="2506"><net_src comp="500" pin="3"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2511"><net_src comp="1367" pin="2"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="2516"><net_src comp="1494" pin="2"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="2521"><net_src comp="1562" pin="4"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="2526"><net_src comp="1591" pin="2"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="2113" pin=1"/></net>

<net id="2531"><net_src comp="1607" pin="3"/><net_sink comp="2528" pin=0"/></net>

<net id="2532"><net_src comp="2528" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="2536"><net_src comp="1615" pin="1"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2541"><net_src comp="1619" pin="4"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="2546"><net_src comp="1636" pin="1"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2551"><net_src comp="1679" pin="3"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2554"><net_src comp="2548" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2558"><net_src comp="1696" pin="4"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1706" pin=1"/></net>

<net id="2563"><net_src comp="1710" pin="4"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="2568"><net_src comp="1720" pin="4"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="2570"><net_src comp="2565" pin="1"/><net_sink comp="1859" pin=1"/></net>

<net id="2571"><net_src comp="2565" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2575"><net_src comp="1730" pin="4"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="2580"><net_src comp="1740" pin="1"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2585"><net_src comp="513" pin="3"/><net_sink comp="2582" pin=0"/></net>

<net id="2586"><net_src comp="2582" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="2590"><net_src comp="530" pin="3"/><net_sink comp="2587" pin=0"/></net>

<net id="2591"><net_src comp="2587" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="2595"><net_src comp="1781" pin="2"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="2600"><net_src comp="1787" pin="4"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="2605"><net_src comp="1810" pin="4"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="2610"><net_src comp="538" pin="3"/><net_sink comp="2607" pin=0"/></net>

<net id="2611"><net_src comp="2607" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="2615"><net_src comp="551" pin="3"/><net_sink comp="2612" pin=0"/></net>

<net id="2616"><net_src comp="2612" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="2620"><net_src comp="1843" pin="2"/><net_sink comp="2617" pin=0"/></net>

<net id="2621"><net_src comp="2617" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="2625"><net_src comp="1849" pin="4"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="1892" pin=3"/></net>

<net id="2630"><net_src comp="1882" pin="4"/><net_sink comp="2627" pin=0"/></net>

<net id="2631"><net_src comp="2627" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="2635"><net_src comp="558" pin="3"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="2013" pin=0"/></net>

<net id="2640"><net_src comp="1952" pin="2"/><net_sink comp="2637" pin=0"/></net>

<net id="2641"><net_src comp="2637" pin="1"/><net_sink comp="2026" pin=0"/></net>

<net id="2642"><net_src comp="2637" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2643"><net_src comp="2637" pin="1"/><net_sink comp="2044" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {13 14 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {22 23 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {20 21 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
  - Chain level:
	State 1
		p_Result_12 : 1
		tmp_23 : 1
		tmp_24 : 1
		zext_ln510 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln824 : 2
		x_is_1 : 5
		xor_ln964 : 2
		x_is_p1 : 5
		icmp_ln824_1 : 2
		p_Result_s : 1
		index0 : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln488 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		xor_ln369 : 5
		icmp_ln407 : 2
		icmp_ln407_1 : 2
		and_ln407 : 5
		and_ln407_1 : 5
		icmp_ln407_2 : 2
		or_ln407_3 : 3
		sel_tmp13 : 5
	State 2
		zext_ln1287_1 : 1
		b_frac_V_1 : 2
		zext_ln682 : 1
		mul_ln682 : 3
		a : 4
		trunc_ln657 : 4
		tmp_9 : 4
	State 3
		zext_ln1287 : 1
		select_ln1287 : 2
		zext_ln1146 : 1
		ret_V_24 : 3
		zext_ln1072 : 1
		r_V_22 : 2
		zext_ln1147 : 3
		ret_V_2 : 4
		z2_V : 5
		a_1 : 5
		tmp_8 : 5
	State 4
		eZ : 1
		zext_ln1146_1 : 1
		zext_ln657 : 2
		ret_V_25 : 3
		r_V_23 : 1
		rhs_3 : 2
		zext_ln1147_1 : 3
		ret_V_4 : 4
		a_2 : 5
		trunc_ln657_3 : 5
	State 5
		zext_ln1072_2 : 1
		r_V_24 : 2
	State 6
		zext_ln1146_2 : 1
		zext_ln657_1 : 1
		ret_V_26 : 2
		zext_ln1147_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_s : 4
		tmp_1 : 4
	State 7
		r_V_25 : 1
	State 8
		eZ_2 : 1
		zext_ln1146_3 : 1
		zext_ln657_2 : 2
		ret_V_27 : 3
		zext_ln1147_3 : 1
		ret_V_8 : 4
		tmp_3 : 5
		tmp_4 : 5
		tmp_5 : 5
	State 9
		r_V_26 : 1
	State 10
		zext_ln1146_4 : 1
		zext_ln657_3 : 1
		ret_V_28 : 2
		zext_ln1147_4 : 1
		ret_V_10 : 3
		tmp_6 : 4
		tmp_10 : 4
		tmp_11 : 4
	State 11
		r_V_27 : 1
	State 12
		zext_ln1146_5 : 1
		zext_ln657_4 : 1
		ret_V_29 : 2
		zext_ln1147_5 : 1
		ret_V_12 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
	State 13
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		r_V_28 : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr : 1
		logn_V_6 : 2
	State 14
		Elog2_V : 1
		zext_ln223 : 1
		zext_ln223_1 : 1
		zext_ln223_2 : 1
		zext_ln223_3 : 1
		zext_ln223_4 : 1
		zext_ln223_5 : 1
		zext_ln1146_6 : 1
		zext_ln657_5 : 1
		ret_V_30 : 2
		zext_ln1147_6 : 1
		ret_V_14 : 3
		zext_ln223_6 : 1
		add_ln657 : 2
		add_ln657_1 : 2
		zext_ln657_6 : 3
		add_ln657_2 : 4
		add_ln657_3 : 2
		add_ln657_4 : 2
		zext_ln657_7 : 3
		add_ln657_5 : 4
		zext_ln657_8 : 5
		log_sum_V_1 : 6
		tmp_15 : 4
		tmp_16 : 4
		zext_ln1069_2 : 5
		r_V_29 : 6
		rhs_s : 7
		lhs_V : 5
		zext_ln1147_7 : 6
		zext_ln1147_8 : 8
		ret_V : 9
		trunc_ln1 : 10
	State 15
		ret_V_15 : 1
		ret_V_16 : 2
		m_fix_hi_V : 3
		p_Result_14 : 3
		sext_ln1070 : 4
		r_V_30 : 5
		trunc_ln2 : 3
	State 16
	State 17
		sext_ln1146_2 : 1
		ret_V_31 : 2
	State 18
		ret_V_25_cast : 1
		p_Result_5 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		ret_V_18 : 2
		select_ln804 : 3
		ret_V_32 : 4
	State 19
		r_V_15 : 1
		trunc_ln657_1 : 2
	State 20
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln488_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 4
		zext_ln488_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 3
		f_Z3 : 4
	State 21
		r : 1
		zext_ln657_10 : 2
		ret_V_33 : 3
		ret_V_34 : 1
		zext_ln1069 : 2
		zext_ln1072_3 : 4
		r_V_17 : 5
		trunc_ln657_s : 6
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 22
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		add_ln657_7 : 1
		zext_ln657_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_17 : 1
		exp_Z2_m_1_V : 2
		zext_ln1069_1 : 3
		zext_ln1072_4 : 4
		r_V_19 : 5
		trunc_ln657_2 : 6
	State 23
		zext_ln1146_8 : 1
		add_ln657_9 : 1
		zext_ln657_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
		zext_ln1070_3 : 2
		zext_ln1072_5 : 5
		r_V : 6
	State 24
		select_ln407_2 : 1
		select_ln407_3 : 2
		lhs_V_7 : 1
		trunc_ln1146 : 1
		trunc_ln3 : 2
		trunc_ln1146_2 : 1
		trunc_ln1146_1 : 2
		ret_V_23 : 2
		add_ln1146_1 : 3
		add_ln1146_2 : 3
		tmp_19 : 3
		r_exp_V_2 : 4
		tmp_20 : 5
		icmp_ln840 : 6
		select_ln658 : 1
		icmp_ln844 : 5
		tmp : 4
		tmp_2 : 4
		tmp_25 : 5
		trunc_ln167 : 5
		out_exp_V : 6
		p_Result_15 : 7
		bitcast_ln521 : 8
		and_ln657 : 7
		select_ln657 : 9
		sel_tmp14 : 10
		xor_ln657 : 7
		and_ln844 : 7
		and_ln844_1 : 7
		select_ln844 : 11
		select_ln369 : 12
		UnifiedRetVal : 13
		ret_ln690 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_594      |    0    |    0    |    18   |
|          |      b_exp_1_fu_654     |    0    |    0    |    18   |
|          |     ret_V_24_fu_827     |    0    |    0    |   120   |
|          |     ret_V_25_fu_912     |    0    |    0    |   120   |
|          |     ret_V_26_fu_1006    |    0    |    0    |   120   |
|          |     ret_V_27_fu_1097    |    0    |    0    |   120   |
|          |     ret_V_28_fu_1184    |    0    |    0    |   120   |
|          |     ret_V_29_fu_1271    |    0    |    0    |   120   |
|          |     ret_V_30_fu_1419    |    0    |    0    |   120   |
|          |    add_ln657_fu_1446    |    0    |    0    |   116   |
|          |   add_ln657_1_fu_1452   |    0    |    0    |   109   |
|          |   add_ln657_2_fu_1462   |    0    |    0    |   120   |
|          |   add_ln657_3_fu_1468   |    0    |    0    |   120   |
|          |   add_ln657_4_fu_1474   |    0    |    0    |    89   |
|    add   |   add_ln657_5_fu_1484   |    0    |    0    |   120   |
|          |   log_sum_V_1_fu_1494   |    0    |    0    |   120   |
|          |     ret_V_15_fu_1582    |    0    |    0    |   120   |
|          |     ret_V_16_fu_1591    |    0    |    0    |   120   |
|          |     ret_V_18_fu_1665    |    0    |    0    |    20   |
|          |     ret_V_33_fu_1781    |    0    |    0    |    42   |
|          |   add_ln657_7_fu_1834   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1843  |    0    |    0    |    50   |
|          |   add_ln657_9_fu_1909   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1918 |    0    |    0    |    58   |
|          |     ret_V_35_fu_2013    |    0    |    0    |    65   |
|          |     ret_V_23_fu_2059    |    0    |    0    |   114   |
|          |   add_ln1146_1_fu_2065  |    0    |    0    |   112   |
|          |   add_ln1146_2_fu_2071  |    0    |    0    |   113   |
|          |     r_exp_V_fu_2085     |    0    |    0    |    20   |
|          |    out_exp_V_fu_2166    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_850     |    0    |    0    |   120   |
|          |      ret_V_4_fu_942     |    0    |    0    |   120   |
|          |     ret_V_6_fu_1023     |    0    |    0    |   120   |
|          |     ret_V_8_fu_1114     |    0    |    0    |   120   |
|    sub   |     ret_V_10_fu_1201    |    0    |    0    |   120   |
|          |     ret_V_12_fu_1288    |    0    |    0    |   120   |
|          |     ret_V_14_fu_1436    |    0    |    0    |   120   |
|          |      ret_V_fu_1556      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1706    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln682_fu_752    |    1    |    0    |    25   |
|          |      r_V_22_fu_840      |    0    |    0    |    64   |
|          |      r_V_23_fu_924      |    3    |    0    |    69   |
|          |      r_V_24_fu_976      |    3    |    0    |   101   |
|          |      r_V_25_fu_1065     |    4    |    0    |   140   |
|          |      r_V_26_fu_1156     |    3    |    0    |   119   |
|    mul   |      r_V_27_fu_1243     |    3    |    0    |    97   |
|          |      r_V_28_fu_1354     |    3    |    0    |    80   |
|          |     Elog2_V_fu_1367     |    4    |    0    |    89   |
|          |      r_V_29_fu_1524     |    1    |    0    |    28   |
|          |      r_V_15_fu_1690     |    3    |    0    |    64   |
|          |      r_V_17_fu_1804     |    1    |    0    |    19   |
|          |      r_V_19_fu_1876     |    3    |    0    |    20   |
|          |       r_V_fu_1952       |    3    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_660     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_741    |    0    |    0    |    53   |
|          |   select_ln1287_fu_809  |    0    |    0    |    73   |
|          |   select_ln804_fu_1671  |    0    |    0    |    13   |
|          |     ret_V_32_fu_1679    |    0    |    0    |    13   |
|          |   select_ln407_fu_1973  |    0    |    0    |    56   |
|          |  select_ln407_1_fu_1985 |    0    |    0    |    56   |
|          |  select_ln407_2_fu_1997 |    0    |    0    |    56   |
|  select  |  select_ln407_3_fu_2005 |    0    |    0    |    56   |
|          |    r_exp_V_2_fu_2090    |    0    |    0    |    13   |
|          |   select_ln658_fu_2120  |    0    |    0    |    56   |
|          |      tmp_25_fu_2154     |    0    |    0    |    51   |
|          |   select_ln657_fu_2191  |    0    |    0    |    56   |
|          |    sel_tmp14_fu_2199    |    0    |    0    |    56   |
|          |   select_ln844_fu_2223  |    0    |    0    |    56   |
|          |   select_ln369_fu_2231  |    0    |    0    |    56   |
|          |  UnifiedRetVal_fu_2238  |    0    |    0    |    56   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_600    |    0    |    0    |    12   |
|          |    icmp_ln824_fu_606    |    0    |    0    |    24   |
|          |   icmp_ln824_1_fu_630   |    0    |    0    |    11   |
|          |    icmp_ln407_fu_679    |    0    |    0    |    11   |
|   icmp   |   icmp_ln407_1_fu_685   |    0    |    0    |    11   |
|          |   icmp_ln407_2_fu_703   |    0    |    0    |    11   |
|          |    icmp_ln805_fu_1659   |    0    |    0    |    13   |
|          |    icmp_ln840_fu_2107   |    0    |    0    |    8    |
|          |    icmp_ln844_fu_2128   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_612      |    0    |    0    |    2    |
|          |      x_is_p1_fu_624     |    0    |    0    |    2    |
|          |     and_ln407_fu_691    |    0    |    0    |    2    |
|          |    and_ln407_1_fu_697   |    0    |    0    |    2    |
|    and   |     sel_tmp13_fu_715    |    0    |    0    |    2    |
|          |     x_is_NaN_fu_1963    |    0    |    0    |    2    |
|          |    and_ln657_fu_2186    |    0    |    0    |    2    |
|          |    and_ln844_fu_2212    |    0    |    0    |    2    |
|          |   and_ln844_1_fu_2218   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln964_fu_618    |    0    |    0    |    2    |
|    xor   |     xor_ln369_fu_673    |    0    |    0    |    2    |
|          |    xor_ln828_fu_1958    |    0    |    0    |    2    |
|          |    xor_ln657_fu_2206    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    or_ln407_3_fu_709    |    0    |    0    |    2    |
|    or    |     or_ln407_fu_1968    |    0    |    0    |    2    |
|          |    or_ln407_1_fu_1980   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_1993   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2245       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_390  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_12_fu_568   |    0    |    0    |    0    |
|          |    p_Result_s_fu_636    |    0    |    0    |    0    |
|          |       tmp_9_fu_772      |    0    |    0    |    0    |
| bitselect|   p_Result_14_fu_1607   |    0    |    0    |    0    |
|          |    p_Result_5_fu_1649   |    0    |    0    |    0    |
|          |      tmp_19_fu_2077     |    0    |    0    |    0    |
|          |      tmp_21_fu_2113     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_23_fu_576      |    0    |    0    |    0    |
|          |      index0_fu_644      |    0    |    0    |    0    |
|          |         a_fu_758        |    0    |    0    |    0    |
|          |       z2_V_fu_856       |    0    |    0    |    0    |
|          |        a_1_fu_866       |    0    |    0    |    0    |
|          |       tmp_8_fu_876      |    0    |    0    |    0    |
|          |        a_2_fu_948       |    0    |    0    |    0    |
|          |       z4_V_fu_1029      |    0    |    0    |    0    |
|          |      tmp_s_fu_1039      |    0    |    0    |    0    |
|          |      tmp_1_fu_1049      |    0    |    0    |    0    |
|          |      tmp_3_fu_1120      |    0    |    0    |    0    |
|          |      tmp_4_fu_1130      |    0    |    0    |    0    |
|          |      tmp_5_fu_1140      |    0    |    0    |    0    |
|          |      tmp_6_fu_1207      |    0    |    0    |    0    |
|          |      tmp_10_fu_1217     |    0    |    0    |    0    |
|          |      tmp_11_fu_1227     |    0    |    0    |    0    |
|          |      tmp_12_fu_1294     |    0    |    0    |    0    |
|          |      tmp_13_fu_1304     |    0    |    0    |    0    |
|          |      tmp_14_fu_1314     |    0    |    0    |    0    |
|partselect|      tmp_15_fu_1500     |    0    |    0    |    0    |
|          |      tmp_16_fu_1510     |    0    |    0    |    0    |
|          |      rhs_s_fu_1530      |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1562    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1597   |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1619    |    0    |    0    |    0    |
|          |  ret_V_25_cast_fu_1640  |    0    |    0    |    0    |
|          |  trunc_ln657_1_fu_1696  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1710   |    0    |    0    |    0    |
|          |       Z2_V_fu_1720      |    0    |    0    |    0    |
|          |       Z3_V_fu_1730      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1744     |    0    |    0    |    0    |
|          |        r_fu_1764        |    0    |    0    |    0    |
|          |  trunc_ln657_s_fu_1810  |    0    |    0    |    0    |
|          |      tmp_17_fu_1849     |    0    |    0    |    0    |
|          |  trunc_ln657_2_fu_1882  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1924  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1934   |    0    |    0    |    0    |
|          |      tmp_20_fu_2097     |    0    |    0    |    0    |
|          |       tmp_fu_2134       |    0    |    0    |    0    |
|          |      tmp_2_fu_2144      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_24_fu_586      |    0    |    0    |    0    |
|          |    trunc_ln657_fu_768   |    0    |    0    |    0    |
|          |   trunc_ln657_3_fu_958  |    0    |    0    |    0    |
|   trunc  |   trunc_ln805_fu_1656   |    0    |    0    |    0    |
|          |        Z4_fu_1740       |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_2032  |    0    |    0    |    0    |
|          |  trunc_ln1146_2_fu_2047 |    0    |    0    |    0    |
|          |   trunc_ln167_fu_2162   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln510_fu_590    |    0    |    0    |    0    |
|          |    zext_ln488_fu_668    |    0    |    0    |    0    |
|          |   zext_ln1287_1_fu_737  |    0    |    0    |    0    |
|          |    zext_ln682_fu_748    |    0    |    0    |    0    |
|          |    zext_ln1287_fu_805   |    0    |    0    |    0    |
|          |    zext_ln1146_fu_823   |    0    |    0    |    0    |
|          |    zext_ln1070_fu_833   |    0    |    0    |    0    |
|          |    zext_ln1072_fu_836   |    0    |    0    |    0    |
|          |    zext_ln1147_fu_846   |    0    |    0    |    0    |
|          |    zext_ln662_fu_886    |    0    |    0    |    0    |
|          |   zext_ln1146_1_fu_904  |    0    |    0    |    0    |
|          |    zext_ln657_fu_908    |    0    |    0    |    0    |
|          |   zext_ln1070_1_fu_918  |    0    |    0    |    0    |
|          |   zext_ln1072_1_fu_921  |    0    |    0    |    0    |
|          |   zext_ln1147_1_fu_938  |    0    |    0    |    0    |
|          |   zext_ln1070_2_fu_969  |    0    |    0    |    0    |
|          |   zext_ln1072_2_fu_972  |    0    |    0    |    0    |
|          |   zext_ln1146_2_fu_998  |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_1002  |    0    |    0    |    0    |
|          |  zext_ln1147_2_fu_1019  |    0    |    0    |    0    |
|          |  zext_ln1070_4_fu_1059  |    0    |    0    |    0    |
|          |  zext_ln1072_6_fu_1062  |    0    |    0    |    0    |
|          |   zext_ln662_1_fu_1071  |    0    |    0    |    0    |
|          |  zext_ln1146_3_fu_1089  |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_1093  |    0    |    0    |    0    |
|          |  zext_ln1147_3_fu_1110  |    0    |    0    |    0    |
|          |  zext_ln1070_5_fu_1150  |    0    |    0    |    0    |
|          |  zext_ln1072_7_fu_1153  |    0    |    0    |    0    |
|          |  zext_ln1146_4_fu_1176  |    0    |    0    |    0    |
|          |   zext_ln657_3_fu_1180  |    0    |    0    |    0    |
|          |  zext_ln1147_4_fu_1197  |    0    |    0    |    0    |
|          |  zext_ln1070_6_fu_1237  |    0    |    0    |    0    |
|          |  zext_ln1072_8_fu_1240  |    0    |    0    |    0    |
|          |  zext_ln1146_5_fu_1263  |    0    |    0    |    0    |
|          |   zext_ln657_4_fu_1267  |    0    |    0    |    0    |
|          |  zext_ln1147_5_fu_1284  |    0    |    0    |    0    |
|          |   zext_ln488_1_fu_1324  |    0    |    0    |    0    |
|          |   zext_ln488_6_fu_1328  |    0    |    0    |    0    |
|          |   zext_ln488_7_fu_1332  |    0    |    0    |    0    |
|          |   zext_ln488_8_fu_1336  |    0    |    0    |    0    |
|   zext   |   zext_ln488_9_fu_1340  |    0    |    0    |    0    |
|          |  zext_ln488_10_fu_1344  |    0    |    0    |    0    |
|          |  zext_ln1070_7_fu_1348  |    0    |    0    |    0    |
|          |  zext_ln1072_9_fu_1351  |    0    |    0    |    0    |
|          |  zext_ln488_11_fu_1360  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1373   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1377  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1381  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1385  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1389  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1393  |    0    |    0    |    0    |
|          |  zext_ln1146_6_fu_1411  |    0    |    0    |    0    |
|          |   zext_ln657_5_fu_1415  |    0    |    0    |    0    |
|          |  zext_ln1147_6_fu_1432  |    0    |    0    |    0    |
|          |   zext_ln223_6_fu_1442  |    0    |    0    |    0    |
|          |   zext_ln657_6_fu_1458  |    0    |    0    |    0    |
|          |   zext_ln657_7_fu_1480  |    0    |    0    |    0    |
|          |   zext_ln657_8_fu_1490  |    0    |    0    |    0    |
|          |  zext_ln1069_2_fu_1520  |    0    |    0    |    0    |
|          |  zext_ln1147_7_fu_1548  |    0    |    0    |    0    |
|          |  zext_ln1147_8_fu_1552  |    0    |    0    |    0    |
|          |   zext_ln488_3_fu_1754  |    0    |    0    |    0    |
|          |   zext_ln488_4_fu_1759  |    0    |    0    |    0    |
|          |   zext_ln657_9_fu_1774  |    0    |    0    |    0    |
|          |  zext_ln657_10_fu_1777  |    0    |    0    |    0    |
|          |   zext_ln1069_fu_1796   |    0    |    0    |    0    |
|          |  zext_ln1072_3_fu_1800  |    0    |    0    |    0    |
|          |   zext_ln488_5_fu_1820  |    0    |    0    |    0    |
|          |   zext_ln488_2_fu_1824  |    0    |    0    |    0    |
|          |  zext_ln1146_7_fu_1828  |    0    |    0    |    0    |
|          |  zext_ln657_11_fu_1831  |    0    |    0    |    0    |
|          |  zext_ln657_12_fu_1839  |    0    |    0    |    0    |
|          |  zext_ln1069_1_fu_1868  |    0    |    0    |    0    |
|          |  zext_ln1072_4_fu_1872  |    0    |    0    |    0    |
|          |  zext_ln1146_8_fu_1902  |    0    |    0    |    0    |
|          |  zext_ln657_13_fu_1906  |    0    |    0    |    0    |
|          |  zext_ln657_14_fu_1914  |    0    |    0    |    0    |
|          |  zext_ln1070_3_fu_1944  |    0    |    0    |    0    |
|          |  zext_ln1072_5_fu_1948  |    0    |    0    |    0    |
|          |  zext_ln1146_9_fu_2026  |    0    |    0    |    0    |
|          |  zext_ln1146_10_fu_2029 |    0    |    0    |    0    |
|          |  zext_ln1146_11_fu_2044 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_721   |    0    |    0    |    0    |
|          |      r_V_21_fu_730      |    0    |    0    |    0    |
|          |       z1_V_fu_780       |    0    |    0    |    0    |
|          |        sf_fu_787        |    0    |    0    |    0    |
|          |       tmp_7_fu_796      |    0    |    0    |    0    |
|          |        lhs_fu_816       |    0    |    0    |    0    |
|          |        eZ_fu_889        |    0    |    0    |    0    |
|          |       lhs_2_fu_897      |    0    |    0    |    0    |
|          |       rhs_3_fu_930      |    0    |    0    |    0    |
|          |       z3_V_fu_962       |    0    |    0    |    0    |
|          |       eZ_1_fu_982       |    0    |    0    |    0    |
|          |       lhs_4_fu_991      |    0    |    0    |    0    |
|          |      rhs_6_fu_1012      |    0    |    0    |    0    |
|          |       eZ_2_fu_1074      |    0    |    0    |    0    |
|          |      lhs_6_fu_1082      |    0    |    0    |    0    |
|          |      rhs_9_fu_1103      |    0    |    0    |    0    |
|          |       eZ_3_fu_1162      |    0    |    0    |    0    |
|bitconcatenate|      lhs_8_fu_1169      |    0    |    0    |    0    |
|          |      rhs_12_fu_1190     |    0    |    0    |    0    |
|          |       eZ_4_fu_1249      |    0    |    0    |    0    |
|          |      lhs_10_fu_1256     |    0    |    0    |    0    |
|          |      rhs_15_fu_1277     |    0    |    0    |    0    |
|          |       eZ_5_fu_1397      |    0    |    0    |    0    |
|          |      lhs_12_fu_1404     |    0    |    0    |    0    |
|          |      rhs_18_fu_1425     |    0    |    0    |    0    |
|          |      lhs_V_fu_1540      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1572     |    0    |    0    |    0    |
|          |      rhs_19_fu_1629     |    0    |    0    |    0    |
|          |     ret_V_34_fu_1787    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1859  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1892     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_2018     |    0    |    0    |    0    |
|          |    trunc_ln3_fu_2036    |    0    |    0    |    0    |
|          |  trunc_ln1146_1_fu_2051 |    0    |    0    |    0    |
|          |   p_Result_15_fu_2172   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln657_fu_1364   |    0    |    0    |    0    |
|          |   sext_ln1146_fu_1579   |    0    |    0    |    0    |
|   sext   |  sext_ln1146_1_fu_1588  |    0    |    0    |    0    |
|          |   sext_ln1070_fu_1615   |    0    |    0    |    0    |
|          |  sext_ln1146_2_fu_1636  |    0    |    0    |    0    |
|          |   sext_ln1069_fu_1687   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    36   |    0    |   5517  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                           |   FF   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                      Elog2_V_reg_2508                                                     |   90   |
|                                                       Z2_V_reg_2565                                                       |    8   |
|                                                       Z3_V_reg_2572                                                       |    8   |
|                                                        Z4_reg_2577                                                        |   35   |
|                                                        a_1_reg_2347                                                       |    6   |
|                                                        a_2_reg_2364                                                       |    6   |
|                                                         a_reg_2325                                                        |    4   |
|                                                    and_ln407_1_reg_2306                                                   |    1   |
|                                                      b_exp_2_reg_2291                                                     |   12   |
|                                                     exp_Z1_V_reg_2632                                                     |   58   |
|                                                   exp_Z2P_m_1_V_reg_2617                                                  |   44   |
|                                                   icmp_ln824_1_reg_2280                                                   |    1   |
|                                                    icmp_ln824_reg_2262                                                    |    1   |
|                                                    log_sum_V_1_reg_2513                                                   |   109  |
|                                                    m_diff_hi_V_reg_2560                                                   |    8   |
|                                                     mul_ln682_reg_2318                                                    |   54   |
|                                                    p_Result_14_reg_2528                                                   |    1   |
|                                                    p_Result_s_reg_2286                                                    |    1   |
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2463|    6   |
|                   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2301                   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2478   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2483   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2488   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2493   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2503   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2468    |    4   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2473    |    6   |
|         pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2612        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2607         |    8   |
|         pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2587        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2582         |    8   |
|                                                      r_V_24_reg_2375                                                      |   89   |
|                                                      r_V_25_reg_2397                                                      |   98   |
|                                                      r_V_26_reg_2419                                                      |   93   |
|                                                      r_V_27_reg_2441                                                      |   88   |
|                                                      r_V_28_reg_2498                                                      |   83   |
|                                                        r_V_reg_2637                                                       |   100  |
|                                                     ret_V_16_reg_2523                                                     |   120  |
|                                                     ret_V_32_reg_2548                                                     |   13   |
|                                                     ret_V_33_reg_2592                                                     |   36   |
|                                                     ret_V_34_reg_2597                                                     |   43   |
|                                                      ret_V_4_reg_2358                                                     |   82   |
|                                                     sel_tmp13_reg_2312                                                    |    1   |
|                                                    sext_ln1070_reg_2533                                                   |   31   |
|                                                   sext_ln1146_2_reg_2543                                                  |   31   |
|                                                      tmp_10_reg_2430                                                      |   76   |
|                                                      tmp_11_reg_2435                                                      |    6   |
|                                                      tmp_12_reg_2446                                                      |   77   |
|                                                      tmp_13_reg_2452                                                      |   71   |
|                                                      tmp_14_reg_2457                                                      |    6   |
|                                                      tmp_17_reg_2622                                                      |   40   |
|                                                       tmp_1_reg_2391                                                      |    6   |
|                                                      tmp_24_reg_2256                                                      |   52   |
|                                                       tmp_3_reg_2402                                                      |   87   |
|                                                       tmp_4_reg_2408                                                      |   81   |
|                                                       tmp_5_reg_2413                                                      |    6   |
|                                                       tmp_6_reg_2424                                                      |   82   |
|                                                       tmp_8_reg_2353                                                      |   67   |
|                                                       tmp_9_reg_2336                                                      |    1   |
|                                                       tmp_s_reg_2386                                                      |   86   |
|                                                     trunc_ln1_reg_2518                                                    |   73   |
|                                                     trunc_ln2_reg_2538                                                    |   59   |
|                                                   trunc_ln657_1_reg_2555                                                  |   59   |
|                                                   trunc_ln657_2_reg_2627                                                  |   36   |
|                                                   trunc_ln657_3_reg_2370                                                  |   76   |
|                                                    trunc_ln657_reg_2331                                                   |   50   |
|                                                   trunc_ln657_s_reg_2602                                                  |   20   |
|                                                      x_is_1_reg_2267                                                      |    1   |
|                                                      x_is_p1_reg_2274                                                     |    1   |
|                                                       z2_V_reg_2341                                                       |   73   |
|                                                       z4_V_reg_2380                                                       |   92   |
|                                                    zext_ln488_reg_2296                                                    |   64   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                           Total                                                           |  2787  |
+---------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_403 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_520 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_545 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_558 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_2245    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  ||  6.904  ||   131   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |    0   |  5517  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   131  |
|  Register |    -   |    -   |  2787  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |    6   |  2787  |  5648  |
+-----------+--------+--------+--------+--------+
