ASIC_IS_RN50,FUNC_0
CHIP_R300,VAR_0
CHIP_RS200,VAR_1
CHIP_RV280,VAR_2
DRM_DEBUG_KMS,FUNC_1
R200_SURF_TILE_COLOR_MACRO,VAR_3
R200_SURF_TILE_COLOR_MICRO,VAR_4
R300_SURF_TILE_MACRO,VAR_5
R300_SURF_TILE_MICRO,VAR_6
RADEON_SURFACE0_INFO,VAR_7
RADEON_SURFACE0_LOWER_BOUND,VAR_8
RADEON_SURFACE0_UPPER_BOUND,VAR_9
RADEON_SURF_AP0_SWP_16BPP,VAR_10
RADEON_SURF_AP0_SWP_32BPP,VAR_11
RADEON_SURF_AP1_SWP_16BPP,VAR_12
RADEON_SURF_AP1_SWP_32BPP,VAR_13
RADEON_SURF_TILE_COLOR_BOTH,VAR_14
RADEON_SURF_TILE_COLOR_MACRO,VAR_15
RADEON_TILING_MACRO,VAR_16
RADEON_TILING_MICRO,VAR_17
RADEON_TILING_SWAP_16BIT,VAR_18
RADEON_TILING_SWAP_32BIT,VAR_19
WREG32,FUNC_2
r100_set_surface_reg,FUNC_3
rdev,VAR_20
reg,VAR_21
tiling_flags,VAR_22
pitch,VAR_23
offset,VAR_24
obj_size,VAR_25
surf_index,VAR_26
flags,VAR_27
