|switchtop
clk => switch_logic:switch.clk
clk => line1[0].CLK
clk => line1[1].CLK
clk => line1[2].CLK
clk => line1[3].CLK
clk => line2[0].CLK
clk => line2[1].CLK
clk => line2[2].CLK
clk => line2[3].CLK
clk => line2[4].CLK
clk => line2[5].CLK
clk => line2[6].CLK
clk => line2[7].CLK
clk => line2[8].CLK
clk => line2[9].CLK
clk => line2[10].CLK
clk => line2[11].CLK
clk => line2[12].CLK
clk => line2[13].CLK
clk => line2[14].CLK
clk => line2[15].CLK
clk => line2[16].CLK
clk => line2[17].CLK
clk => line2[18].CLK
clk => line2[19].CLK
clk => line2[20].CLK
clk => line2[21].CLK
clk => line2[22].CLK
clk => line2[23].CLK
clk => line2[24].CLK
clk => line2[25].CLK
clk => line2[26].CLK
clk => line2[27].CLK
clk => line2[28].CLK
clk => line2[29].CLK
clk => line2[30].CLK
clk => line2[31].CLK
reset => switch_logic:switch.reset
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line2.OUTPUTSELECT
vali[0] => line1[0].DATAIN
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line2.OUTPUTSELECT
vali[1] => line1[1].DATAIN
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line2.OUTPUTSELECT
vali[2] => line1[2].DATAIN
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line2.OUTPUTSELECT
vali[3] => line1[3].DATAIN
dati[0] => line2.DATAB
dati[1] => line2.DATAB
dati[2] => line2.DATAB
dati[3] => line2.DATAB
dati[4] => line2.DATAB
dati[5] => line2.DATAB
dati[6] => line2.DATAB
dati[7] => line2.DATAB
dati[8] => line2.DATAB
dati[9] => line2.DATAB
dati[10] => line2.DATAB
dati[11] => line2.DATAB
dati[12] => line2.DATAB
dati[13] => line2.DATAB
dati[14] => line2.DATAB
dati[15] => line2.DATAB
dati[16] => line2.DATAB
dati[17] => line2.DATAB
dati[18] => line2.DATAB
dati[19] => line2.DATAB
dati[20] => line2.DATAB
dati[21] => line2.DATAB
dati[22] => line2.DATAB
dati[23] => line2.DATAB
dati[24] => line2.DATAB
dati[25] => line2.DATAB
dati[26] => line2.DATAB
dati[27] => line2.DATAB
dati[28] => line2.DATAB
dati[29] => line2.DATAB
dati[30] => line2.DATAB
dati[31] => line2.DATAB
valo[0] <= switch_logic:switch.valo[0]
valo[1] <= switch_logic:switch.valo[1]
valo[2] <= switch_logic:switch.valo[2]
valo[3] <= switch_logic:switch.valo[3]
dato[0] <= switch_logic:switch.dato[0]
dato[1] <= switch_logic:switch.dato[1]
dato[2] <= switch_logic:switch.dato[2]
dato[3] <= switch_logic:switch.dato[3]
dato[4] <= switch_logic:switch.dato[4]
dato[5] <= switch_logic:switch.dato[5]
dato[6] <= switch_logic:switch.dato[6]
dato[7] <= switch_logic:switch.dato[7]
dato[8] <= switch_logic:switch.dato[8]
dato[9] <= switch_logic:switch.dato[9]
dato[10] <= switch_logic:switch.dato[10]
dato[11] <= switch_logic:switch.dato[11]
dato[12] <= switch_logic:switch.dato[12]
dato[13] <= switch_logic:switch.dato[13]
dato[14] <= switch_logic:switch.dato[14]
dato[15] <= switch_logic:switch.dato[15]
dato[16] <= switch_logic:switch.dato[16]
dato[17] <= switch_logic:switch.dato[17]
dato[18] <= switch_logic:switch.dato[18]
dato[19] <= switch_logic:switch.dato[19]
dato[20] <= switch_logic:switch.dato[20]
dato[21] <= switch_logic:switch.dato[21]
dato[22] <= switch_logic:switch.dato[22]
dato[23] <= switch_logic:switch.dato[23]
dato[24] <= switch_logic:switch.dato[24]
dato[25] <= switch_logic:switch.dato[25]
dato[26] <= switch_logic:switch.dato[26]
dato[27] <= switch_logic:switch.dato[27]
dato[28] <= switch_logic:switch.dato[28]
dato[29] <= switch_logic:switch.dato[29]
dato[30] <= switch_logic:switch.dato[30]
dato[31] <= switch_logic:switch.dato[31]


|switchtop|switch_logic:switch
clk => input_handler:In_1.clk
clk => input_handler:In_2.clk
clk => input_handler:In_3.clk
clk => input_handler:In_4.clk
clk => roundrobin:Out_1.clk
clk => roundrobin:Out_2.clk
clk => roundrobin:Out_3.clk
clk => roundrobin:Out_4.clk
clk => mac_learning:MAC.clock
reset => input_handler:In_1.reset
reset => input_handler:In_2.reset
reset => input_handler:In_3.reset
reset => input_handler:In_4.reset
reset => mac_learning:MAC.reset
vali[0] => input_handler:In_1.val
vali[1] => input_handler:In_2.val
vali[2] => input_handler:In_3.val
vali[3] => input_handler:In_4.val
dati[0] => input_handler:In_1.dat[7]
dati[1] => input_handler:In_1.dat[6]
dati[2] => input_handler:In_1.dat[5]
dati[3] => input_handler:In_1.dat[4]
dati[4] => input_handler:In_1.dat[3]
dati[5] => input_handler:In_1.dat[2]
dati[6] => input_handler:In_1.dat[1]
dati[7] => input_handler:In_1.dat[0]
dati[8] => input_handler:In_2.dat[7]
dati[9] => input_handler:In_2.dat[6]
dati[10] => input_handler:In_2.dat[5]
dati[11] => input_handler:In_2.dat[4]
dati[12] => input_handler:In_2.dat[3]
dati[13] => input_handler:In_2.dat[2]
dati[14] => input_handler:In_2.dat[1]
dati[15] => input_handler:In_2.dat[0]
dati[16] => input_handler:In_3.dat[7]
dati[17] => input_handler:In_3.dat[6]
dati[18] => input_handler:In_3.dat[5]
dati[19] => input_handler:In_3.dat[4]
dati[20] => input_handler:In_3.dat[3]
dati[21] => input_handler:In_3.dat[2]
dati[22] => input_handler:In_3.dat[1]
dati[23] => input_handler:In_3.dat[0]
dati[24] => input_handler:In_4.dat[7]
dati[25] => input_handler:In_4.dat[6]
dati[26] => input_handler:In_4.dat[5]
dati[27] => input_handler:In_4.dat[4]
dati[28] => input_handler:In_4.dat[3]
dati[29] => input_handler:In_4.dat[2]
dati[30] => input_handler:In_4.dat[1]
dati[31] => input_handler:In_4.dat[0]
valo[0] <= roundrobin:Out_1.valo
valo[1] <= roundrobin:Out_2.valo
valo[2] <= roundrobin:Out_3.valo
valo[3] <= roundrobin:Out_4.valo
dato[0] <= roundrobin:Out_1.dato[0]
dato[1] <= roundrobin:Out_1.dato[1]
dato[2] <= roundrobin:Out_1.dato[2]
dato[3] <= roundrobin:Out_1.dato[3]
dato[4] <= roundrobin:Out_1.dato[4]
dato[5] <= roundrobin:Out_1.dato[5]
dato[6] <= roundrobin:Out_1.dato[6]
dato[7] <= roundrobin:Out_1.dato[7]
dato[8] <= roundrobin:Out_2.dato[0]
dato[9] <= roundrobin:Out_2.dato[1]
dato[10] <= roundrobin:Out_2.dato[2]
dato[11] <= roundrobin:Out_2.dato[3]
dato[12] <= roundrobin:Out_2.dato[4]
dato[13] <= roundrobin:Out_2.dato[5]
dato[14] <= roundrobin:Out_2.dato[6]
dato[15] <= roundrobin:Out_2.dato[7]
dato[16] <= roundrobin:Out_3.dato[0]
dato[17] <= roundrobin:Out_3.dato[1]
dato[18] <= roundrobin:Out_3.dato[2]
dato[19] <= roundrobin:Out_3.dato[3]
dato[20] <= roundrobin:Out_3.dato[4]
dato[21] <= roundrobin:Out_3.dato[5]
dato[22] <= roundrobin:Out_3.dato[6]
dato[23] <= roundrobin:Out_3.dato[7]
dato[24] <= roundrobin:Out_4.dato[0]
dato[25] <= roundrobin:Out_4.dato[1]
dato[26] <= roundrobin:Out_4.dato[2]
dato[27] <= roundrobin:Out_4.dato[3]
dato[28] <= roundrobin:Out_4.dato[4]
dato[29] <= roundrobin:Out_4.dato[5]
dato[30] <= roundrobin:Out_4.dato[6]
dato[31] <= roundrobin:Out_4.dato[7]


|switchtop|switch_logic:switch|input_handler:In_1
clk => crc_parallel:CRC.clk
clk => req.CLK
clk => dont.CLK
clk => dest4.CLK
clk => dest3.CLK
clk => dest2.CLK
clk => dest1.CLK
clk => macr~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => valr.CLK
clk => datr[0].CLK
clk => datr[1].CLK
clk => datr[2].CLK
clk => datr[3].CLK
clk => datr[4].CLK
clk => datr[5].CLK
clk => datr[6].CLK
clk => datr[7].CLK
clk => buffer2k:BUF.clock
clk => out_state~3.DATAIN
clk => state~4.DATAIN
reset => crc_parallel:CRC.reset
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => crc_parallel:CRC.val
val => valr.DATAIN
val => datb[8].IN1
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
dat[7] => crc_parallel:CRC.dat[7]
dat[7] => datr[0].DATAIN
dat[6] => crc_parallel:CRC.dat[6]
dat[6] => datr[1].DATAIN
dat[5] => crc_parallel:CRC.dat[5]
dat[5] => datr[2].DATAIN
dat[4] => crc_parallel:CRC.dat[4]
dat[4] => datr[3].DATAIN
dat[3] => crc_parallel:CRC.dat[3]
dat[3] => datr[4].DATAIN
dat[2] => crc_parallel:CRC.dat[2]
dat[2] => datr[5].DATAIN
dat[1] => crc_parallel:CRC.dat[1]
dat[1] => datr[6].DATAIN
dat[0] => crc_parallel:CRC.dat[0]
dat[0] => datr[7].DATAIN
por[0] => poro[0].DATAIN
por[1] => poro[1].DATAIN
por[2] => poro[2].DATAIN
por[3] => poro[3].DATAIN
valo1 <= valo1.DB_MAX_OUTPUT_PORT_TYPE
dato1[8] <= dato1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[7] <= dato1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[6] <= dato1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[5] <= dato1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[4] <= dato1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[3] <= dato1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[2] <= dato1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[1] <= dato1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[0] <= dato1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo2 <= valo2.DB_MAX_OUTPUT_PORT_TYPE
dato2[8] <= dato2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[7] <= dato2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[6] <= dato2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[5] <= dato2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[4] <= dato2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[3] <= dato2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[2] <= dato2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[1] <= dato2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[0] <= dato2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo3 <= valo3.DB_MAX_OUTPUT_PORT_TYPE
dato3[8] <= dato3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[7] <= dato3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[6] <= dato3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[5] <= dato3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[4] <= dato3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[3] <= dato3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[2] <= dato3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[1] <= dato3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[0] <= dato3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo4 <= valo4.DB_MAX_OUTPUT_PORT_TYPE
dato4[8] <= dato4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[7] <= dato4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[6] <= dato4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[5] <= dato4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[4] <= dato4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[3] <= dato4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[2] <= dato4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[1] <= dato4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[0] <= dato4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
macr <= macr~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_addr[0] <= src_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[1] <= src_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[2] <= src_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[3] <= src_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[4] <= src_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[5] <= src_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[6] <= src_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[7] <= src_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[8] <= src_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[9] <= src_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[10] <= src_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[11] <= src_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[12] <= src_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[13] <= src_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[14] <= src_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[15] <= src_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[16] <= src_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[17] <= src_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[18] <= src_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[19] <= src_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[20] <= src_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[21] <= src_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[22] <= src_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[23] <= src_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[24] <= src_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[25] <= src_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[26] <= src_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[27] <= src_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[28] <= src_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[29] <= src_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[30] <= src_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[31] <= src_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[32] <= src_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[33] <= src_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[34] <= src_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[35] <= src_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[36] <= src_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[37] <= src_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[38] <= src_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[39] <= src_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[40] <= src_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[41] <= src_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[42] <= src_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[43] <= src_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[44] <= src_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[45] <= src_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[46] <= src_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[47] <= src_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[0] <= dst_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[1] <= dst_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[2] <= dst_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[3] <= dst_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[4] <= dst_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[5] <= dst_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[6] <= dst_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[7] <= dst_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[8] <= dst_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[9] <= dst_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[10] <= dst_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[11] <= dst_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[12] <= dst_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[13] <= dst_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[14] <= dst_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[15] <= dst_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[16] <= dst_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[17] <= dst_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[18] <= dst_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[19] <= dst_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[20] <= dst_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[21] <= dst_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[22] <= dst_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[23] <= dst_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[24] <= dst_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[25] <= dst_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[26] <= dst_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[27] <= dst_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[28] <= dst_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[29] <= dst_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[30] <= dst_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[31] <= dst_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[32] <= dst_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[33] <= dst_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[34] <= dst_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[35] <= dst_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[36] <= dst_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[37] <= dst_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[38] <= dst_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[39] <= dst_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[40] <= dst_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[41] <= dst_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[42] <= dst_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[43] <= dst_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[44] <= dst_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[45] <= dst_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[46] <= dst_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[47] <= dst_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
poro[0] <= por[0].DB_MAX_OUTPUT_PORT_TYPE
poro[1] <= por[1].DB_MAX_OUTPUT_PORT_TYPE
poro[2] <= por[2].DB_MAX_OUTPUT_PORT_TYPE
poro[3] <= por[3].DB_MAX_OUTPUT_PORT_TYPE
dest[0] => dest1.DATAB
dest[1] => dest2.DATAB
dest[2] => dest3.DATAB
dest[3] => dest4.DATAB
macv => dest1.OUTPUTSELECT
macv => dest2.OUTPUTSELECT
macv => dest3.OUTPUTSELECT
macv => dest4.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => macr.DATAB


|switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => out_val~reg0.CLK
clk => out_err~reg0.CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
clk => R[16].CLK
clk => R[17].CLK
clk => R[18].CLK
clk => R[19].CLK
clk => R[20].CLK
clk => R[21].CLK
clk => R[22].CLK
clk => R[23].CLK
clk => R[24].CLK
clk => R[25].CLK
clk => R[26].CLK
clk => R[27].CLK
clk => R[28].CLK
clk => R[29].CLK
clk => R[30].CLK
clk => R[31].CLK
clk => state.FIN.CLK
clk => state.RUN.CLK
clk => state.REST.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => val_reg.CLK
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => out_err.OUTPUTSELECT
reset => out_val.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => state.FIN.IN1
reset => state.RUN.IN1
reset => state.REST.PRESET
reset => state.REST.IN1
reset => state.RUN.IN1
reset => state.FIN.IN1
val => counter.IN1
val => val_reg.DATAIN
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => state_machine.IN1
dat[7] => data.DATAA
dat[7] => data.DATAB
dat[6] => data.DATAA
dat[6] => data.DATAB
dat[5] => data.DATAA
dat[5] => data.DATAB
dat[4] => data.DATAA
dat[4] => data.DATAB
dat[3] => data.DATAA
dat[3] => data.DATAB
dat[2] => data.DATAA
dat[2] => data.DATAB
dat[1] => data.DATAA
dat[1] => data.DATAB
dat[0] => data.DATAA
dat[0] => data.DATAB
out_val <= out_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_err <= out_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component
data[0] => scfifo_8s91:auto_generated.data[0]
data[1] => scfifo_8s91:auto_generated.data[1]
data[2] => scfifo_8s91:auto_generated.data[2]
data[3] => scfifo_8s91:auto_generated.data[3]
data[4] => scfifo_8s91:auto_generated.data[4]
data[5] => scfifo_8s91:auto_generated.data[5]
data[6] => scfifo_8s91:auto_generated.data[6]
data[7] => scfifo_8s91:auto_generated.data[7]
data[8] => scfifo_8s91:auto_generated.data[8]
q[0] <= scfifo_8s91:auto_generated.q[0]
q[1] <= scfifo_8s91:auto_generated.q[1]
q[2] <= scfifo_8s91:auto_generated.q[2]
q[3] <= scfifo_8s91:auto_generated.q[3]
q[4] <= scfifo_8s91:auto_generated.q[4]
q[5] <= scfifo_8s91:auto_generated.q[5]
q[6] <= scfifo_8s91:auto_generated.q[6]
q[7] <= scfifo_8s91:auto_generated.q[7]
q[8] <= scfifo_8s91:auto_generated.q[8]
wrreq => scfifo_8s91:auto_generated.wrreq
rdreq => scfifo_8s91:auto_generated.rdreq
clock => scfifo_8s91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8s91:auto_generated.empty
full <= scfifo_8s91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8s91:auto_generated.usedw[0]
usedw[1] <= scfifo_8s91:auto_generated.usedw[1]
usedw[2] <= scfifo_8s91:auto_generated.usedw[2]
usedw[3] <= scfifo_8s91:auto_generated.usedw[3]
usedw[4] <= scfifo_8s91:auto_generated.usedw[4]
usedw[5] <= scfifo_8s91:auto_generated.usedw[5]
usedw[6] <= scfifo_8s91:auto_generated.usedw[6]
usedw[7] <= scfifo_8s91:auto_generated.usedw[7]
usedw[8] <= scfifo_8s91:auto_generated.usedw[8]
usedw[9] <= scfifo_8s91:auto_generated.usedw[9]
usedw[10] <= scfifo_8s91:auto_generated.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated
clock => a_dpfifo_f2a1:dpfifo.clock
data[0] => a_dpfifo_f2a1:dpfifo.data[0]
data[1] => a_dpfifo_f2a1:dpfifo.data[1]
data[2] => a_dpfifo_f2a1:dpfifo.data[2]
data[3] => a_dpfifo_f2a1:dpfifo.data[3]
data[4] => a_dpfifo_f2a1:dpfifo.data[4]
data[5] => a_dpfifo_f2a1:dpfifo.data[5]
data[6] => a_dpfifo_f2a1:dpfifo.data[6]
data[7] => a_dpfifo_f2a1:dpfifo.data[7]
data[8] => a_dpfifo_f2a1:dpfifo.data[8]
empty <= a_dpfifo_f2a1:dpfifo.empty
full <= a_dpfifo_f2a1:dpfifo.full
q[0] <= a_dpfifo_f2a1:dpfifo.q[0]
q[1] <= a_dpfifo_f2a1:dpfifo.q[1]
q[2] <= a_dpfifo_f2a1:dpfifo.q[2]
q[3] <= a_dpfifo_f2a1:dpfifo.q[3]
q[4] <= a_dpfifo_f2a1:dpfifo.q[4]
q[5] <= a_dpfifo_f2a1:dpfifo.q[5]
q[6] <= a_dpfifo_f2a1:dpfifo.q[6]
q[7] <= a_dpfifo_f2a1:dpfifo.q[7]
q[8] <= a_dpfifo_f2a1:dpfifo.q[8]
rdreq => a_dpfifo_f2a1:dpfifo.rreq
usedw[0] <= a_dpfifo_f2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_f2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_f2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_f2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_f2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_f2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_f2a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_f2a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_f2a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_f2a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_f2a1:dpfifo.usedw[10]
wrreq => a_dpfifo_f2a1:dpfifo.wreq


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo
clock => a_fefifo_raf:fifo_state.clock
clock => altsyncram_15t1:FIFOram.clock0
clock => altsyncram_15t1:FIFOram.clock1
clock => cntr_slb:rd_ptr_count.clock
clock => cntr_slb:wr_ptr.clock
data[0] => altsyncram_15t1:FIFOram.data_a[0]
data[1] => altsyncram_15t1:FIFOram.data_a[1]
data[2] => altsyncram_15t1:FIFOram.data_a[2]
data[3] => altsyncram_15t1:FIFOram.data_a[3]
data[4] => altsyncram_15t1:FIFOram.data_a[4]
data[5] => altsyncram_15t1:FIFOram.data_a[5]
data[6] => altsyncram_15t1:FIFOram.data_a[6]
data[7] => altsyncram_15t1:FIFOram.data_a[7]
data[8] => altsyncram_15t1:FIFOram.data_a[8]
empty <= a_fefifo_raf:fifo_state.empty
full <= a_fefifo_raf:fifo_state.full
q[0] <= altsyncram_15t1:FIFOram.q_b[0]
q[1] <= altsyncram_15t1:FIFOram.q_b[1]
q[2] <= altsyncram_15t1:FIFOram.q_b[2]
q[3] <= altsyncram_15t1:FIFOram.q_b[3]
q[4] <= altsyncram_15t1:FIFOram.q_b[4]
q[5] <= altsyncram_15t1:FIFOram.q_b[5]
q[6] <= altsyncram_15t1:FIFOram.q_b[6]
q[7] <= altsyncram_15t1:FIFOram.q_b[7]
q[8] <= altsyncram_15t1:FIFOram.q_b[8]
rreq => a_fefifo_raf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_raf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_slb:rd_ptr_count.sclr
sclr => cntr_slb:wr_ptr.sclr
usedw[0] <= a_fefifo_raf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_raf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_raf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_raf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_raf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_raf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_raf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_raf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_raf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_raf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_raf:fifo_state.usedw_out[10]
wreq => a_fefifo_raf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_2
clk => crc_parallel:CRC.clk
clk => req.CLK
clk => dont.CLK
clk => dest4.CLK
clk => dest3.CLK
clk => dest2.CLK
clk => dest1.CLK
clk => macr~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => valr.CLK
clk => datr[0].CLK
clk => datr[1].CLK
clk => datr[2].CLK
clk => datr[3].CLK
clk => datr[4].CLK
clk => datr[5].CLK
clk => datr[6].CLK
clk => datr[7].CLK
clk => buffer2k:BUF.clock
clk => out_state~3.DATAIN
clk => state~4.DATAIN
reset => crc_parallel:CRC.reset
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => crc_parallel:CRC.val
val => valr.DATAIN
val => datb[8].IN1
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
dat[7] => crc_parallel:CRC.dat[7]
dat[7] => datr[0].DATAIN
dat[6] => crc_parallel:CRC.dat[6]
dat[6] => datr[1].DATAIN
dat[5] => crc_parallel:CRC.dat[5]
dat[5] => datr[2].DATAIN
dat[4] => crc_parallel:CRC.dat[4]
dat[4] => datr[3].DATAIN
dat[3] => crc_parallel:CRC.dat[3]
dat[3] => datr[4].DATAIN
dat[2] => crc_parallel:CRC.dat[2]
dat[2] => datr[5].DATAIN
dat[1] => crc_parallel:CRC.dat[1]
dat[1] => datr[6].DATAIN
dat[0] => crc_parallel:CRC.dat[0]
dat[0] => datr[7].DATAIN
por[0] => poro[0].DATAIN
por[1] => poro[1].DATAIN
por[2] => poro[2].DATAIN
por[3] => poro[3].DATAIN
valo1 <= valo1.DB_MAX_OUTPUT_PORT_TYPE
dato1[8] <= dato1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[7] <= dato1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[6] <= dato1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[5] <= dato1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[4] <= dato1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[3] <= dato1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[2] <= dato1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[1] <= dato1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[0] <= dato1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo2 <= valo2.DB_MAX_OUTPUT_PORT_TYPE
dato2[8] <= dato2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[7] <= dato2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[6] <= dato2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[5] <= dato2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[4] <= dato2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[3] <= dato2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[2] <= dato2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[1] <= dato2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[0] <= dato2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo3 <= valo3.DB_MAX_OUTPUT_PORT_TYPE
dato3[8] <= dato3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[7] <= dato3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[6] <= dato3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[5] <= dato3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[4] <= dato3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[3] <= dato3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[2] <= dato3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[1] <= dato3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[0] <= dato3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo4 <= valo4.DB_MAX_OUTPUT_PORT_TYPE
dato4[8] <= dato4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[7] <= dato4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[6] <= dato4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[5] <= dato4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[4] <= dato4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[3] <= dato4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[2] <= dato4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[1] <= dato4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[0] <= dato4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
macr <= macr~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_addr[0] <= src_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[1] <= src_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[2] <= src_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[3] <= src_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[4] <= src_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[5] <= src_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[6] <= src_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[7] <= src_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[8] <= src_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[9] <= src_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[10] <= src_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[11] <= src_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[12] <= src_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[13] <= src_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[14] <= src_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[15] <= src_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[16] <= src_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[17] <= src_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[18] <= src_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[19] <= src_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[20] <= src_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[21] <= src_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[22] <= src_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[23] <= src_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[24] <= src_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[25] <= src_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[26] <= src_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[27] <= src_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[28] <= src_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[29] <= src_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[30] <= src_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[31] <= src_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[32] <= src_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[33] <= src_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[34] <= src_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[35] <= src_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[36] <= src_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[37] <= src_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[38] <= src_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[39] <= src_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[40] <= src_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[41] <= src_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[42] <= src_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[43] <= src_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[44] <= src_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[45] <= src_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[46] <= src_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[47] <= src_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[0] <= dst_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[1] <= dst_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[2] <= dst_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[3] <= dst_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[4] <= dst_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[5] <= dst_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[6] <= dst_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[7] <= dst_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[8] <= dst_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[9] <= dst_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[10] <= dst_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[11] <= dst_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[12] <= dst_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[13] <= dst_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[14] <= dst_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[15] <= dst_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[16] <= dst_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[17] <= dst_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[18] <= dst_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[19] <= dst_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[20] <= dst_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[21] <= dst_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[22] <= dst_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[23] <= dst_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[24] <= dst_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[25] <= dst_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[26] <= dst_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[27] <= dst_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[28] <= dst_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[29] <= dst_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[30] <= dst_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[31] <= dst_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[32] <= dst_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[33] <= dst_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[34] <= dst_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[35] <= dst_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[36] <= dst_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[37] <= dst_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[38] <= dst_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[39] <= dst_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[40] <= dst_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[41] <= dst_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[42] <= dst_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[43] <= dst_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[44] <= dst_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[45] <= dst_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[46] <= dst_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[47] <= dst_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
poro[0] <= por[0].DB_MAX_OUTPUT_PORT_TYPE
poro[1] <= por[1].DB_MAX_OUTPUT_PORT_TYPE
poro[2] <= por[2].DB_MAX_OUTPUT_PORT_TYPE
poro[3] <= por[3].DB_MAX_OUTPUT_PORT_TYPE
dest[0] => dest1.DATAB
dest[1] => dest2.DATAB
dest[2] => dest3.DATAB
dest[3] => dest4.DATAB
macv => dest1.OUTPUTSELECT
macv => dest2.OUTPUTSELECT
macv => dest3.OUTPUTSELECT
macv => dest4.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => macr.DATAB


|switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => out_val~reg0.CLK
clk => out_err~reg0.CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
clk => R[16].CLK
clk => R[17].CLK
clk => R[18].CLK
clk => R[19].CLK
clk => R[20].CLK
clk => R[21].CLK
clk => R[22].CLK
clk => R[23].CLK
clk => R[24].CLK
clk => R[25].CLK
clk => R[26].CLK
clk => R[27].CLK
clk => R[28].CLK
clk => R[29].CLK
clk => R[30].CLK
clk => R[31].CLK
clk => state.FIN.CLK
clk => state.RUN.CLK
clk => state.REST.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => val_reg.CLK
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => out_err.OUTPUTSELECT
reset => out_val.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => state.FIN.IN1
reset => state.RUN.IN1
reset => state.REST.PRESET
reset => state.REST.IN1
reset => state.RUN.IN1
reset => state.FIN.IN1
val => counter.IN1
val => val_reg.DATAIN
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => state_machine.IN1
dat[7] => data.DATAA
dat[7] => data.DATAB
dat[6] => data.DATAA
dat[6] => data.DATAB
dat[5] => data.DATAA
dat[5] => data.DATAB
dat[4] => data.DATAA
dat[4] => data.DATAB
dat[3] => data.DATAA
dat[3] => data.DATAB
dat[2] => data.DATAA
dat[2] => data.DATAB
dat[1] => data.DATAA
dat[1] => data.DATAB
dat[0] => data.DATAA
dat[0] => data.DATAB
out_val <= out_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_err <= out_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component
data[0] => scfifo_8s91:auto_generated.data[0]
data[1] => scfifo_8s91:auto_generated.data[1]
data[2] => scfifo_8s91:auto_generated.data[2]
data[3] => scfifo_8s91:auto_generated.data[3]
data[4] => scfifo_8s91:auto_generated.data[4]
data[5] => scfifo_8s91:auto_generated.data[5]
data[6] => scfifo_8s91:auto_generated.data[6]
data[7] => scfifo_8s91:auto_generated.data[7]
data[8] => scfifo_8s91:auto_generated.data[8]
q[0] <= scfifo_8s91:auto_generated.q[0]
q[1] <= scfifo_8s91:auto_generated.q[1]
q[2] <= scfifo_8s91:auto_generated.q[2]
q[3] <= scfifo_8s91:auto_generated.q[3]
q[4] <= scfifo_8s91:auto_generated.q[4]
q[5] <= scfifo_8s91:auto_generated.q[5]
q[6] <= scfifo_8s91:auto_generated.q[6]
q[7] <= scfifo_8s91:auto_generated.q[7]
q[8] <= scfifo_8s91:auto_generated.q[8]
wrreq => scfifo_8s91:auto_generated.wrreq
rdreq => scfifo_8s91:auto_generated.rdreq
clock => scfifo_8s91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8s91:auto_generated.empty
full <= scfifo_8s91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8s91:auto_generated.usedw[0]
usedw[1] <= scfifo_8s91:auto_generated.usedw[1]
usedw[2] <= scfifo_8s91:auto_generated.usedw[2]
usedw[3] <= scfifo_8s91:auto_generated.usedw[3]
usedw[4] <= scfifo_8s91:auto_generated.usedw[4]
usedw[5] <= scfifo_8s91:auto_generated.usedw[5]
usedw[6] <= scfifo_8s91:auto_generated.usedw[6]
usedw[7] <= scfifo_8s91:auto_generated.usedw[7]
usedw[8] <= scfifo_8s91:auto_generated.usedw[8]
usedw[9] <= scfifo_8s91:auto_generated.usedw[9]
usedw[10] <= scfifo_8s91:auto_generated.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated
clock => a_dpfifo_f2a1:dpfifo.clock
data[0] => a_dpfifo_f2a1:dpfifo.data[0]
data[1] => a_dpfifo_f2a1:dpfifo.data[1]
data[2] => a_dpfifo_f2a1:dpfifo.data[2]
data[3] => a_dpfifo_f2a1:dpfifo.data[3]
data[4] => a_dpfifo_f2a1:dpfifo.data[4]
data[5] => a_dpfifo_f2a1:dpfifo.data[5]
data[6] => a_dpfifo_f2a1:dpfifo.data[6]
data[7] => a_dpfifo_f2a1:dpfifo.data[7]
data[8] => a_dpfifo_f2a1:dpfifo.data[8]
empty <= a_dpfifo_f2a1:dpfifo.empty
full <= a_dpfifo_f2a1:dpfifo.full
q[0] <= a_dpfifo_f2a1:dpfifo.q[0]
q[1] <= a_dpfifo_f2a1:dpfifo.q[1]
q[2] <= a_dpfifo_f2a1:dpfifo.q[2]
q[3] <= a_dpfifo_f2a1:dpfifo.q[3]
q[4] <= a_dpfifo_f2a1:dpfifo.q[4]
q[5] <= a_dpfifo_f2a1:dpfifo.q[5]
q[6] <= a_dpfifo_f2a1:dpfifo.q[6]
q[7] <= a_dpfifo_f2a1:dpfifo.q[7]
q[8] <= a_dpfifo_f2a1:dpfifo.q[8]
rdreq => a_dpfifo_f2a1:dpfifo.rreq
usedw[0] <= a_dpfifo_f2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_f2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_f2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_f2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_f2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_f2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_f2a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_f2a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_f2a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_f2a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_f2a1:dpfifo.usedw[10]
wrreq => a_dpfifo_f2a1:dpfifo.wreq


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo
clock => a_fefifo_raf:fifo_state.clock
clock => altsyncram_15t1:FIFOram.clock0
clock => altsyncram_15t1:FIFOram.clock1
clock => cntr_slb:rd_ptr_count.clock
clock => cntr_slb:wr_ptr.clock
data[0] => altsyncram_15t1:FIFOram.data_a[0]
data[1] => altsyncram_15t1:FIFOram.data_a[1]
data[2] => altsyncram_15t1:FIFOram.data_a[2]
data[3] => altsyncram_15t1:FIFOram.data_a[3]
data[4] => altsyncram_15t1:FIFOram.data_a[4]
data[5] => altsyncram_15t1:FIFOram.data_a[5]
data[6] => altsyncram_15t1:FIFOram.data_a[6]
data[7] => altsyncram_15t1:FIFOram.data_a[7]
data[8] => altsyncram_15t1:FIFOram.data_a[8]
empty <= a_fefifo_raf:fifo_state.empty
full <= a_fefifo_raf:fifo_state.full
q[0] <= altsyncram_15t1:FIFOram.q_b[0]
q[1] <= altsyncram_15t1:FIFOram.q_b[1]
q[2] <= altsyncram_15t1:FIFOram.q_b[2]
q[3] <= altsyncram_15t1:FIFOram.q_b[3]
q[4] <= altsyncram_15t1:FIFOram.q_b[4]
q[5] <= altsyncram_15t1:FIFOram.q_b[5]
q[6] <= altsyncram_15t1:FIFOram.q_b[6]
q[7] <= altsyncram_15t1:FIFOram.q_b[7]
q[8] <= altsyncram_15t1:FIFOram.q_b[8]
rreq => a_fefifo_raf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_raf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_slb:rd_ptr_count.sclr
sclr => cntr_slb:wr_ptr.sclr
usedw[0] <= a_fefifo_raf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_raf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_raf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_raf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_raf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_raf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_raf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_raf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_raf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_raf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_raf:fifo_state.usedw_out[10]
wreq => a_fefifo_raf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_3
clk => crc_parallel:CRC.clk
clk => req.CLK
clk => dont.CLK
clk => dest4.CLK
clk => dest3.CLK
clk => dest2.CLK
clk => dest1.CLK
clk => macr~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => valr.CLK
clk => datr[0].CLK
clk => datr[1].CLK
clk => datr[2].CLK
clk => datr[3].CLK
clk => datr[4].CLK
clk => datr[5].CLK
clk => datr[6].CLK
clk => datr[7].CLK
clk => buffer2k:BUF.clock
clk => out_state~3.DATAIN
clk => state~4.DATAIN
reset => crc_parallel:CRC.reset
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => crc_parallel:CRC.val
val => valr.DATAIN
val => datb[8].IN1
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
dat[7] => crc_parallel:CRC.dat[7]
dat[7] => datr[0].DATAIN
dat[6] => crc_parallel:CRC.dat[6]
dat[6] => datr[1].DATAIN
dat[5] => crc_parallel:CRC.dat[5]
dat[5] => datr[2].DATAIN
dat[4] => crc_parallel:CRC.dat[4]
dat[4] => datr[3].DATAIN
dat[3] => crc_parallel:CRC.dat[3]
dat[3] => datr[4].DATAIN
dat[2] => crc_parallel:CRC.dat[2]
dat[2] => datr[5].DATAIN
dat[1] => crc_parallel:CRC.dat[1]
dat[1] => datr[6].DATAIN
dat[0] => crc_parallel:CRC.dat[0]
dat[0] => datr[7].DATAIN
por[0] => poro[0].DATAIN
por[1] => poro[1].DATAIN
por[2] => poro[2].DATAIN
por[3] => poro[3].DATAIN
valo1 <= valo1.DB_MAX_OUTPUT_PORT_TYPE
dato1[8] <= dato1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[7] <= dato1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[6] <= dato1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[5] <= dato1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[4] <= dato1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[3] <= dato1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[2] <= dato1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[1] <= dato1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[0] <= dato1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo2 <= valo2.DB_MAX_OUTPUT_PORT_TYPE
dato2[8] <= dato2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[7] <= dato2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[6] <= dato2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[5] <= dato2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[4] <= dato2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[3] <= dato2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[2] <= dato2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[1] <= dato2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[0] <= dato2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo3 <= valo3.DB_MAX_OUTPUT_PORT_TYPE
dato3[8] <= dato3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[7] <= dato3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[6] <= dato3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[5] <= dato3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[4] <= dato3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[3] <= dato3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[2] <= dato3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[1] <= dato3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[0] <= dato3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo4 <= valo4.DB_MAX_OUTPUT_PORT_TYPE
dato4[8] <= dato4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[7] <= dato4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[6] <= dato4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[5] <= dato4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[4] <= dato4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[3] <= dato4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[2] <= dato4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[1] <= dato4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[0] <= dato4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
macr <= macr~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_addr[0] <= src_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[1] <= src_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[2] <= src_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[3] <= src_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[4] <= src_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[5] <= src_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[6] <= src_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[7] <= src_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[8] <= src_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[9] <= src_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[10] <= src_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[11] <= src_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[12] <= src_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[13] <= src_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[14] <= src_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[15] <= src_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[16] <= src_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[17] <= src_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[18] <= src_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[19] <= src_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[20] <= src_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[21] <= src_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[22] <= src_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[23] <= src_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[24] <= src_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[25] <= src_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[26] <= src_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[27] <= src_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[28] <= src_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[29] <= src_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[30] <= src_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[31] <= src_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[32] <= src_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[33] <= src_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[34] <= src_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[35] <= src_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[36] <= src_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[37] <= src_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[38] <= src_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[39] <= src_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[40] <= src_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[41] <= src_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[42] <= src_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[43] <= src_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[44] <= src_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[45] <= src_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[46] <= src_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[47] <= src_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[0] <= dst_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[1] <= dst_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[2] <= dst_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[3] <= dst_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[4] <= dst_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[5] <= dst_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[6] <= dst_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[7] <= dst_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[8] <= dst_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[9] <= dst_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[10] <= dst_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[11] <= dst_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[12] <= dst_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[13] <= dst_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[14] <= dst_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[15] <= dst_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[16] <= dst_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[17] <= dst_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[18] <= dst_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[19] <= dst_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[20] <= dst_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[21] <= dst_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[22] <= dst_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[23] <= dst_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[24] <= dst_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[25] <= dst_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[26] <= dst_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[27] <= dst_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[28] <= dst_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[29] <= dst_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[30] <= dst_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[31] <= dst_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[32] <= dst_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[33] <= dst_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[34] <= dst_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[35] <= dst_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[36] <= dst_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[37] <= dst_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[38] <= dst_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[39] <= dst_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[40] <= dst_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[41] <= dst_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[42] <= dst_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[43] <= dst_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[44] <= dst_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[45] <= dst_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[46] <= dst_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[47] <= dst_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
poro[0] <= por[0].DB_MAX_OUTPUT_PORT_TYPE
poro[1] <= por[1].DB_MAX_OUTPUT_PORT_TYPE
poro[2] <= por[2].DB_MAX_OUTPUT_PORT_TYPE
poro[3] <= por[3].DB_MAX_OUTPUT_PORT_TYPE
dest[0] => dest1.DATAB
dest[1] => dest2.DATAB
dest[2] => dest3.DATAB
dest[3] => dest4.DATAB
macv => dest1.OUTPUTSELECT
macv => dest2.OUTPUTSELECT
macv => dest3.OUTPUTSELECT
macv => dest4.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => macr.DATAB


|switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => out_val~reg0.CLK
clk => out_err~reg0.CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
clk => R[16].CLK
clk => R[17].CLK
clk => R[18].CLK
clk => R[19].CLK
clk => R[20].CLK
clk => R[21].CLK
clk => R[22].CLK
clk => R[23].CLK
clk => R[24].CLK
clk => R[25].CLK
clk => R[26].CLK
clk => R[27].CLK
clk => R[28].CLK
clk => R[29].CLK
clk => R[30].CLK
clk => R[31].CLK
clk => state.FIN.CLK
clk => state.RUN.CLK
clk => state.REST.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => val_reg.CLK
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => out_err.OUTPUTSELECT
reset => out_val.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => state.FIN.IN1
reset => state.RUN.IN1
reset => state.REST.PRESET
reset => state.REST.IN1
reset => state.RUN.IN1
reset => state.FIN.IN1
val => counter.IN1
val => val_reg.DATAIN
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => state_machine.IN1
dat[7] => data.DATAA
dat[7] => data.DATAB
dat[6] => data.DATAA
dat[6] => data.DATAB
dat[5] => data.DATAA
dat[5] => data.DATAB
dat[4] => data.DATAA
dat[4] => data.DATAB
dat[3] => data.DATAA
dat[3] => data.DATAB
dat[2] => data.DATAA
dat[2] => data.DATAB
dat[1] => data.DATAA
dat[1] => data.DATAB
dat[0] => data.DATAA
dat[0] => data.DATAB
out_val <= out_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_err <= out_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component
data[0] => scfifo_8s91:auto_generated.data[0]
data[1] => scfifo_8s91:auto_generated.data[1]
data[2] => scfifo_8s91:auto_generated.data[2]
data[3] => scfifo_8s91:auto_generated.data[3]
data[4] => scfifo_8s91:auto_generated.data[4]
data[5] => scfifo_8s91:auto_generated.data[5]
data[6] => scfifo_8s91:auto_generated.data[6]
data[7] => scfifo_8s91:auto_generated.data[7]
data[8] => scfifo_8s91:auto_generated.data[8]
q[0] <= scfifo_8s91:auto_generated.q[0]
q[1] <= scfifo_8s91:auto_generated.q[1]
q[2] <= scfifo_8s91:auto_generated.q[2]
q[3] <= scfifo_8s91:auto_generated.q[3]
q[4] <= scfifo_8s91:auto_generated.q[4]
q[5] <= scfifo_8s91:auto_generated.q[5]
q[6] <= scfifo_8s91:auto_generated.q[6]
q[7] <= scfifo_8s91:auto_generated.q[7]
q[8] <= scfifo_8s91:auto_generated.q[8]
wrreq => scfifo_8s91:auto_generated.wrreq
rdreq => scfifo_8s91:auto_generated.rdreq
clock => scfifo_8s91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8s91:auto_generated.empty
full <= scfifo_8s91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8s91:auto_generated.usedw[0]
usedw[1] <= scfifo_8s91:auto_generated.usedw[1]
usedw[2] <= scfifo_8s91:auto_generated.usedw[2]
usedw[3] <= scfifo_8s91:auto_generated.usedw[3]
usedw[4] <= scfifo_8s91:auto_generated.usedw[4]
usedw[5] <= scfifo_8s91:auto_generated.usedw[5]
usedw[6] <= scfifo_8s91:auto_generated.usedw[6]
usedw[7] <= scfifo_8s91:auto_generated.usedw[7]
usedw[8] <= scfifo_8s91:auto_generated.usedw[8]
usedw[9] <= scfifo_8s91:auto_generated.usedw[9]
usedw[10] <= scfifo_8s91:auto_generated.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated
clock => a_dpfifo_f2a1:dpfifo.clock
data[0] => a_dpfifo_f2a1:dpfifo.data[0]
data[1] => a_dpfifo_f2a1:dpfifo.data[1]
data[2] => a_dpfifo_f2a1:dpfifo.data[2]
data[3] => a_dpfifo_f2a1:dpfifo.data[3]
data[4] => a_dpfifo_f2a1:dpfifo.data[4]
data[5] => a_dpfifo_f2a1:dpfifo.data[5]
data[6] => a_dpfifo_f2a1:dpfifo.data[6]
data[7] => a_dpfifo_f2a1:dpfifo.data[7]
data[8] => a_dpfifo_f2a1:dpfifo.data[8]
empty <= a_dpfifo_f2a1:dpfifo.empty
full <= a_dpfifo_f2a1:dpfifo.full
q[0] <= a_dpfifo_f2a1:dpfifo.q[0]
q[1] <= a_dpfifo_f2a1:dpfifo.q[1]
q[2] <= a_dpfifo_f2a1:dpfifo.q[2]
q[3] <= a_dpfifo_f2a1:dpfifo.q[3]
q[4] <= a_dpfifo_f2a1:dpfifo.q[4]
q[5] <= a_dpfifo_f2a1:dpfifo.q[5]
q[6] <= a_dpfifo_f2a1:dpfifo.q[6]
q[7] <= a_dpfifo_f2a1:dpfifo.q[7]
q[8] <= a_dpfifo_f2a1:dpfifo.q[8]
rdreq => a_dpfifo_f2a1:dpfifo.rreq
usedw[0] <= a_dpfifo_f2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_f2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_f2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_f2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_f2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_f2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_f2a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_f2a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_f2a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_f2a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_f2a1:dpfifo.usedw[10]
wrreq => a_dpfifo_f2a1:dpfifo.wreq


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo
clock => a_fefifo_raf:fifo_state.clock
clock => altsyncram_15t1:FIFOram.clock0
clock => altsyncram_15t1:FIFOram.clock1
clock => cntr_slb:rd_ptr_count.clock
clock => cntr_slb:wr_ptr.clock
data[0] => altsyncram_15t1:FIFOram.data_a[0]
data[1] => altsyncram_15t1:FIFOram.data_a[1]
data[2] => altsyncram_15t1:FIFOram.data_a[2]
data[3] => altsyncram_15t1:FIFOram.data_a[3]
data[4] => altsyncram_15t1:FIFOram.data_a[4]
data[5] => altsyncram_15t1:FIFOram.data_a[5]
data[6] => altsyncram_15t1:FIFOram.data_a[6]
data[7] => altsyncram_15t1:FIFOram.data_a[7]
data[8] => altsyncram_15t1:FIFOram.data_a[8]
empty <= a_fefifo_raf:fifo_state.empty
full <= a_fefifo_raf:fifo_state.full
q[0] <= altsyncram_15t1:FIFOram.q_b[0]
q[1] <= altsyncram_15t1:FIFOram.q_b[1]
q[2] <= altsyncram_15t1:FIFOram.q_b[2]
q[3] <= altsyncram_15t1:FIFOram.q_b[3]
q[4] <= altsyncram_15t1:FIFOram.q_b[4]
q[5] <= altsyncram_15t1:FIFOram.q_b[5]
q[6] <= altsyncram_15t1:FIFOram.q_b[6]
q[7] <= altsyncram_15t1:FIFOram.q_b[7]
q[8] <= altsyncram_15t1:FIFOram.q_b[8]
rreq => a_fefifo_raf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_raf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_slb:rd_ptr_count.sclr
sclr => cntr_slb:wr_ptr.sclr
usedw[0] <= a_fefifo_raf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_raf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_raf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_raf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_raf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_raf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_raf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_raf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_raf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_raf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_raf:fifo_state.usedw_out[10]
wreq => a_fefifo_raf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_4
clk => crc_parallel:CRC.clk
clk => req.CLK
clk => dont.CLK
clk => dest4.CLK
clk => dest3.CLK
clk => dest2.CLK
clk => dest1.CLK
clk => macr~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => valr.CLK
clk => datr[0].CLK
clk => datr[1].CLK
clk => datr[2].CLK
clk => datr[3].CLK
clk => datr[4].CLK
clk => datr[5].CLK
clk => datr[6].CLK
clk => datr[7].CLK
clk => buffer2k:BUF.clock
clk => out_state~3.DATAIN
clk => state~4.DATAIN
reset => crc_parallel:CRC.reset
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => crc_parallel:CRC.val
val => valr.DATAIN
val => datb[8].IN1
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => state.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
dat[7] => crc_parallel:CRC.dat[7]
dat[7] => datr[0].DATAIN
dat[6] => crc_parallel:CRC.dat[6]
dat[6] => datr[1].DATAIN
dat[5] => crc_parallel:CRC.dat[5]
dat[5] => datr[2].DATAIN
dat[4] => crc_parallel:CRC.dat[4]
dat[4] => datr[3].DATAIN
dat[3] => crc_parallel:CRC.dat[3]
dat[3] => datr[4].DATAIN
dat[2] => crc_parallel:CRC.dat[2]
dat[2] => datr[5].DATAIN
dat[1] => crc_parallel:CRC.dat[1]
dat[1] => datr[6].DATAIN
dat[0] => crc_parallel:CRC.dat[0]
dat[0] => datr[7].DATAIN
por[0] => poro[0].DATAIN
por[1] => poro[1].DATAIN
por[2] => poro[2].DATAIN
por[3] => poro[3].DATAIN
valo1 <= valo1.DB_MAX_OUTPUT_PORT_TYPE
dato1[8] <= dato1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[7] <= dato1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[6] <= dato1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[5] <= dato1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[4] <= dato1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[3] <= dato1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[2] <= dato1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[1] <= dato1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato1[0] <= dato1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo2 <= valo2.DB_MAX_OUTPUT_PORT_TYPE
dato2[8] <= dato2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[7] <= dato2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[6] <= dato2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[5] <= dato2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[4] <= dato2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[3] <= dato2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[2] <= dato2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[1] <= dato2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato2[0] <= dato2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo3 <= valo3.DB_MAX_OUTPUT_PORT_TYPE
dato3[8] <= dato3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[7] <= dato3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[6] <= dato3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[5] <= dato3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[4] <= dato3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[3] <= dato3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[2] <= dato3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[1] <= dato3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato3[0] <= dato3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valo4 <= valo4.DB_MAX_OUTPUT_PORT_TYPE
dato4[8] <= dato4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[7] <= dato4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[6] <= dato4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[5] <= dato4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[4] <= dato4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[3] <= dato4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[2] <= dato4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[1] <= dato4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dato4[0] <= dato4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
macr <= macr~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_addr[0] <= src_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[1] <= src_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[2] <= src_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[3] <= src_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[4] <= src_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[5] <= src_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[6] <= src_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[7] <= src_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[8] <= src_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[9] <= src_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[10] <= src_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[11] <= src_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[12] <= src_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[13] <= src_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[14] <= src_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[15] <= src_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[16] <= src_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[17] <= src_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[18] <= src_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[19] <= src_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[20] <= src_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[21] <= src_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[22] <= src_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[23] <= src_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[24] <= src_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[25] <= src_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[26] <= src_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[27] <= src_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[28] <= src_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[29] <= src_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[30] <= src_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[31] <= src_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[32] <= src_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[33] <= src_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[34] <= src_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[35] <= src_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[36] <= src_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[37] <= src_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[38] <= src_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[39] <= src_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[40] <= src_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[41] <= src_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[42] <= src_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[43] <= src_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[44] <= src_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[45] <= src_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[46] <= src_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
src_addr[47] <= src_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[0] <= dst_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[1] <= dst_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[2] <= dst_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[3] <= dst_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[4] <= dst_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[5] <= dst_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[6] <= dst_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[7] <= dst_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[8] <= dst_addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[9] <= dst_addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[10] <= dst_addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[11] <= dst_addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[12] <= dst_addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[13] <= dst_addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[14] <= dst_addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[15] <= dst_addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[16] <= dst_addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[17] <= dst_addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[18] <= dst_addr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[19] <= dst_addr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[20] <= dst_addr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[21] <= dst_addr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[22] <= dst_addr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[23] <= dst_addr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[24] <= dst_addr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[25] <= dst_addr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[26] <= dst_addr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[27] <= dst_addr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[28] <= dst_addr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[29] <= dst_addr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[30] <= dst_addr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[31] <= dst_addr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[32] <= dst_addr[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[33] <= dst_addr[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[34] <= dst_addr[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[35] <= dst_addr[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[36] <= dst_addr[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[37] <= dst_addr[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[38] <= dst_addr[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[39] <= dst_addr[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[40] <= dst_addr[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[41] <= dst_addr[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[42] <= dst_addr[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[43] <= dst_addr[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[44] <= dst_addr[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[45] <= dst_addr[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[46] <= dst_addr[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
dst_addr[47] <= dst_addr[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
poro[0] <= por[0].DB_MAX_OUTPUT_PORT_TYPE
poro[1] <= por[1].DB_MAX_OUTPUT_PORT_TYPE
poro[2] <= por[2].DB_MAX_OUTPUT_PORT_TYPE
poro[3] <= por[3].DB_MAX_OUTPUT_PORT_TYPE
dest[0] => dest1.DATAB
dest[1] => dest2.DATAB
dest[2] => dest3.DATAB
dest[3] => dest4.DATAB
macv => dest1.OUTPUTSELECT
macv => dest2.OUTPUTSELECT
macv => dest3.OUTPUTSELECT
macv => dest4.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => state.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => count.OUTPUTSELECT
macv => macr.DATAB


|switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => out_val~reg0.CLK
clk => out_err~reg0.CLK
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
clk => R[4].CLK
clk => R[5].CLK
clk => R[6].CLK
clk => R[7].CLK
clk => R[8].CLK
clk => R[9].CLK
clk => R[10].CLK
clk => R[11].CLK
clk => R[12].CLK
clk => R[13].CLK
clk => R[14].CLK
clk => R[15].CLK
clk => R[16].CLK
clk => R[17].CLK
clk => R[18].CLK
clk => R[19].CLK
clk => R[20].CLK
clk => R[21].CLK
clk => R[22].CLK
clk => R[23].CLK
clk => R[24].CLK
clk => R[25].CLK
clk => R[26].CLK
clk => R[27].CLK
clk => R[28].CLK
clk => R[29].CLK
clk => R[30].CLK
clk => R[31].CLK
clk => state.FIN.CLK
clk => state.RUN.CLK
clk => state.REST.CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => val_reg.CLK
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => R.OUTPUTSELECT
reset => out_err.OUTPUTSELECT
reset => out_val.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => state.FIN.IN1
reset => state.RUN.IN1
reset => state.REST.PRESET
reset => state.REST.IN1
reset => state.RUN.IN1
reset => state.FIN.IN1
val => counter.IN1
val => val_reg.DATAIN
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => count.OUTPUTSELECT
val => state_machine.IN1
dat[7] => data.DATAA
dat[7] => data.DATAB
dat[6] => data.DATAA
dat[6] => data.DATAB
dat[5] => data.DATAA
dat[5] => data.DATAB
dat[4] => data.DATAA
dat[4] => data.DATAB
dat[3] => data.DATAA
dat[3] => data.DATAB
dat[2] => data.DATAA
dat[2] => data.DATAB
dat[1] => data.DATAA
dat[1] => data.DATAB
dat[0] => data.DATAA
dat[0] => data.DATAB
out_val <= out_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_err <= out_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component
data[0] => scfifo_8s91:auto_generated.data[0]
data[1] => scfifo_8s91:auto_generated.data[1]
data[2] => scfifo_8s91:auto_generated.data[2]
data[3] => scfifo_8s91:auto_generated.data[3]
data[4] => scfifo_8s91:auto_generated.data[4]
data[5] => scfifo_8s91:auto_generated.data[5]
data[6] => scfifo_8s91:auto_generated.data[6]
data[7] => scfifo_8s91:auto_generated.data[7]
data[8] => scfifo_8s91:auto_generated.data[8]
q[0] <= scfifo_8s91:auto_generated.q[0]
q[1] <= scfifo_8s91:auto_generated.q[1]
q[2] <= scfifo_8s91:auto_generated.q[2]
q[3] <= scfifo_8s91:auto_generated.q[3]
q[4] <= scfifo_8s91:auto_generated.q[4]
q[5] <= scfifo_8s91:auto_generated.q[5]
q[6] <= scfifo_8s91:auto_generated.q[6]
q[7] <= scfifo_8s91:auto_generated.q[7]
q[8] <= scfifo_8s91:auto_generated.q[8]
wrreq => scfifo_8s91:auto_generated.wrreq
rdreq => scfifo_8s91:auto_generated.rdreq
clock => scfifo_8s91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8s91:auto_generated.empty
full <= scfifo_8s91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8s91:auto_generated.usedw[0]
usedw[1] <= scfifo_8s91:auto_generated.usedw[1]
usedw[2] <= scfifo_8s91:auto_generated.usedw[2]
usedw[3] <= scfifo_8s91:auto_generated.usedw[3]
usedw[4] <= scfifo_8s91:auto_generated.usedw[4]
usedw[5] <= scfifo_8s91:auto_generated.usedw[5]
usedw[6] <= scfifo_8s91:auto_generated.usedw[6]
usedw[7] <= scfifo_8s91:auto_generated.usedw[7]
usedw[8] <= scfifo_8s91:auto_generated.usedw[8]
usedw[9] <= scfifo_8s91:auto_generated.usedw[9]
usedw[10] <= scfifo_8s91:auto_generated.usedw[10]


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated
clock => a_dpfifo_f2a1:dpfifo.clock
data[0] => a_dpfifo_f2a1:dpfifo.data[0]
data[1] => a_dpfifo_f2a1:dpfifo.data[1]
data[2] => a_dpfifo_f2a1:dpfifo.data[2]
data[3] => a_dpfifo_f2a1:dpfifo.data[3]
data[4] => a_dpfifo_f2a1:dpfifo.data[4]
data[5] => a_dpfifo_f2a1:dpfifo.data[5]
data[6] => a_dpfifo_f2a1:dpfifo.data[6]
data[7] => a_dpfifo_f2a1:dpfifo.data[7]
data[8] => a_dpfifo_f2a1:dpfifo.data[8]
empty <= a_dpfifo_f2a1:dpfifo.empty
full <= a_dpfifo_f2a1:dpfifo.full
q[0] <= a_dpfifo_f2a1:dpfifo.q[0]
q[1] <= a_dpfifo_f2a1:dpfifo.q[1]
q[2] <= a_dpfifo_f2a1:dpfifo.q[2]
q[3] <= a_dpfifo_f2a1:dpfifo.q[3]
q[4] <= a_dpfifo_f2a1:dpfifo.q[4]
q[5] <= a_dpfifo_f2a1:dpfifo.q[5]
q[6] <= a_dpfifo_f2a1:dpfifo.q[6]
q[7] <= a_dpfifo_f2a1:dpfifo.q[7]
q[8] <= a_dpfifo_f2a1:dpfifo.q[8]
rdreq => a_dpfifo_f2a1:dpfifo.rreq
usedw[0] <= a_dpfifo_f2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_f2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_f2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_f2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_f2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_f2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_f2a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_f2a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_f2a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_f2a1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_f2a1:dpfifo.usedw[10]
wrreq => a_dpfifo_f2a1:dpfifo.wreq


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo
clock => a_fefifo_raf:fifo_state.clock
clock => altsyncram_15t1:FIFOram.clock0
clock => altsyncram_15t1:FIFOram.clock1
clock => cntr_slb:rd_ptr_count.clock
clock => cntr_slb:wr_ptr.clock
data[0] => altsyncram_15t1:FIFOram.data_a[0]
data[1] => altsyncram_15t1:FIFOram.data_a[1]
data[2] => altsyncram_15t1:FIFOram.data_a[2]
data[3] => altsyncram_15t1:FIFOram.data_a[3]
data[4] => altsyncram_15t1:FIFOram.data_a[4]
data[5] => altsyncram_15t1:FIFOram.data_a[5]
data[6] => altsyncram_15t1:FIFOram.data_a[6]
data[7] => altsyncram_15t1:FIFOram.data_a[7]
data[8] => altsyncram_15t1:FIFOram.data_a[8]
empty <= a_fefifo_raf:fifo_state.empty
full <= a_fefifo_raf:fifo_state.full
q[0] <= altsyncram_15t1:FIFOram.q_b[0]
q[1] <= altsyncram_15t1:FIFOram.q_b[1]
q[2] <= altsyncram_15t1:FIFOram.q_b[2]
q[3] <= altsyncram_15t1:FIFOram.q_b[3]
q[4] <= altsyncram_15t1:FIFOram.q_b[4]
q[5] <= altsyncram_15t1:FIFOram.q_b[5]
q[6] <= altsyncram_15t1:FIFOram.q_b[6]
q[7] <= altsyncram_15t1:FIFOram.q_b[7]
q[8] <= altsyncram_15t1:FIFOram.q_b[8]
rreq => a_fefifo_raf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_raf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_slb:rd_ptr_count.sclr
sclr => cntr_slb:wr_ptr.sclr
usedw[0] <= a_fefifo_raf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_raf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_raf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_raf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_raf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_raf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_raf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_raf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_raf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_raf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_raf:fifo_state.usedw_out[10]
wreq => a_fefifo_raf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1
clk => buffer16k:buffer1.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => req3.CLK
clk => req2.CLK
clk => req1.CLK
clk => buffer16k:buffer2.clock
clk => buffer16k:buffer3.clock
clk => RRstate~7.DATAIN
dat1[0] => buffer16k:buffer1.data[0]
dat1[1] => buffer16k:buffer1.data[1]
dat1[2] => buffer16k:buffer1.data[2]
dat1[3] => buffer16k:buffer1.data[3]
dat1[4] => buffer16k:buffer1.data[4]
dat1[5] => buffer16k:buffer1.data[5]
dat1[6] => buffer16k:buffer1.data[6]
dat1[7] => buffer16k:buffer1.data[7]
dat1[8] => buffer16k:buffer1.data[8]
val1 => buffer16k:buffer1.wrreq
dat2[0] => buffer16k:buffer2.data[0]
dat2[1] => buffer16k:buffer2.data[1]
dat2[2] => buffer16k:buffer2.data[2]
dat2[3] => buffer16k:buffer2.data[3]
dat2[4] => buffer16k:buffer2.data[4]
dat2[5] => buffer16k:buffer2.data[5]
dat2[6] => buffer16k:buffer2.data[6]
dat2[7] => buffer16k:buffer2.data[7]
dat2[8] => buffer16k:buffer2.data[8]
val2 => buffer16k:buffer2.wrreq
dat3[0] => buffer16k:buffer3.data[0]
dat3[1] => buffer16k:buffer3.data[1]
dat3[2] => buffer16k:buffer3.data[2]
dat3[3] => buffer16k:buffer3.data[3]
dat3[4] => buffer16k:buffer3.data[4]
dat3[5] => buffer16k:buffer3.data[5]
dat3[6] => buffer16k:buffer3.data[6]
dat3[7] => buffer16k:buffer3.data[7]
dat3[8] => buffer16k:buffer3.data[8]
val3 => buffer16k:buffer3.wrreq
dato[0] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[1] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[2] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[3] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[4] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[5] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[6] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[7] <= dato.DB_MAX_OUTPUT_PORT_TYPE
valo <= valo.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2
clk => buffer16k:buffer1.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => req3.CLK
clk => req2.CLK
clk => req1.CLK
clk => buffer16k:buffer2.clock
clk => buffer16k:buffer3.clock
clk => RRstate~7.DATAIN
dat1[0] => buffer16k:buffer1.data[0]
dat1[1] => buffer16k:buffer1.data[1]
dat1[2] => buffer16k:buffer1.data[2]
dat1[3] => buffer16k:buffer1.data[3]
dat1[4] => buffer16k:buffer1.data[4]
dat1[5] => buffer16k:buffer1.data[5]
dat1[6] => buffer16k:buffer1.data[6]
dat1[7] => buffer16k:buffer1.data[7]
dat1[8] => buffer16k:buffer1.data[8]
val1 => buffer16k:buffer1.wrreq
dat2[0] => buffer16k:buffer2.data[0]
dat2[1] => buffer16k:buffer2.data[1]
dat2[2] => buffer16k:buffer2.data[2]
dat2[3] => buffer16k:buffer2.data[3]
dat2[4] => buffer16k:buffer2.data[4]
dat2[5] => buffer16k:buffer2.data[5]
dat2[6] => buffer16k:buffer2.data[6]
dat2[7] => buffer16k:buffer2.data[7]
dat2[8] => buffer16k:buffer2.data[8]
val2 => buffer16k:buffer2.wrreq
dat3[0] => buffer16k:buffer3.data[0]
dat3[1] => buffer16k:buffer3.data[1]
dat3[2] => buffer16k:buffer3.data[2]
dat3[3] => buffer16k:buffer3.data[3]
dat3[4] => buffer16k:buffer3.data[4]
dat3[5] => buffer16k:buffer3.data[5]
dat3[6] => buffer16k:buffer3.data[6]
dat3[7] => buffer16k:buffer3.data[7]
dat3[8] => buffer16k:buffer3.data[8]
val3 => buffer16k:buffer3.wrreq
dato[0] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[1] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[2] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[3] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[4] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[5] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[6] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[7] <= dato.DB_MAX_OUTPUT_PORT_TYPE
valo <= valo.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3
clk => buffer16k:buffer1.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => req3.CLK
clk => req2.CLK
clk => req1.CLK
clk => buffer16k:buffer2.clock
clk => buffer16k:buffer3.clock
clk => RRstate~7.DATAIN
dat1[0] => buffer16k:buffer1.data[0]
dat1[1] => buffer16k:buffer1.data[1]
dat1[2] => buffer16k:buffer1.data[2]
dat1[3] => buffer16k:buffer1.data[3]
dat1[4] => buffer16k:buffer1.data[4]
dat1[5] => buffer16k:buffer1.data[5]
dat1[6] => buffer16k:buffer1.data[6]
dat1[7] => buffer16k:buffer1.data[7]
dat1[8] => buffer16k:buffer1.data[8]
val1 => buffer16k:buffer1.wrreq
dat2[0] => buffer16k:buffer2.data[0]
dat2[1] => buffer16k:buffer2.data[1]
dat2[2] => buffer16k:buffer2.data[2]
dat2[3] => buffer16k:buffer2.data[3]
dat2[4] => buffer16k:buffer2.data[4]
dat2[5] => buffer16k:buffer2.data[5]
dat2[6] => buffer16k:buffer2.data[6]
dat2[7] => buffer16k:buffer2.data[7]
dat2[8] => buffer16k:buffer2.data[8]
val2 => buffer16k:buffer2.wrreq
dat3[0] => buffer16k:buffer3.data[0]
dat3[1] => buffer16k:buffer3.data[1]
dat3[2] => buffer16k:buffer3.data[2]
dat3[3] => buffer16k:buffer3.data[3]
dat3[4] => buffer16k:buffer3.data[4]
dat3[5] => buffer16k:buffer3.data[5]
dat3[6] => buffer16k:buffer3.data[6]
dat3[7] => buffer16k:buffer3.data[7]
dat3[8] => buffer16k:buffer3.data[8]
val3 => buffer16k:buffer3.wrreq
dato[0] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[1] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[2] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[3] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[4] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[5] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[6] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[7] <= dato.DB_MAX_OUTPUT_PORT_TYPE
valo <= valo.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4
clk => buffer16k:buffer1.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => req3.CLK
clk => req2.CLK
clk => req1.CLK
clk => buffer16k:buffer2.clock
clk => buffer16k:buffer3.clock
clk => RRstate~7.DATAIN
dat1[0] => buffer16k:buffer1.data[0]
dat1[1] => buffer16k:buffer1.data[1]
dat1[2] => buffer16k:buffer1.data[2]
dat1[3] => buffer16k:buffer1.data[3]
dat1[4] => buffer16k:buffer1.data[4]
dat1[5] => buffer16k:buffer1.data[5]
dat1[6] => buffer16k:buffer1.data[6]
dat1[7] => buffer16k:buffer1.data[7]
dat1[8] => buffer16k:buffer1.data[8]
val1 => buffer16k:buffer1.wrreq
dat2[0] => buffer16k:buffer2.data[0]
dat2[1] => buffer16k:buffer2.data[1]
dat2[2] => buffer16k:buffer2.data[2]
dat2[3] => buffer16k:buffer2.data[3]
dat2[4] => buffer16k:buffer2.data[4]
dat2[5] => buffer16k:buffer2.data[5]
dat2[6] => buffer16k:buffer2.data[6]
dat2[7] => buffer16k:buffer2.data[7]
dat2[8] => buffer16k:buffer2.data[8]
val2 => buffer16k:buffer2.wrreq
dat3[0] => buffer16k:buffer3.data[0]
dat3[1] => buffer16k:buffer3.data[1]
dat3[2] => buffer16k:buffer3.data[2]
dat3[3] => buffer16k:buffer3.data[3]
dat3[4] => buffer16k:buffer3.data[4]
dat3[5] => buffer16k:buffer3.data[5]
dat3[6] => buffer16k:buffer3.data[6]
dat3[7] => buffer16k:buffer3.data[7]
dat3[8] => buffer16k:buffer3.data[8]
val3 => buffer16k:buffer3.wrreq
dato[0] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[1] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[2] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[3] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[4] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[5] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[6] <= dato.DB_MAX_OUTPUT_PORT_TYPE
dato[7] <= dato.DB_MAX_OUTPUT_PORT_TYPE
valo <= valo.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component
data[0] => scfifo_a5a1:auto_generated.data[0]
data[1] => scfifo_a5a1:auto_generated.data[1]
data[2] => scfifo_a5a1:auto_generated.data[2]
data[3] => scfifo_a5a1:auto_generated.data[3]
data[4] => scfifo_a5a1:auto_generated.data[4]
data[5] => scfifo_a5a1:auto_generated.data[5]
data[6] => scfifo_a5a1:auto_generated.data[6]
data[7] => scfifo_a5a1:auto_generated.data[7]
data[8] => scfifo_a5a1:auto_generated.data[8]
q[0] <= scfifo_a5a1:auto_generated.q[0]
q[1] <= scfifo_a5a1:auto_generated.q[1]
q[2] <= scfifo_a5a1:auto_generated.q[2]
q[3] <= scfifo_a5a1:auto_generated.q[3]
q[4] <= scfifo_a5a1:auto_generated.q[4]
q[5] <= scfifo_a5a1:auto_generated.q[5]
q[6] <= scfifo_a5a1:auto_generated.q[6]
q[7] <= scfifo_a5a1:auto_generated.q[7]
q[8] <= scfifo_a5a1:auto_generated.q[8]
wrreq => scfifo_a5a1:auto_generated.wrreq
rdreq => scfifo_a5a1:auto_generated.rdreq
clock => scfifo_a5a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a5a1:auto_generated.empty
full <= scfifo_a5a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a5a1:auto_generated.usedw[0]
usedw[1] <= scfifo_a5a1:auto_generated.usedw[1]
usedw[2] <= scfifo_a5a1:auto_generated.usedw[2]
usedw[3] <= scfifo_a5a1:auto_generated.usedw[3]
usedw[4] <= scfifo_a5a1:auto_generated.usedw[4]
usedw[5] <= scfifo_a5a1:auto_generated.usedw[5]
usedw[6] <= scfifo_a5a1:auto_generated.usedw[6]
usedw[7] <= scfifo_a5a1:auto_generated.usedw[7]
usedw[8] <= scfifo_a5a1:auto_generated.usedw[8]
usedw[9] <= scfifo_a5a1:auto_generated.usedw[9]
usedw[10] <= scfifo_a5a1:auto_generated.usedw[10]
usedw[11] <= scfifo_a5a1:auto_generated.usedw[11]
usedw[12] <= scfifo_a5a1:auto_generated.usedw[12]
usedw[13] <= scfifo_a5a1:auto_generated.usedw[13]


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated
clock => a_dpfifo_hba1:dpfifo.clock
data[0] => a_dpfifo_hba1:dpfifo.data[0]
data[1] => a_dpfifo_hba1:dpfifo.data[1]
data[2] => a_dpfifo_hba1:dpfifo.data[2]
data[3] => a_dpfifo_hba1:dpfifo.data[3]
data[4] => a_dpfifo_hba1:dpfifo.data[4]
data[5] => a_dpfifo_hba1:dpfifo.data[5]
data[6] => a_dpfifo_hba1:dpfifo.data[6]
data[7] => a_dpfifo_hba1:dpfifo.data[7]
data[8] => a_dpfifo_hba1:dpfifo.data[8]
empty <= a_dpfifo_hba1:dpfifo.empty
full <= a_dpfifo_hba1:dpfifo.full
q[0] <= a_dpfifo_hba1:dpfifo.q[0]
q[1] <= a_dpfifo_hba1:dpfifo.q[1]
q[2] <= a_dpfifo_hba1:dpfifo.q[2]
q[3] <= a_dpfifo_hba1:dpfifo.q[3]
q[4] <= a_dpfifo_hba1:dpfifo.q[4]
q[5] <= a_dpfifo_hba1:dpfifo.q[5]
q[6] <= a_dpfifo_hba1:dpfifo.q[6]
q[7] <= a_dpfifo_hba1:dpfifo.q[7]
q[8] <= a_dpfifo_hba1:dpfifo.q[8]
rdreq => a_dpfifo_hba1:dpfifo.rreq
usedw[0] <= a_dpfifo_hba1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_hba1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_hba1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_hba1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_hba1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_hba1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_hba1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_hba1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_hba1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_hba1:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_hba1:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_hba1:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_hba1:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_hba1:dpfifo.usedw[13]
wrreq => a_dpfifo_hba1:dpfifo.wreq


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_n8t1:FIFOram.clock0
clock => altsyncram_n8t1:FIFOram.clock1
clock => cntr_vlb:rd_ptr_count.clock
clock => cntr_vlb:wr_ptr.clock
data[0] => altsyncram_n8t1:FIFOram.data_a[0]
data[1] => altsyncram_n8t1:FIFOram.data_a[1]
data[2] => altsyncram_n8t1:FIFOram.data_a[2]
data[3] => altsyncram_n8t1:FIFOram.data_a[3]
data[4] => altsyncram_n8t1:FIFOram.data_a[4]
data[5] => altsyncram_n8t1:FIFOram.data_a[5]
data[6] => altsyncram_n8t1:FIFOram.data_a[6]
data[7] => altsyncram_n8t1:FIFOram.data_a[7]
data[8] => altsyncram_n8t1:FIFOram.data_a[8]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_n8t1:FIFOram.q_b[0]
q[1] <= altsyncram_n8t1:FIFOram.q_b[1]
q[2] <= altsyncram_n8t1:FIFOram.q_b[2]
q[3] <= altsyncram_n8t1:FIFOram.q_b[3]
q[4] <= altsyncram_n8t1:FIFOram.q_b[4]
q[5] <= altsyncram_n8t1:FIFOram.q_b[5]
q[6] <= altsyncram_n8t1:FIFOram.q_b[6]
q[7] <= altsyncram_n8t1:FIFOram.q_b[7]
q[8] <= altsyncram_n8t1:FIFOram.q_b[8]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vlb:rd_ptr_count.sclr
sclr => cntr_vlb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_lp7:count_usedw.aclr
clock => cntr_lp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_p47:decode2.data[0]
address_a[13] => decode_p47:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_av7:mux3.result[0]
q_b[1] <= mux_av7:mux3.result[1]
q_b[2] <= mux_av7:mux3.result[2]
q_b[3] <= mux_av7:mux3.result[3]
q_b[4] <= mux_av7:mux3.result[4]
q_b[5] <= mux_av7:mux3.result[5]
q_b[6] <= mux_av7:mux3.result[6]
q_b[7] <= mux_av7:mux3.result[7]
q_b[8] <= mux_av7:mux3.result[8]
wren_a => decode_p47:decode2.enable
wren_a => decode_p47:wren_decode_a.enable


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|switchtop|switch_logic:switch|mac_learning:MAC
clock => mac_memory:mac_mem.clock
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
clock => Data[16].CLK
clock => Data[17].CLK
clock => Data[18].CLK
clock => Data[19].CLK
clock => Data[20].CLK
clock => Data[21].CLK
clock => Data[22].CLK
clock => Data[23].CLK
clock => Data[24].CLK
clock => Data[25].CLK
clock => Data[26].CLK
clock => Data[27].CLK
clock => Data[28].CLK
clock => Data[29].CLK
clock => Data[30].CLK
clock => Data[31].CLK
clock => Data[32].CLK
clock => Data[33].CLK
clock => Data[34].CLK
clock => Data[35].CLK
clock => Data[36].CLK
clock => Data[37].CLK
clock => Data[38].CLK
clock => Data[39].CLK
clock => Data[40].CLK
clock => Data[41].CLK
clock => Data[42].CLK
clock => Data[43].CLK
clock => Data[44].CLK
clock => Data[45].CLK
clock => Data[46].CLK
clock => Data[47].CLK
clock => Data[48].CLK
clock => Data[49].CLK
clock => Data[50].CLK
clock => Data[51].CLK
clock => read_add[0].CLK
clock => read_add[1].CLK
clock => read_add[2].CLK
clock => read_add[3].CLK
clock => read_add[4].CLK
clock => read_add[5].CLK
clock => read_add[6].CLK
clock => read_add[7].CLK
clock => read_add[8].CLK
clock => read_add[9].CLK
clock => read_add[10].CLK
clock => read_add[11].CLK
clock => read_add[12].CLK
clock => read_en.CLK
clock => write_add[0].CLK
clock => write_add[1].CLK
clock => write_add[2].CLK
clock => write_add[3].CLK
clock => write_add[4].CLK
clock => write_add[5].CLK
clock => write_add[6].CLK
clock => write_add[7].CLK
clock => write_add[8].CLK
clock => write_add[9].CLK
clock => write_add[10].CLK
clock => write_add[11].CLK
clock => write_add[12].CLK
clock => write_en.CLK
clock => D2[0].CLK
clock => D2[1].CLK
clock => D2[2].CLK
clock => D2[3].CLK
clock => D2[4].CLK
clock => D2[5].CLK
clock => D2[6].CLK
clock => D2[7].CLK
clock => R2[0].CLK
clock => R2[1].CLK
clock => R2[2].CLK
clock => R2[3].CLK
clock => R2[4].CLK
clock => R2[5].CLK
clock => R2[6].CLK
clock => R2[7].CLK
clock => R2[8].CLK
clock => R2[9].CLK
clock => R2[10].CLK
clock => R2[11].CLK
clock => R2[12].CLK
clock => D[0].CLK
clock => D[1].CLK
clock => D[2].CLK
clock => D[3].CLK
clock => D[4].CLK
clock => D[5].CLK
clock => D[6].CLK
clock => D[7].CLK
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => read_out.CLK
clock => dest_out[0].CLK
clock => dest_out[1].CLK
clock => dest_out[2].CLK
clock => dest_out[3].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => RRstate~5.DATAIN
clock => state~1.DATAIN
reset => state~3.DATAIN
reset => count[6].ENA
reset => count[5].ENA
reset => count[4].ENA
reset => count[3].ENA
reset => count[2].ENA
reset => count[1].ENA
reset => count[0].ENA
mac_dst_1[0] => mac_dst[0].DATAB
mac_dst_1[1] => mac_dst[1].DATAB
mac_dst_1[2] => mac_dst[2].DATAB
mac_dst_1[3] => mac_dst[3].DATAB
mac_dst_1[4] => mac_dst[4].DATAB
mac_dst_1[5] => mac_dst[5].DATAB
mac_dst_1[6] => mac_dst[6].DATAB
mac_dst_1[7] => mac_dst[7].DATAB
mac_dst_1[8] => mac_dst[8].DATAB
mac_dst_1[9] => mac_dst[9].DATAB
mac_dst_1[10] => mac_dst[10].DATAB
mac_dst_1[11] => mac_dst[11].DATAB
mac_dst_1[12] => mac_dst[12].DATAB
mac_dst_1[13] => mac_dst[13].DATAB
mac_dst_1[14] => mac_dst[14].DATAB
mac_dst_1[15] => mac_dst[15].DATAB
mac_dst_1[16] => mac_dst[16].DATAB
mac_dst_1[17] => mac_dst[17].DATAB
mac_dst_1[18] => mac_dst[18].DATAB
mac_dst_1[19] => mac_dst[19].DATAB
mac_dst_1[20] => mac_dst[20].DATAB
mac_dst_1[21] => mac_dst[21].DATAB
mac_dst_1[22] => mac_dst[22].DATAB
mac_dst_1[23] => mac_dst[23].DATAB
mac_dst_1[24] => mac_dst[24].DATAB
mac_dst_1[25] => mac_dst[25].DATAB
mac_dst_1[26] => mac_dst[26].DATAB
mac_dst_1[27] => mac_dst[27].DATAB
mac_dst_1[28] => mac_dst[28].DATAB
mac_dst_1[29] => mac_dst[29].DATAB
mac_dst_1[30] => mac_dst[30].DATAB
mac_dst_1[31] => mac_dst[31].DATAB
mac_dst_1[32] => mac_dst[32].DATAB
mac_dst_1[33] => mac_dst[33].DATAB
mac_dst_1[34] => mac_dst[34].DATAB
mac_dst_1[35] => mac_dst[35].DATAB
mac_dst_1[36] => mac_dst[36].DATAB
mac_dst_1[37] => mac_dst[37].DATAB
mac_dst_1[38] => mac_dst[38].DATAB
mac_dst_1[39] => mac_dst[39].DATAB
mac_dst_1[40] => mac_dst[40].DATAB
mac_dst_1[41] => mac_dst[41].DATAB
mac_dst_1[42] => mac_dst[42].DATAB
mac_dst_1[43] => mac_dst[43].DATAB
mac_dst_1[44] => mac_dst[44].DATAB
mac_dst_1[45] => mac_dst[45].DATAB
mac_dst_1[46] => mac_dst[46].DATAB
mac_dst_1[47] => mac_dst[47].DATAB
mac_src_1[0] => mac_src[0].DATAB
mac_src_1[1] => mac_src[1].DATAB
mac_src_1[2] => mac_src[2].DATAB
mac_src_1[3] => mac_src[3].DATAB
mac_src_1[4] => mac_src[4].DATAB
mac_src_1[5] => mac_src[5].DATAB
mac_src_1[6] => mac_src[6].DATAB
mac_src_1[7] => mac_src[7].DATAB
mac_src_1[8] => mac_src[8].DATAB
mac_src_1[9] => mac_src[9].DATAB
mac_src_1[10] => mac_src[10].DATAB
mac_src_1[11] => mac_src[11].DATAB
mac_src_1[12] => mac_src[12].DATAB
mac_src_1[13] => mac_src[13].DATAB
mac_src_1[14] => mac_src[14].DATAB
mac_src_1[15] => mac_src[15].DATAB
mac_src_1[16] => mac_src[16].DATAB
mac_src_1[17] => mac_src[17].DATAB
mac_src_1[18] => mac_src[18].DATAB
mac_src_1[19] => mac_src[19].DATAB
mac_src_1[20] => mac_src[20].DATAB
mac_src_1[21] => mac_src[21].DATAB
mac_src_1[22] => mac_src[22].DATAB
mac_src_1[23] => mac_src[23].DATAB
mac_src_1[24] => mac_src[24].DATAB
mac_src_1[25] => mac_src[25].DATAB
mac_src_1[26] => mac_src[26].DATAB
mac_src_1[27] => mac_src[27].DATAB
mac_src_1[28] => mac_src[28].DATAB
mac_src_1[29] => mac_src[29].DATAB
mac_src_1[30] => mac_src[30].DATAB
mac_src_1[31] => mac_src[31].DATAB
mac_src_1[32] => mac_src[32].DATAB
mac_src_1[33] => mac_src[33].DATAB
mac_src_1[34] => mac_src[34].DATAB
mac_src_1[35] => mac_src[35].DATAB
mac_src_1[36] => mac_src[36].DATAB
mac_src_1[37] => mac_src[37].DATAB
mac_src_1[38] => mac_src[38].DATAB
mac_src_1[39] => mac_src[39].DATAB
mac_src_1[40] => mac_src[40].DATAB
mac_src_1[41] => mac_src[41].DATAB
mac_src_1[42] => mac_src[42].DATAB
mac_src_1[43] => mac_src[43].DATAB
mac_src_1[44] => mac_src[44].DATAB
mac_src_1[45] => mac_src[45].DATAB
mac_src_1[46] => mac_src[46].DATAB
mac_src_1[47] => mac_src[47].DATAB
port_in_1[0] => port_in[0].DATAB
port_in_1[1] => port_in[1].DATAB
port_in_1[2] => port_in[2].DATAB
port_in_1[3] => port_in[3].DATAB
read_in_1 => read_in.DATAB
read_in_1 => RRstate.DATAB
read_in_1 => RRstate.DATAB
mac_dst_2[0] => mac_dst.DATAB
mac_dst_2[1] => mac_dst.DATAB
mac_dst_2[2] => mac_dst.DATAB
mac_dst_2[3] => mac_dst.DATAB
mac_dst_2[4] => mac_dst.DATAB
mac_dst_2[5] => mac_dst.DATAB
mac_dst_2[6] => mac_dst.DATAB
mac_dst_2[7] => mac_dst.DATAB
mac_dst_2[8] => mac_dst.DATAB
mac_dst_2[9] => mac_dst.DATAB
mac_dst_2[10] => mac_dst.DATAB
mac_dst_2[11] => mac_dst.DATAB
mac_dst_2[12] => mac_dst.DATAB
mac_dst_2[13] => mac_dst.DATAB
mac_dst_2[14] => mac_dst.DATAB
mac_dst_2[15] => mac_dst.DATAB
mac_dst_2[16] => mac_dst.DATAB
mac_dst_2[17] => mac_dst.DATAB
mac_dst_2[18] => mac_dst.DATAB
mac_dst_2[19] => mac_dst.DATAB
mac_dst_2[20] => mac_dst.DATAB
mac_dst_2[21] => mac_dst.DATAB
mac_dst_2[22] => mac_dst.DATAB
mac_dst_2[23] => mac_dst.DATAB
mac_dst_2[24] => mac_dst.DATAB
mac_dst_2[25] => mac_dst.DATAB
mac_dst_2[26] => mac_dst.DATAB
mac_dst_2[27] => mac_dst.DATAB
mac_dst_2[28] => mac_dst.DATAB
mac_dst_2[29] => mac_dst.DATAB
mac_dst_2[30] => mac_dst.DATAB
mac_dst_2[31] => mac_dst.DATAB
mac_dst_2[32] => mac_dst.DATAB
mac_dst_2[33] => mac_dst.DATAB
mac_dst_2[34] => mac_dst.DATAB
mac_dst_2[35] => mac_dst.DATAB
mac_dst_2[36] => mac_dst.DATAB
mac_dst_2[37] => mac_dst.DATAB
mac_dst_2[38] => mac_dst.DATAB
mac_dst_2[39] => mac_dst.DATAB
mac_dst_2[40] => mac_dst.DATAB
mac_dst_2[41] => mac_dst.DATAB
mac_dst_2[42] => mac_dst.DATAB
mac_dst_2[43] => mac_dst.DATAB
mac_dst_2[44] => mac_dst.DATAB
mac_dst_2[45] => mac_dst.DATAB
mac_dst_2[46] => mac_dst.DATAB
mac_dst_2[47] => mac_dst.DATAB
mac_src_2[0] => mac_src.DATAB
mac_src_2[1] => mac_src.DATAB
mac_src_2[2] => mac_src.DATAB
mac_src_2[3] => mac_src.DATAB
mac_src_2[4] => mac_src.DATAB
mac_src_2[5] => mac_src.DATAB
mac_src_2[6] => mac_src.DATAB
mac_src_2[7] => mac_src.DATAB
mac_src_2[8] => mac_src.DATAB
mac_src_2[9] => mac_src.DATAB
mac_src_2[10] => mac_src.DATAB
mac_src_2[11] => mac_src.DATAB
mac_src_2[12] => mac_src.DATAB
mac_src_2[13] => mac_src.DATAB
mac_src_2[14] => mac_src.DATAB
mac_src_2[15] => mac_src.DATAB
mac_src_2[16] => mac_src.DATAB
mac_src_2[17] => mac_src.DATAB
mac_src_2[18] => mac_src.DATAB
mac_src_2[19] => mac_src.DATAB
mac_src_2[20] => mac_src.DATAB
mac_src_2[21] => mac_src.DATAB
mac_src_2[22] => mac_src.DATAB
mac_src_2[23] => mac_src.DATAB
mac_src_2[24] => mac_src.DATAB
mac_src_2[25] => mac_src.DATAB
mac_src_2[26] => mac_src.DATAB
mac_src_2[27] => mac_src.DATAB
mac_src_2[28] => mac_src.DATAB
mac_src_2[29] => mac_src.DATAB
mac_src_2[30] => mac_src.DATAB
mac_src_2[31] => mac_src.DATAB
mac_src_2[32] => mac_src.DATAB
mac_src_2[33] => mac_src.DATAB
mac_src_2[34] => mac_src.DATAB
mac_src_2[35] => mac_src.DATAB
mac_src_2[36] => mac_src.DATAB
mac_src_2[37] => mac_src.DATAB
mac_src_2[38] => mac_src.DATAB
mac_src_2[39] => mac_src.DATAB
mac_src_2[40] => mac_src.DATAB
mac_src_2[41] => mac_src.DATAB
mac_src_2[42] => mac_src.DATAB
mac_src_2[43] => mac_src.DATAB
mac_src_2[44] => mac_src.DATAB
mac_src_2[45] => mac_src.DATAB
mac_src_2[46] => mac_src.DATAB
mac_src_2[47] => mac_src.DATAB
port_in_2[0] => port_in.DATAB
port_in_2[1] => port_in.DATAB
port_in_2[2] => port_in.DATAB
port_in_2[3] => port_in.DATAB
read_in_2 => read_in.DATAB
read_in_2 => RRstate.DATAB
read_in_2 => RRstate.DATAB
mac_dst_3[0] => mac_dst.DATAB
mac_dst_3[1] => mac_dst.DATAB
mac_dst_3[2] => mac_dst.DATAB
mac_dst_3[3] => mac_dst.DATAB
mac_dst_3[4] => mac_dst.DATAB
mac_dst_3[5] => mac_dst.DATAB
mac_dst_3[6] => mac_dst.DATAB
mac_dst_3[7] => mac_dst.DATAB
mac_dst_3[8] => mac_dst.DATAB
mac_dst_3[9] => mac_dst.DATAB
mac_dst_3[10] => mac_dst.DATAB
mac_dst_3[11] => mac_dst.DATAB
mac_dst_3[12] => mac_dst.DATAB
mac_dst_3[13] => mac_dst.DATAB
mac_dst_3[14] => mac_dst.DATAB
mac_dst_3[15] => mac_dst.DATAB
mac_dst_3[16] => mac_dst.DATAB
mac_dst_3[17] => mac_dst.DATAB
mac_dst_3[18] => mac_dst.DATAB
mac_dst_3[19] => mac_dst.DATAB
mac_dst_3[20] => mac_dst.DATAB
mac_dst_3[21] => mac_dst.DATAB
mac_dst_3[22] => mac_dst.DATAB
mac_dst_3[23] => mac_dst.DATAB
mac_dst_3[24] => mac_dst.DATAB
mac_dst_3[25] => mac_dst.DATAB
mac_dst_3[26] => mac_dst.DATAB
mac_dst_3[27] => mac_dst.DATAB
mac_dst_3[28] => mac_dst.DATAB
mac_dst_3[29] => mac_dst.DATAB
mac_dst_3[30] => mac_dst.DATAB
mac_dst_3[31] => mac_dst.DATAB
mac_dst_3[32] => mac_dst.DATAB
mac_dst_3[33] => mac_dst.DATAB
mac_dst_3[34] => mac_dst.DATAB
mac_dst_3[35] => mac_dst.DATAB
mac_dst_3[36] => mac_dst.DATAB
mac_dst_3[37] => mac_dst.DATAB
mac_dst_3[38] => mac_dst.DATAB
mac_dst_3[39] => mac_dst.DATAB
mac_dst_3[40] => mac_dst.DATAB
mac_dst_3[41] => mac_dst.DATAB
mac_dst_3[42] => mac_dst.DATAB
mac_dst_3[43] => mac_dst.DATAB
mac_dst_3[44] => mac_dst.DATAB
mac_dst_3[45] => mac_dst.DATAB
mac_dst_3[46] => mac_dst.DATAB
mac_dst_3[47] => mac_dst.DATAB
mac_src_3[0] => mac_src.DATAB
mac_src_3[1] => mac_src.DATAB
mac_src_3[2] => mac_src.DATAB
mac_src_3[3] => mac_src.DATAB
mac_src_3[4] => mac_src.DATAB
mac_src_3[5] => mac_src.DATAB
mac_src_3[6] => mac_src.DATAB
mac_src_3[7] => mac_src.DATAB
mac_src_3[8] => mac_src.DATAB
mac_src_3[9] => mac_src.DATAB
mac_src_3[10] => mac_src.DATAB
mac_src_3[11] => mac_src.DATAB
mac_src_3[12] => mac_src.DATAB
mac_src_3[13] => mac_src.DATAB
mac_src_3[14] => mac_src.DATAB
mac_src_3[15] => mac_src.DATAB
mac_src_3[16] => mac_src.DATAB
mac_src_3[17] => mac_src.DATAB
mac_src_3[18] => mac_src.DATAB
mac_src_3[19] => mac_src.DATAB
mac_src_3[20] => mac_src.DATAB
mac_src_3[21] => mac_src.DATAB
mac_src_3[22] => mac_src.DATAB
mac_src_3[23] => mac_src.DATAB
mac_src_3[24] => mac_src.DATAB
mac_src_3[25] => mac_src.DATAB
mac_src_3[26] => mac_src.DATAB
mac_src_3[27] => mac_src.DATAB
mac_src_3[28] => mac_src.DATAB
mac_src_3[29] => mac_src.DATAB
mac_src_3[30] => mac_src.DATAB
mac_src_3[31] => mac_src.DATAB
mac_src_3[32] => mac_src.DATAB
mac_src_3[33] => mac_src.DATAB
mac_src_3[34] => mac_src.DATAB
mac_src_3[35] => mac_src.DATAB
mac_src_3[36] => mac_src.DATAB
mac_src_3[37] => mac_src.DATAB
mac_src_3[38] => mac_src.DATAB
mac_src_3[39] => mac_src.DATAB
mac_src_3[40] => mac_src.DATAB
mac_src_3[41] => mac_src.DATAB
mac_src_3[42] => mac_src.DATAB
mac_src_3[43] => mac_src.DATAB
mac_src_3[44] => mac_src.DATAB
mac_src_3[45] => mac_src.DATAB
mac_src_3[46] => mac_src.DATAB
mac_src_3[47] => mac_src.DATAB
port_in_3[0] => port_in.DATAB
port_in_3[1] => port_in.DATAB
port_in_3[2] => port_in.DATAB
port_in_3[3] => port_in.DATAB
read_in_3 => read_in.DATAB
read_in_3 => RRstate.DATAB
read_in_3 => RRstate.DATAB
mac_dst_4[0] => mac_dst.DATAB
mac_dst_4[1] => mac_dst.DATAB
mac_dst_4[2] => mac_dst.DATAB
mac_dst_4[3] => mac_dst.DATAB
mac_dst_4[4] => mac_dst.DATAB
mac_dst_4[5] => mac_dst.DATAB
mac_dst_4[6] => mac_dst.DATAB
mac_dst_4[7] => mac_dst.DATAB
mac_dst_4[8] => mac_dst.DATAB
mac_dst_4[9] => mac_dst.DATAB
mac_dst_4[10] => mac_dst.DATAB
mac_dst_4[11] => mac_dst.DATAB
mac_dst_4[12] => mac_dst.DATAB
mac_dst_4[13] => mac_dst.DATAB
mac_dst_4[14] => mac_dst.DATAB
mac_dst_4[15] => mac_dst.DATAB
mac_dst_4[16] => mac_dst.DATAB
mac_dst_4[17] => mac_dst.DATAB
mac_dst_4[18] => mac_dst.DATAB
mac_dst_4[19] => mac_dst.DATAB
mac_dst_4[20] => mac_dst.DATAB
mac_dst_4[21] => mac_dst.DATAB
mac_dst_4[22] => mac_dst.DATAB
mac_dst_4[23] => mac_dst.DATAB
mac_dst_4[24] => mac_dst.DATAB
mac_dst_4[25] => mac_dst.DATAB
mac_dst_4[26] => mac_dst.DATAB
mac_dst_4[27] => mac_dst.DATAB
mac_dst_4[28] => mac_dst.DATAB
mac_dst_4[29] => mac_dst.DATAB
mac_dst_4[30] => mac_dst.DATAB
mac_dst_4[31] => mac_dst.DATAB
mac_dst_4[32] => mac_dst.DATAB
mac_dst_4[33] => mac_dst.DATAB
mac_dst_4[34] => mac_dst.DATAB
mac_dst_4[35] => mac_dst.DATAB
mac_dst_4[36] => mac_dst.DATAB
mac_dst_4[37] => mac_dst.DATAB
mac_dst_4[38] => mac_dst.DATAB
mac_dst_4[39] => mac_dst.DATAB
mac_dst_4[40] => mac_dst.DATAB
mac_dst_4[41] => mac_dst.DATAB
mac_dst_4[42] => mac_dst.DATAB
mac_dst_4[43] => mac_dst.DATAB
mac_dst_4[44] => mac_dst.DATAB
mac_dst_4[45] => mac_dst.DATAB
mac_dst_4[46] => mac_dst.DATAB
mac_dst_4[47] => mac_dst.DATAB
mac_src_4[0] => mac_src.DATAB
mac_src_4[1] => mac_src.DATAB
mac_src_4[2] => mac_src.DATAB
mac_src_4[3] => mac_src.DATAB
mac_src_4[4] => mac_src.DATAB
mac_src_4[5] => mac_src.DATAB
mac_src_4[6] => mac_src.DATAB
mac_src_4[7] => mac_src.DATAB
mac_src_4[8] => mac_src.DATAB
mac_src_4[9] => mac_src.DATAB
mac_src_4[10] => mac_src.DATAB
mac_src_4[11] => mac_src.DATAB
mac_src_4[12] => mac_src.DATAB
mac_src_4[13] => mac_src.DATAB
mac_src_4[14] => mac_src.DATAB
mac_src_4[15] => mac_src.DATAB
mac_src_4[16] => mac_src.DATAB
mac_src_4[17] => mac_src.DATAB
mac_src_4[18] => mac_src.DATAB
mac_src_4[19] => mac_src.DATAB
mac_src_4[20] => mac_src.DATAB
mac_src_4[21] => mac_src.DATAB
mac_src_4[22] => mac_src.DATAB
mac_src_4[23] => mac_src.DATAB
mac_src_4[24] => mac_src.DATAB
mac_src_4[25] => mac_src.DATAB
mac_src_4[26] => mac_src.DATAB
mac_src_4[27] => mac_src.DATAB
mac_src_4[28] => mac_src.DATAB
mac_src_4[29] => mac_src.DATAB
mac_src_4[30] => mac_src.DATAB
mac_src_4[31] => mac_src.DATAB
mac_src_4[32] => mac_src.DATAB
mac_src_4[33] => mac_src.DATAB
mac_src_4[34] => mac_src.DATAB
mac_src_4[35] => mac_src.DATAB
mac_src_4[36] => mac_src.DATAB
mac_src_4[37] => mac_src.DATAB
mac_src_4[38] => mac_src.DATAB
mac_src_4[39] => mac_src.DATAB
mac_src_4[40] => mac_src.DATAB
mac_src_4[41] => mac_src.DATAB
mac_src_4[42] => mac_src.DATAB
mac_src_4[43] => mac_src.DATAB
mac_src_4[44] => mac_src.DATAB
mac_src_4[45] => mac_src.DATAB
mac_src_4[46] => mac_src.DATAB
mac_src_4[47] => mac_src.DATAB
port_in_4[0] => port_in.DATAB
port_in_4[1] => port_in.DATAB
port_in_4[2] => port_in.DATAB
port_in_4[3] => port_in.DATAB
read_in_4 => read_in.DATAB
read_in_4 => RRstate.DATAB
read_in_4 => RRstate.DATAB
dest_out_1[0] <= dest_out_1.DB_MAX_OUTPUT_PORT_TYPE
dest_out_1[1] <= dest_out_1.DB_MAX_OUTPUT_PORT_TYPE
dest_out_1[2] <= dest_out_1.DB_MAX_OUTPUT_PORT_TYPE
dest_out_1[3] <= dest_out_1.DB_MAX_OUTPUT_PORT_TYPE
read_out_1 <= read_out_1.DB_MAX_OUTPUT_PORT_TYPE
dest_out_2[0] <= dest_out_2.DB_MAX_OUTPUT_PORT_TYPE
dest_out_2[1] <= dest_out_2.DB_MAX_OUTPUT_PORT_TYPE
dest_out_2[2] <= dest_out_2.DB_MAX_OUTPUT_PORT_TYPE
dest_out_2[3] <= dest_out_2.DB_MAX_OUTPUT_PORT_TYPE
read_out_2 <= read_out_2.DB_MAX_OUTPUT_PORT_TYPE
dest_out_3[0] <= dest_out_3.DB_MAX_OUTPUT_PORT_TYPE
dest_out_3[1] <= dest_out_3.DB_MAX_OUTPUT_PORT_TYPE
dest_out_3[2] <= dest_out_3.DB_MAX_OUTPUT_PORT_TYPE
dest_out_3[3] <= dest_out_3.DB_MAX_OUTPUT_PORT_TYPE
read_out_3 <= read_out_3.DB_MAX_OUTPUT_PORT_TYPE
dest_out_4[0] <= dest_out_4.DB_MAX_OUTPUT_PORT_TYPE
dest_out_4[1] <= dest_out_4.DB_MAX_OUTPUT_PORT_TYPE
dest_out_4[2] <= dest_out_4.DB_MAX_OUTPUT_PORT_TYPE
dest_out_4[3] <= dest_out_4.DB_MAX_OUTPUT_PORT_TYPE
read_out_4 <= read_out_4.DB_MAX_OUTPUT_PORT_TYPE


|switchtop|switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem
clock => ram_block~65.CLK
clock => ram_block~0.CLK
clock => ram_block~1.CLK
clock => ram_block~2.CLK
clock => ram_block~3.CLK
clock => ram_block~4.CLK
clock => ram_block~5.CLK
clock => ram_block~6.CLK
clock => ram_block~7.CLK
clock => ram_block~8.CLK
clock => ram_block~9.CLK
clock => ram_block~10.CLK
clock => ram_block~11.CLK
clock => ram_block~12.CLK
clock => ram_block~13.CLK
clock => ram_block~14.CLK
clock => ram_block~15.CLK
clock => ram_block~16.CLK
clock => ram_block~17.CLK
clock => ram_block~18.CLK
clock => ram_block~19.CLK
clock => ram_block~20.CLK
clock => ram_block~21.CLK
clock => ram_block~22.CLK
clock => ram_block~23.CLK
clock => ram_block~24.CLK
clock => ram_block~25.CLK
clock => ram_block~26.CLK
clock => ram_block~27.CLK
clock => ram_block~28.CLK
clock => ram_block~29.CLK
clock => ram_block~30.CLK
clock => ram_block~31.CLK
clock => ram_block~32.CLK
clock => ram_block~33.CLK
clock => ram_block~34.CLK
clock => ram_block~35.CLK
clock => ram_block~36.CLK
clock => ram_block~37.CLK
clock => ram_block~38.CLK
clock => ram_block~39.CLK
clock => ram_block~40.CLK
clock => ram_block~41.CLK
clock => ram_block~42.CLK
clock => ram_block~43.CLK
clock => ram_block~44.CLK
clock => ram_block~45.CLK
clock => ram_block~46.CLK
clock => ram_block~47.CLK
clock => ram_block~48.CLK
clock => ram_block~49.CLK
clock => ram_block~50.CLK
clock => ram_block~51.CLK
clock => ram_block~52.CLK
clock => ram_block~53.CLK
clock => ram_block~54.CLK
clock => ram_block~55.CLK
clock => ram_block~56.CLK
clock => ram_block~57.CLK
clock => ram_block~58.CLK
clock => ram_block~59.CLK
clock => ram_block~60.CLK
clock => ram_block~61.CLK
clock => ram_block~62.CLK
clock => ram_block~63.CLK
clock => ram_block~64.CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock => data_out[32]~reg0.CLK
clock => data_out[33]~reg0.CLK
clock => data_out[34]~reg0.CLK
clock => data_out[35]~reg0.CLK
clock => data_out[36]~reg0.CLK
clock => data_out[37]~reg0.CLK
clock => data_out[38]~reg0.CLK
clock => data_out[39]~reg0.CLK
clock => data_out[40]~reg0.CLK
clock => data_out[41]~reg0.CLK
clock => data_out[42]~reg0.CLK
clock => data_out[43]~reg0.CLK
clock => data_out[44]~reg0.CLK
clock => data_out[45]~reg0.CLK
clock => data_out[46]~reg0.CLK
clock => data_out[47]~reg0.CLK
clock => data_out[48]~reg0.CLK
clock => data_out[49]~reg0.CLK
clock => data_out[50]~reg0.CLK
clock => data_out[51]~reg0.CLK
clock => ram_block.CLK0
data_in[0] => ram_block~64.DATAIN
data_in[0] => ram_block.DATAIN
data_in[1] => ram_block~63.DATAIN
data_in[1] => ram_block.DATAIN1
data_in[2] => ram_block~62.DATAIN
data_in[2] => ram_block.DATAIN2
data_in[3] => ram_block~61.DATAIN
data_in[3] => ram_block.DATAIN3
data_in[4] => ram_block~60.DATAIN
data_in[4] => ram_block.DATAIN4
data_in[5] => ram_block~59.DATAIN
data_in[5] => ram_block.DATAIN5
data_in[6] => ram_block~58.DATAIN
data_in[6] => ram_block.DATAIN6
data_in[7] => ram_block~57.DATAIN
data_in[7] => ram_block.DATAIN7
data_in[8] => ram_block~56.DATAIN
data_in[8] => ram_block.DATAIN8
data_in[9] => ram_block~55.DATAIN
data_in[9] => ram_block.DATAIN9
data_in[10] => ram_block~54.DATAIN
data_in[10] => ram_block.DATAIN10
data_in[11] => ram_block~53.DATAIN
data_in[11] => ram_block.DATAIN11
data_in[12] => ram_block~52.DATAIN
data_in[12] => ram_block.DATAIN12
data_in[13] => ram_block~51.DATAIN
data_in[13] => ram_block.DATAIN13
data_in[14] => ram_block~50.DATAIN
data_in[14] => ram_block.DATAIN14
data_in[15] => ram_block~49.DATAIN
data_in[15] => ram_block.DATAIN15
data_in[16] => ram_block~48.DATAIN
data_in[16] => ram_block.DATAIN16
data_in[17] => ram_block~47.DATAIN
data_in[17] => ram_block.DATAIN17
data_in[18] => ram_block~46.DATAIN
data_in[18] => ram_block.DATAIN18
data_in[19] => ram_block~45.DATAIN
data_in[19] => ram_block.DATAIN19
data_in[20] => ram_block~44.DATAIN
data_in[20] => ram_block.DATAIN20
data_in[21] => ram_block~43.DATAIN
data_in[21] => ram_block.DATAIN21
data_in[22] => ram_block~42.DATAIN
data_in[22] => ram_block.DATAIN22
data_in[23] => ram_block~41.DATAIN
data_in[23] => ram_block.DATAIN23
data_in[24] => ram_block~40.DATAIN
data_in[24] => ram_block.DATAIN24
data_in[25] => ram_block~39.DATAIN
data_in[25] => ram_block.DATAIN25
data_in[26] => ram_block~38.DATAIN
data_in[26] => ram_block.DATAIN26
data_in[27] => ram_block~37.DATAIN
data_in[27] => ram_block.DATAIN27
data_in[28] => ram_block~36.DATAIN
data_in[28] => ram_block.DATAIN28
data_in[29] => ram_block~35.DATAIN
data_in[29] => ram_block.DATAIN29
data_in[30] => ram_block~34.DATAIN
data_in[30] => ram_block.DATAIN30
data_in[31] => ram_block~33.DATAIN
data_in[31] => ram_block.DATAIN31
data_in[32] => ram_block~32.DATAIN
data_in[32] => ram_block.DATAIN32
data_in[33] => ram_block~31.DATAIN
data_in[33] => ram_block.DATAIN33
data_in[34] => ram_block~30.DATAIN
data_in[34] => ram_block.DATAIN34
data_in[35] => ram_block~29.DATAIN
data_in[35] => ram_block.DATAIN35
data_in[36] => ram_block~28.DATAIN
data_in[36] => ram_block.DATAIN36
data_in[37] => ram_block~27.DATAIN
data_in[37] => ram_block.DATAIN37
data_in[38] => ram_block~26.DATAIN
data_in[38] => ram_block.DATAIN38
data_in[39] => ram_block~25.DATAIN
data_in[39] => ram_block.DATAIN39
data_in[40] => ram_block~24.DATAIN
data_in[40] => ram_block.DATAIN40
data_in[41] => ram_block~23.DATAIN
data_in[41] => ram_block.DATAIN41
data_in[42] => ram_block~22.DATAIN
data_in[42] => ram_block.DATAIN42
data_in[43] => ram_block~21.DATAIN
data_in[43] => ram_block.DATAIN43
data_in[44] => ram_block~20.DATAIN
data_in[44] => ram_block.DATAIN44
data_in[45] => ram_block~19.DATAIN
data_in[45] => ram_block.DATAIN45
data_in[46] => ram_block~18.DATAIN
data_in[46] => ram_block.DATAIN46
data_in[47] => ram_block~17.DATAIN
data_in[47] => ram_block.DATAIN47
data_in[48] => ram_block~16.DATAIN
data_in[48] => ram_block.DATAIN48
data_in[49] => ram_block~15.DATAIN
data_in[49] => ram_block.DATAIN49
data_in[50] => ram_block~14.DATAIN
data_in[50] => ram_block.DATAIN50
data_in[51] => ram_block~13.DATAIN
data_in[51] => ram_block.DATAIN51
write_address[0] => ram_block~12.DATAIN
write_address[0] => ram_block.WADDR
write_address[1] => ram_block~11.DATAIN
write_address[1] => ram_block.WADDR1
write_address[2] => ram_block~10.DATAIN
write_address[2] => ram_block.WADDR2
write_address[3] => ram_block~9.DATAIN
write_address[3] => ram_block.WADDR3
write_address[4] => ram_block~8.DATAIN
write_address[4] => ram_block.WADDR4
write_address[5] => ram_block~7.DATAIN
write_address[5] => ram_block.WADDR5
write_address[6] => ram_block~6.DATAIN
write_address[6] => ram_block.WADDR6
write_address[7] => ram_block~5.DATAIN
write_address[7] => ram_block.WADDR7
write_address[8] => ram_block~4.DATAIN
write_address[8] => ram_block.WADDR8
write_address[9] => ram_block~3.DATAIN
write_address[9] => ram_block.WADDR9
write_address[10] => ram_block~2.DATAIN
write_address[10] => ram_block.WADDR10
write_address[11] => ram_block~1.DATAIN
write_address[11] => ram_block.WADDR11
write_address[12] => ram_block~0.DATAIN
write_address[12] => ram_block.WADDR12
read_address[0] => ram_block.RADDR
read_address[1] => ram_block.RADDR1
read_address[2] => ram_block.RADDR2
read_address[3] => ram_block.RADDR3
read_address[4] => ram_block.RADDR4
read_address[5] => ram_block.RADDR5
read_address[6] => ram_block.RADDR6
read_address[7] => ram_block.RADDR7
read_address[8] => ram_block.RADDR8
read_address[9] => ram_block.RADDR9
read_address[10] => ram_block.RADDR10
read_address[11] => ram_block.RADDR11
read_address[12] => ram_block.RADDR12
we => ram_block~65.DATAIN
we => ram_block.WE
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
re => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE


