#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name:		sky130_td_ip__opamp_hp
description:	Rail-to-rail driver operational amplifier.
commit:		N/A
PDK:		sky130A

cace_format:	4.0

authorship {
	designer:	Thomas Dexter
	company:	Texas A&M University
	creation_date:	March 11, 2024
	license:	Apache 2.0
}

# Paths to various files

paths {
	root:		..
	documentation:	doc
	schematic:	xschem
	magic:		mag
	layout:		gds
	netlist:	netlist
	testbench:	cace
	simulation:	ngspice
        reports:	reports
	plots:		plots
	logs:		ngspice/log
}

# Project dependencies

dependencies {
}

# Pin names and descriptions

pins {
	name:		ena
	description:	Enable input (active low)
	type:		digital
	direction:	input
	Vmin:		vss - 0.3
	Vmax:		vdd + 0.3
	note:		May be 1.8V or 3.3V signal

 	+
	name:		vinn
	description:	amplifier voltage negative input
	type:		signal
	direction:	output
	Vmin:		vss
	Vmax:		vdd

 	+
	name:		vinp
	description:	amplifier voltage positive input
	type:		signal
	direction:	output
	Vmin:		vss
	Vmax:		vdd

 	+
	name:		vout
	description:	amplifier voltage output
	type:		signal
	direction:	output
	Vmin:		vss
	Vmax:		vdd

 	+
	name:		avdd
	description:	Analog power supply
	type:		power
	direction:	inout
	Vmin:		3.0
	Vmax:	  5.5	

 	+
	name:		dvdd
	description:	Digital power supply
	type:		power
	direction:	inout
	Vmin:		1.62
	Vmax:	  1.98

 	+
	name:		avss
	description:	Analog ground
	type:		ground
	direction:	inout
	Vmin:		-0.3
	Vmax:		0.3

 	+
	name:		dvss
	description:	Digital ground
	type:		ground
	direction:	inout
	Vmin:		-0.3
	Vmax:		0.3

 	+
	name:		ibias
	description:	bandgap-controlled current bias
	type:		power
	direction:	inout
	Imin:		100n
	Imax:		100n
}

# Default values for electrical parameter measurement conditions
# if not otherwise specified

default_conditions {
	name:		Vvdd
	description:	Analog power supply voltage
	display:	vdd
	unit:		V
	typical:	3.3

	+
	name:		Vvss
	description:	Analog ground
	display:	vss
	unit:		V
	typical:	0

	+
	name:		Vdvdd
	description:	Digital power supply voltage
	display:	dvdd
	unit:		V
	typical:	1.8
	note:		Reference voltage for the enable input

	+
	name:		Rout
	description:	Output load resistance
	display:	RLoad
	unit:		K{ohms}
	typical:	500

	+
	name:		Cout
	description:	Output load capacitance
	display:	CLoad
	unit:		pF
	maximum:	30

	+
	name:		ena
	description:	Amplifier enable
	display:	ena
	typical:	1.8

	+
	name:		Vcm
	description:	Common-mode input voltage
	display:	Vcm
	typical:	1.65

	+
	name:		Vdiff
	description:	Differential input voltage
	display:	Vdiff
	typical:	0

	+
	name:		temperature
	description:	Ambient temperature
	display:	Temp
	unit:		{degrees}C
	minimum:	-40
	typical:	25
	maximum:	85

	+
	name:		corner
	description:	Process corner
	display:	Corner
	minimum:	ss
	typical:	tt
	maximum:	ff

	+
	name:		iterations
	description:	Iterations to run
	display:	Iterations
	minimum:	1
	maximum:	1
	step:		linear
	stepsize:	1
}

# List of electrical parameters to be measured and their specified limits

electrical_parameters {
	name:		Idd_enabled
	description:	Current draw through analog supply, amplifier enabled
	status:		skip
	display:	Idd (enabled)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:  700
		maximum:	1800	fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_enabled.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    minimum: 3.0
		typical: 3.3
    maximum: 5.5

		+
		name: Vcm
		maximum: 3.3
		typical: 1.65
		minimum: 0.0

		+
		name: temperature
    minimum: -40
		typical: 27
    maximum: 85

		+
		name: corner
    minimum: ss
		typical: tt
    maximum: ff
	}

	+
	name:		Idd_quiescent
	description:	Current draw through analog supply, amplifier enabled, no load
	status:		skip
	display:	Idd - Quiescent (No Load)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:	400
		maximum:	1000	fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_quiescent.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    maximum: 5.5
		typical: 3.3
    minimum: 3.0

		+
		name: Vcm
		maximum: 2.8
    typical: 1.65
		minimum: 0.5

		+
		name: temperature
    minimum: -40
		typical: 27
    maximum: 85

		+
		name: corner
    minimum: ss
		typical: tt
    maximum: ff
	}

	+
	name:		Idd_disabled
	description:	Current draw through analog supply, amplifier disabled
	display:	Idd (Disabled)
	unit:		nA
	spec {
		minimum:	any
		typical:    1
		maximum:	10 fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_disabled.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    minimum: 3.0
		typical: 3.3
    maximum: 5.5

		+
		name: Vcm
		maximum: 3.3
		typical: 1.65
		minimum: 0.0

		+
		name: ena
		typical: 0

		+
		name: temperature
    minimum: -40
		typical: 27
    maximum: 85

		+
		name: corner
    minimum: ss
		typical: tt
    maximum: ff
	}

	+
	name:		Vol
	status:		skip
	description:	Output voltage low
	display:	Output voltage low (Vol)
	unit:		V
	spec {
		maximum:	0.1	fail
		typical:	any
	}
	simulate {
		tool:		ngspice
		template:	voltage_out.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Vdiff
		typical: -1

		+
		name: temperature
		maximum: 110
		typical: 27
		minimum: -40

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		Voh
	status:		skip
	description:	Output voltage high
	display:	Output voltage high (Voh)
	unit:		V
	spec {
		minimum:	2.4	fail
		typical:	any
	}
	simulate {
		tool:		ngspice
		template:	voltage_out.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Vdiff
		typical: 1

		+
		name: temperature
		maximum: 110
		typical: 27
		minimum: -40

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:	 input_offset_voltage	
	description:	Input offset voltage
	display:	Input Offset Voltage
	unit:		mV
	spec {
		minimum:	-10	fail
		typical:	0
		maximum:	10	fail
	}
	simulate {
		tool:		ngspice
		template:	input_offset.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: Vcm
    typical: 1.65
		note: offset measured at 10% and 90% values

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		avo
	description:	open loop voltage gain
	display:	Open-loop Voltage Gain
	unit:		dB
	spec {
		typical:	100
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data result null null
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
    minimum: -40
		typical: 27
    maximum: 85

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
    minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		gain_bandwidth
	description:	Gain Bandwidth Product
	display:	Gain-Bandwidth 
	unit:		MHz
	spec {
		typical: 12	
		maximum: 15	fail 	maximum-above
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null result null
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		phase_margin
	description:	Phase margin
	display:	Phase Margin
	unit:		{degrees}
	spec {
    minimum:  45 fail
		typical:	70
		maximum:	any
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null null result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 1
    step: linear
    stepsize: 1
	}

	+
	name:		cmrr_10k
	description:	CMRR @ 10kHz
	display:	CMRR @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70 fail
	}
	simulate {
		tool:		ngspice
		template:	cmrr.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: Vcm
		maximum: 2.97
    typical: 1.65
		minimum: 0.33
		note: measured at 10% and 90% values

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		psrrp_10k
	description:	PSRR+ @ 10kHz
	display:	PSRR+ @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70
	}
	simulate {
		tool:		ngspice
		template:	psrrp.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		psrrn_10k
	description:	PSRR- @ 10kHz
	display:	PSRR- @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70
	}
	simulate {
		tool:		ngspice
		template:	psrrn.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		equiv_noise_10k
	description:	Equivalent Input Noise Voltage @ 10kHz
	display:	Equivalent Input Noise Voltage @ 10kHz
	unit:		nV/{sqrt}Hz
	spec {
		minimum:	any
		typical:  any
		maximum:	30 fail
	}
	simulate {
		tool:		ngspice
		template:	eqvnoise.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: frequency
		typical: 10
		unit: kHz

		+
		name: temperature
		maximum: 85
		typical: 27
		minimum: -40

		+
		name: Vcm
		maximum: 2.97
		minimum: 0.33
		note: measured at 10% and 90% values

		+
		name: corner
		minimum: ss
		typical: tt
		maximum: ff
	}

	+
	name:		transient_response
	status:		skip
	description:	Large signal transient response
	display:	Large signal transient response (Unity gain configuration, 2Vpp)
	unit:		mV
	simulate {
		tool:		ngspice
		template:	transient.spice
		format:		ascii .data time result Vinp
	}
	plot {
		filename: transient.png
		xaxis: time
		yaxis: result
	}
	variables {
		name: time
		display: Time
		unit: ms

		+
		name: Vinp
		display: Vinp
		unit: V

		+
		name: result
		display: Vout
		unit: V
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Tmax
		display: Simulation time
		unit: ns
		typical: 4000

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: tt
	}

  +
	name:		Idd_enabled_mm
	description:	Current draw through analog supply, amplifier enabled
	status:		skip
	display:	[Mismatch] Idd (enabled)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:  700
		maximum:	1800	fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_enabled.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    minimum: 3.0
		typical: 3.3
    maximum: 5.5

		+
		name: Vcm
		maximum: 3.3
		typical: 1.65
		minimum: 0.0

		+
		name: temperature
		typical: 27

		+
		name: corner
    minimum: ss_mm
		typical: tt_mm
    maximum: ff_mm
	}

	+
	name:		Idd_quiescent_mm
	description:	Current draw through analog supply, amplifier enabled, no load
	status:		skip
	display:	[Mismatch] Idd - Quiescent (No Load)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:	400
		maximum:	1000	fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_quiescent.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    maximum: 5.5
		typical: 3.3
    minimum: 3.0

		+
		name: Vcm
		maximum: 2.8
    typical: 1.65
		minimum: 0.5

		+
		name: temperature
		typical: 27

		+
		name: corner
    minimum: ss_mm
		typical: tt_mm
    maximum: ff_mm
	}

	+
	name:		Idd_disabled_mm
	description:	Current draw through analog supply, amplifier disabled
	display:	[Mismatch] Idd (Disabled)
	unit:		nA
	spec {
		minimum:	any
		typical:    1
		maximum:	10 fail
	}
	simulate {
		tool:		ngspice
		template:	ivdd_disabled.spice
		format:		ascii .data result
	}
	conditions {
		name: Vvdd
    minimum: 3.0
		typical: 3.3
    maximum: 5.5

		+
		name: Vcm
		maximum: 3.3
		typical: 1.65
		minimum: 0.0

		+
		name: ena
		typical: 0

		+
		name: temperature
		typical: 27

		+
		name: corner
    minimum: ss_mm
		typical: tt_mm
    maximum: ff_mm
	}

	+
	name:		avo_mm
	description:	open loop voltage gain
	display:	[Mismatch] Open-loop Voltage Gain
	unit:		dB
	spec {
		typical:	100
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data result null null
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
    minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

	+
	name:		gain_bandwidth_mm
	description:	Gain Bandwidth Product
	display:	[Mismatch] Gain-Bandwidth 
	unit:		MHz
	spec {
		typical: 12	
		maximum: 15	fail 	maximum-above
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null result null
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

	+
	name:		phase_margin_mm
	description:	Phase margin
	display:	[Mismatch] Phase Margin
	unit:		{degrees}
	spec {
    minimum:  45 fail
		typical:	70
		maximum:	any
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null null result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

	+
	name:		cmrr_10k_mm
	description:	CMRR @ 10kHz
	display:	[Mismatch] CMRR @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70 fail
	}
	simulate {
		tool:		ngspice
		template:	cmrr.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		maximum: 2.97
    typical: 1.65
		minimum: 0.33
		note: measured at 10% and 90% values

		+
		name: corner
		minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

	+
	name:		psrrp_10k_mm
	description:	PSRR+ @ 10kHz
	display:	[Mismatch] PSRR+ @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70
	}
	simulate {
		tool:		ngspice
		template:	psrrp.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		typical: 27

		+
		name: corner
		minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

	+
	name:		psrrn_10k_mm
	description:	PSRR- @ 10kHz
	display:	[Mismatch] PSRR- @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70
	}
	simulate {
		tool:		ngspice
		template:	psrrn.spice
		format:		ascii .data null result
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		typical: 27

		+
		name: corner
		minimum: ss_mm
		typical: tt_mm
		maximum: ff_mm
	}

  +
	name:		Idd_enabled_mc
	description:	Current draw through analog supply, amplifier enabled
	status:		skip
	display:	[Monte-Carlo] Idd (enabled)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:  700
		maximum:	1800	fail std3p-below
	}
	simulate {
		tool:		ngspice
		template:	ivdd_enabled.spice
		format:		ascii .data result
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Vcm
		typical: 1.65

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		Idd_quiescent_mc
	description:	Current draw through analog supply, amplifier enabled, no load
	status:		skip
	display:	[Monte-Carlo] Idd - Quiescent (No Load)
	unit: 		{micro}A
	spec {
		minimum:	any
		typical:	400
		maximum:	1000	fail std3p-below
	}
	simulate {
		tool:		ngspice
		template:	ivdd_quiescent.spice
		format:		ascii .data result
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Vcm
    typical: 1.65

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		Idd_disabled_mc
	description:	Current draw through analog supply, amplifier disabled
	display:	[Monte-Carlo] Idd (Disabled)
	unit:		nA
	spec {
		minimum:	any
		typical:    1
		maximum:	10 fail std3p-below
	}
	simulate {
		tool:		ngspice
		template:	ivdd_disabled.spice
		format:		ascii .data result
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: Vcm
		typical: 1.65

		+
		name: ena
		typical: 0

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		avo_mc
	description:	open loop voltage gain
	display:	[Monte-Carlo] Open-loop Voltage Gain
	unit:		dB
	spec {
		typical:	100
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data result null null
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		gain_bandwidth_mc
	description:	Gain Bandwidth Product
	display:	[Monte-Carlo] Gain-Bandwidth 
	unit:		MHz
	spec {
		typical: 12	
		maximum: 15	fail 	maximum-above
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null result null
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		phase_margin_mc
	description:	Phase margin
	display:	[Monte-Carlo] Phase Margin
	unit:		{degrees}
	spec {
    minimum:  45 fail std3n-above
		typical:	70
		maximum:	any
	}
	simulate {
		tool:		ngspice
		template:	gbw.spice
		format:		ascii .data null null result
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
		typical: 1.65
		note: AC analysis not dependent on Vcm

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		cmrr_10k_mc
	description:	CMRR @ 10kHz
	display:	[Monte-Carlo] CMRR @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70 fail std3n-above
	}
	simulate {
		tool:		ngspice
		template:	cmrr.spice
		format:		ascii .data null result
    collate: iterations
	}
	conditions {
		name: Vvdd
		typical: 3.3

		+
		name: temperature
		typical: 27

		+
		name: Vcm
    typical: 1.65
		note: measured at 10% and 90% values

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		psrrp_10k_mc
	description:	PSRR+ @ 10kHz
	display:	[Monte-Carlo] PSRR+ @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70 std3n-above
	}
	simulate {
		tool:		ngspice
		template:	psrrp.spice
		format:		ascii .data null result
    collate: iterations
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}

	+
	name:		psrrn_10k_mc
	description:	PSRR- @ 10kHz
	display:	[Monte-Carlo] PSRR- @ 10kHz
	unit:		dB
	spec {
		maximum:	any
		typical:	80
		minimum:	70 std3n-above
	}
	simulate {
		tool:		ngspice
		template:	psrrn.spice
		format:		ascii .data null result
    collate: iterations
	}
	conditions {
		name: Vvdd
		maximum: 3.3
		note: Measured with 1V p-p signal on power supply

		+
		name: temperature
		typical: 27

		+
		name: corner
		typical: mc

    +
    name: iterations
    description:  Iterations to run
    display: Iterations
    minimum: 1
    maximum: 100
    step: linear
    stepsize: 1
	}
}

# List of physical parameters to be measured and their specified limits

physical_parameters {
	name:		area
	status:		skip
	description:	Total circuit layout area
	display:	area
	unit: 		{micro}m{squared}
	spec {
		maximum:	50000	fail
	}
	evaluate {
		tool:		cace_area
	}

	+
	name:		LVS_errors
	description:	LVS errors
	display:	LVS errors
	spec {
		maximum:	0	fail
	}
	evaluate {
		tool:		cace_lvs run_project_lvs.tcl
	}

	+
	name:		DRC_errors
	status:		skip
	description:	DRC errors
	display:	DRC errors
	spec {
		maximum:	0	fail
	}
	evaluate {
		tool:		cace_drc
	}
}
