*******************************************************************

  Device    [DRM]

  Author    [leiyang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of DRM // pragma PAP_ARC_COLOR="106:64:128"
{
    // The bounding box
    generate ( 140 # 5400 );
    //
    // Poloygon declaration
    //

     shape
    [ 0, 0 ]  ->  [ , 5400 ]
                            <
                                QA1[0]                 @[ , 48+470+4850],  
                                                                     
                                QA1[11]                @[ , 44+470+4850],
                                QA1[5]                 @[ , 42+470+4850],
                                QA1[7]                 @[ , 40+470+4850],
                                                                     
                                QA1[16]                @[ , 36+470+4850],
                                QA1[13]                @[ , 34+470+4850],
                                QA1[4]                 @[ , 32+470+4850],
                                QA1[1]                 @[ , 30+470+4850],
                                                                     
                                QA1[10]                @[ , 26+470+4850],
                                QA1[15]                @[ , 24+470+4850],
                                QA1[14]                @[ , 22+470+4850],
                                QA1[8]                 @[ , 20+470+4850],
                                                                     
                                                                     
                                QA1[9]                 @[ , 14+470+4850],
                                QA1[3]                 @[ , 12+470+4850],
                                QA1[2]                 @[ , 10+470+4850],
                                                                     
                                QA1[17]                @[ , 6 +470+4850],
                                QA1[12]                @[ , 4 +470+4850],                            
                                QA1[6]                 @[ , 2 +470+4850],
                                
                                DA1[14]                @[ , 8 +5261],                           
                                DA1[15]                @[ , 6 +5261],                           
                                DA1[2]                 @[ , 4 +5261],
                                DA1[3]                 @[ , 2 +5261],


                                DA1[6]                 @[ , 12+5249],
                                DA1[7]                 @[ , 10+5249], 
                                ADA1[6]                @[ , 8 +5249],
                                ADA1[5]                @[ , 6 +5249],  
                                ADA1[12]               @[ , 4 +5249],
                                ADA1[13]               @[ , 2 +5249],
                                                             
                                ADA1[10]               @[ , 8 +5241], 
                                ADA1[9]                @[ , 6 +5241], 
                                ADA1[1]                @[ , 4 +5241], 
                                ADA1[2]                @[ , 2 +5241], 
                                
                                ADSA[1]                @[ , 10+5231],                                                                                                                    
                                DA1[11]                @[ , 8 +5231], 
                                DA1[10]                @[ , 6 +5231],                                                           
                                BEB1[0]                @[ , 4 +5231],
                                BEB1[1]                @[ , 2 +5231],
 
                                OCEA[1]                @[ , 4 +5227],
                                CLKA[1]                @[ , 2 +5227],                                 

 //150--6                           
                                DA1[12]                @[ , 164+80+4800],
                                DA1[13]                @[ , 162+80+4800],                            
                                DA1[1]                 @[ , 160+80+4800],                           
                                DA1[0]                 @[ , 158+80+4800], //A_D0
                                                           
                                DA1[4]                 @[ , 132+80+4800],
                                DA1[5]                 @[ , 130+80+4800],
                                ADA1[8]                @[ , 128+80+4800],//A_C3                                
                                ADA1[7]                @[ , 126+80+4800],
                                DA1[16]                @[ , 124+80+4800],
                                DA1[17]                @[ , 122+80+4800], 

                                ADA1[11]               @[ , 90+80+4804],
                                ADA1[4]                @[ , 88+80+4800], 
                                ADA1[3]                @[ , 86+80+4800],//A_B0                                

                                ADA1[0]                @[ , 58+80+4800],//A_A4
                                DA1[8]                 @[ , 56+80+4800],
                                DA1[9]                 @[ , 54+80+4800], 
                            
                                CEA[1]                 @[ , 26+80+4800],                            
                                RSTA[1]                @[ , 24+80+4800],//A_RS
                                WEA[1]                 @[ , 22+80+4800],//A_CLK                           
//SFB_MUX_36_20
                                QB1[17]                @[ , 48+470+3650],
                                                           
                                QB1[6]                 @[ , 44+470+3650], 
                                QB1[12]                @[ , 42+470+3650], 
                                QB1[10]                @[ , 40+470+3650],
                                                           
                                QB1[1]                 @[ , 36+470+3650],                           
                                QB1[4]                 @[ , 34+470+3650], 
                                QB1[13]                @[ , 32+470+3650],                                
                                QB1[16]                @[ , 30+470+3650],
                                                                               
                                QB1[7]                 @[ , 26+470+3650], 
                                QB1[2]                 @[ , 24+470+3650],
                                QB1[3]                 @[ , 22+470+3650],     
                                QB1[9]                 @[ , 20+470+3650],
                                                                                                                                           
                                ECC_SBITERR            @[ , 16+470+3650],                           
                                QB1[8]                 @[ , 14+470+3650],    
                                QB1[14]                @[ , 12+470+3650], 
                                QB1[15]                @[ , 10+470+3650],
                                                                     
                                QB1[0]                 @[ , 6 +470+3650], 
                                QB1[5]                 @[ , 4 +470+3650], 
                                QB1[11]                @[ , 2 +470+3650], 
//SFB_MUX end
//SRB2 
                                DB1[8]                 @[ , 8 +4060],
                                DB1[9]                 @[ , 6 +4060],  
                                ADB1[0]                @[ , 4 +4060],
                                ADB1[1]                @[ , 2 +4060],                         

                                ADB1[11]               @[ , 8+4052],
                                ADB1[12]               @[ , 6+4052],
                                ADB1[5]                @[ , 4+4052],
                                ADB1[4]                @[ , 2+4052],

                                ADB1[7]                @[ , 12+4040],
                                ADB1[8]                @[ , 10+4040],
                                DB1[4]                 @[ , 8 +4040],
                                DB1[5]                 @[ , 6 +4040],
                                DB1[15]                @[ , 4 +4040],
                                DB1[16]                @[ , 2 +4040],
// S_A5                                

                                DB1[13]                @[ , 8 +4032],   
                                DB1[12]                @[ , 6 +4032],                                                           
                                DB1[0]                 @[ , 4 +4032],
                                DB1[1]                 @[ , 2 +4032], 
                         
                                CEB[1]                 @[ , 4 +4028],                        
                                WEB[1]                 @[ , 2 +4028],
  
//150  
                                DB1[10]                @[ , 168+80+3600],
                                DB1[11]                @[ , 166+80+3600],
                                ADSB[1]                @[ , 162+80+3600],
                                BEA1[1]                @[ , 160+80+3600],                                 
                                BEA1[0]                @[ , 158+80+3600],//A_D0

                                ADB1[9]                @[ , 128+80+3600],
                                ADB1[10]               @[ , 126+80+3600],//A_C2 
                                ADB1[2]                @[ , 124+80+3600],
                                ADB1[3]                @[ , 122+80+3600], 
                                
                                ADB1[6]                @[ , 94+80+3600],//A_B4                                                         
                                DB1[6]                 @[ , 92+80+3600],
                                DB1[7]                 @[ , 90+80+3600],                          
                                ADB1[13]               @[ , 88+80+3600], 
                                DB1[17]                @[ , 86+80+3600],
                                                            
                                DB1[14]                @[ , 58+80+3600],
                                DB1[2]                 @[ , 52+80+3600],//A_A1
                                DB1[3]                 @[ , 50+80+3600],                                

                                                            
                                OCEB[1]                @[ , 26+80+3600],                                
                                RSTB[1]                @[ , 24+80+3600], 
                                CLKB[1]                @[ , 22+80+3600],//A_CLK
//SFB_MUX_36_14

                                ECC_PARITY[5]          @[ , 48+470+2450],
                                ECC_RDADDR[1]          @[ , 46+470+2450],
                                ECC_RDADDR[8]          @[ , 44+470+2450],
                                ECC_PARITY[0]          @[ , 42+470+2450],
                                ALMOST_FULL[1]         @[ , 40+470+2450],
                                ECC_PARITY[7]          @[ , 38+470+2450],                                
                                ECC_RDADDR[3]          @[ , 36+470+2450],
                                ECC_RDADDR[6]          @[ , 34+470+2450],
                                ECC_PARITY[1]          @[ , 32+470+2450],  
                                ECC_PARITY[4]          @[ , 30+470+2450],                                
                                ECC_RDADDR[0]          @[ , 28+470+2450], 
                                FULL[0]                @[ , 26+470+2450],
                                ECC_RDADDR[4]          @[ , 24+470+2450],
                                ECC_RDADDR[5]          @[ , 22+470+2450],
                                ALMOST_EMPTY[1]        @[ , 20+470+2450],
                                FULL[1]                @[ , 18+470+2450],//11                                
                                EMPTY[0]               @[ , 16+470+2450],
                                TEST_SO                @[ , 14+470+2450],//17                                 
                                ECC_PARITY[2]          @[ , 12+470+2450],
                                ECC_PARITY[3]          @[ , 10+470+2450],
                                ECC_PARITY[6]          @[ , 8 +470+2450],
                                ECC_RDADDR[2]          @[ , 6 +470+2450],
                                ECC_RDADDR[7]          @[ , 4 +470+2450],
                                EMPTY[1]               @[ , 2 +470+2450],                               

 
 
                                CSB[2]                 @[ , 126+341+2400],//S_D1
                                CSB[1]                 @[ , 124+341+2400],//S_D0
                                ECC_INJ_DBITERR        @[ , 122+341+2400],//S_C4  
                                TEST_MODE_N            @[ , 120+341+2400], //S_M2                                                                                                                             
                                CSA[0]                 @[ , 118+341+2400],//S_B3
                                TEST_SI                @[ , 116+341+2400], //S_M1                                
                                ADA_CAS                @[ , 114+341+2400], //S_A1

                                
                                ADB_CAS                @[ , 158+80+2400], //A_D0
                                TEST_RST_N             @[ , 156+80+2400],//A_M3                                                               
 
                                CSB[0]                 @[ , 132+80+2400],//A_C5
                                TEST_SE_N              @[ , 120+80+2400], //A_M2                                

                                ECC_INJ_SBITERR        @[ , 56+80 +2400], //A_A3
                                CSA[2]                 @[ , 52+80 +2400], //A_A1
                                CSA[1]                 @[ , 50+80 +2400], //A_A0

// SFB_MUX_36_8
                                QB0[0]                 @[ , 48+470+1250],//0  
                                                                      
                                QB0[11]                @[ , 44+470+1250],
                                QB0[5]                 @[ , 42+470+1250],
                                QB0[7]                 @[ , 40+470+1250],                        
                                ALMOST_FULL[0]         @[ , 38+470+1250],                     
                                QB0[16]                @[ , 36+470+1250],//6
                                QB0[13]                @[ , 34+470+1250],                               
                                QB0[4]                 @[ , 32+470+1250],                                
                                QB0[1]                 @[ , 30+470+1250], //9  

                                QB0[10]                @[ , 26+470+1250],
                                QB0[15]                @[ , 24+470+1250],
                                QB0[14]                @[ , 22+470+1250],
                                QB0[8]                 @[ , 20+470+1250],  
                                ECC_DBITERR            @[ , 18+470+1250],//15 

                                QB0[9]                 @[ , 14+470+1250],
                                QB0[3]                 @[ , 12+470+1250],//18
                                QB0[2]                 @[ , 10+470+1250],//19
                                ALMOST_EMPTY[0]        @[ , 8+470+1250],                                
                                QB0[17]                @[ , 6 +470+1250],  
                                QB0[12]                @[ , 4 +470+1250],
                                QB0[6]                 @[ , 2 +470+1250], //23                               
 //SRB_36_6 
 
                                DB0[14]                @[ , 80+1587],
                                DB0[15]                @[ , 78+1587], 
                                DB0[2]                 @[ , 76+1587],
                                DB0[3]                 @[ , 74+1587],                               
                                DB0[6]                 @[ , 72+1587],
                                DB0[7]                 @[ , 70+1587], 
                                ADB0[7]                @[ , 68+1587],                                
                                ADB0[6]                @[ , 66+1587],
                                ADB0[13]               @[ , 64+1587],
                                ADB0[14]               @[ , 62+1587], //S_C0
                                ADB0[11]               @[ , 60+1587],
                                ADB0[10]               @[ , 58+1587],                                                                                                                                
                                ADB0[2]                @[ , 56+1587],
                                ADB0[3]                @[ , 54+1587],//S_B0
                                ADB0[0]                @[ , 52+1587], //S_A4
                                DB0[11]                @[ , 50+1587],
                                DB0[10]                @[ , 48+1587],
                                BEA0[0]                @[ , 46+1587],
                                BEA0[1]                @[ , 44+1587],
                                CEB[0]                 @[ , 42+1587], //S_CE                               
                                WEB[0]                 @[ , 40+1587], //S_CLK                               
//150
                                ADSB[0]                @[ , 166+80+1200],//A_D4
                                DB0[12]                @[ , 164+80+1200],
                                DB0[13]                @[ , 162+80+1200],
                                DB0[1]                 @[ , 160+80+1200],
                                DB0[0]                 @[ , 158+80+1200],
 
                                DB0[4]                 @[ , 132+80+1200], //A_C5
                                DB0[5]                 @[ , 130+80+1200], 
                                ADB0[9]                @[ , 128+80+1200],
                                ADB0[8]                @[ , 126+80+1200],                                 
                                DB0[16]                @[ , 124+80+1200],
                                DB0[17]                @[ , 122+80+1200],

                                ADB0[12]               @[ , 94+80 +1200],//A_B4
                                ADB0[5]                @[ , 88+80 +1200],                                
                                ADB0[4]                @[ , 86+80 +1200],

                                ADB0[1]                @[ , 58+80 +1200],//A_A4
                                DB0[8]                 @[ , 56+80 +1200],
                                DB0[9]                 @[ , 54+80 +1200],
                                
                                OCEB[0]                @[ , 26+80 +1200],
                                RSTB[0]                @[ , 24+80 +1200],//A_RS                                
                                CLKB[0]                @[ , 22+80 +1200],                                                                                                                                                                                                                                

//SFB_MUX_36_2
                                QA0[17]                @[ ,48+520], //0
                                                              
                                QA0[6]                 @[ ,44+520],//2
                                QA0[12]                @[ ,42+520],
                                QA0[10]                @[ ,40+520],  
                                                              
                                QA0[1]                 @[ ,36+520],//6
                                QA0[4]                 @[ ,34+520],
                                QA0[13]                @[ ,32+520],                                                                                                
                                QA0[16]                @[ ,30+520],
                                                              
                                QA0[7]                 @[ ,26+520],//11
                                QA0[2]                 @[ ,24+520],                                
                                QA0[3]                 @[ ,22+520],   
                                QA0[9]                 @[ ,20+520],//14
                                                              
                                                              
                                QA0[8]                 @[ ,14+520], //17
                                QA0[14]                @[ ,12+520],                                                                                                                           
                                QA0[15]                @[ ,10+520], 
                                                              
                                QA0[0]                 @[ ,6 +520], //21
                                QA0[5]                 @[ ,4 +520],
                                QA0[11]                @[ ,2 +520],
//SRB_36_0 
                                DA0[8]                 @[ , 128+339],//S_D5
                                DA0[9]                 @[ , 126+339],
                                ADA0[1]                @[ , 124+339],
                                ADA0[2]                @[ , 122+339],//SD_2
                                ADA0[12]               @[ , 120+339],
                                ADA0[13]               @[ , 118+339],
                                ADA0[6]                @[ , 116+339],
                                ADA0[5]                @[ , 114+339],//S_C0                                
                                ADA0[8]                @[ , 112+339],//S_B5
                                ADA0[9]                @[ , 110+339],
                                DA0[4]                 @[ , 108+339],
                                DA0[5]                 @[ , 106+339],
                                DA0[15]                @[ , 104+339],
                                DA0[16]                @[ , 102+339],                                
                                DA0[13]                @[ , 100+339],
                                DA0[12]                @[ , 98 +339],
                                DA0[0]                 @[ , 96 +339],
                                DA0[1]                 @[ , 94 +339],//S_A0                                                                
                                CEA[0]                 @[ , 92 +339],//S_CE
                                CLKA[0]                @[ , 90 +339],//S_CLK                                 
//150
                                DA0[10]                @[ , 168+80],//A_D5
                                DA0[11]                @[ , 166+80],
                                ADSA[0]                @[ , 164+80],//A_D3
                                ADA0[0]                @[ , 162+80],                               
                                BEB0[1]                @[ , 160+80], 
                                BEB0[0]                @[ , 158+80],

                                ADA0[10]               @[ , 128+80],
                                ADA0[11]               @[ , 126+80],
                                ADA0[3]                @[ , 124+80],
                                ADA0[4]                @[ , 122+80],//A_C0                               

                                ADA0[7]                @[ , 94+80],
                                DA0[6]                 @[ , 92+80],//A_B3
                                DA0[7]                 @[ , 90+80], 
                                ADA0[14]               @[ , 88+80],
                                DA0[17]                @[ , 86+80],
                                
                                DA0[14]                @[ , 58+80 ],//A_A4
                                DA0[2]                 @[ , 52+80 ],
                                DA0[3]                 @[ , 50+80 ],

                                OCEA[0]                @[ , 26+80],
                                RSTA[0]                @[ , 24+80],//A_RS   
                                WEA[0]                 @[ , 22+80]                                                                                             
                          >                                
              ->  [ 140, ]
                           
                          <
                                X1CASQO_A              @[70, ],
                                X1CASQO_B              @[72, ]
                          >
              ->  [ , 0]
                          <
                               MADF[0]                @[ , 336],
                               MADF[1]                @[ , 338],
                               MADF[2]                @[ , 340],
                               MADF[3]                @[ , 342],
                               MADF[4]                @[ , 344],
                               MADF[5]                @[ , 346],
                               MADF[6]                @[ , 348]
                               
                                                          
                          >

               ->  [ 0, ]
                         <
                               X1CASQI_A              @[ 70, ],
                               X1CASQI_B              @[ 72, ]                 
                         >;   
    
    

}; // symbol logsym of DRM


/*******************************************************************************

  Device    [DRM]

  Author    [tangqiang]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of DRM // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 140 # 320*3 );

    shape
    [ 0, 0 ]  ->  [ , 320*3 ]
              ->  [ 140, ]
              ->  [ , 0 ]
              ->  [ 0, ];


    "DRM" @ [70,140*3];

    // Draw extra lines for clock ports
    line ck_A_arrow [0, 30+20] -> [20, 30] -> [0, 30-20];

}; // end of symbol fpsym of DRM

/*******************************************************************************

  Device    [DRM]

  Author    [xuyongji]

  Abstract  [The floorplan view for DRM. This schematic view is solely used in
             floorplan editor]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of DRM // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    // The bounding box
    generate ( 140 # 300 * 5 );

    //
    // Layout symbols that will be shown in the floorplan view
    // 
    device DRM_INST ( symbol fpsym_a ) DRM0
        @[3 * 8, 300 + 80];
        
    device DRM_INST ( symbol fpsym_b ) DRM1
        @[3 * 8,3 * 300 + 80];              
                        
    map 
    (
        <instance DRM0>        => <instance DRM0       of device DRM (structure fp_struct)> ,
        <instance DRM1>        => <instance DRM1       of device DRM (structure fp_struct)>                      
    );
}; // end of schematic floorplan_view of DRM
