// Seed: 2729978002
module module_0 (
    output wor  id_0,
    output tri1 id_1
);
  wire id_3, id_4 = id_4;
  assign module_2.id_15 = 0;
  assign module_1.id_3  = 0;
endmodule
program module_1 (
    output wire id_0,
    input tri id_1,
    output logic id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5
);
  initial id_2 <= 1;
  module_0 modCall_1 (
      id_4,
      id_0
  );
endmodule
module module_2 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri1 id_4
);
  supply1 id_6, id_7 = ~1 * {-1{id_1}}, id_8, id_9, id_10;
  tri0 id_11 = -1'd0, id_12;
  wire id_13;
  parameter id_14 = -1;
  wor  id_15, id_16 = id_8;
  tri1 id_17 = 1;
  wor id_18, id_19 = 1, id_20;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_21;
endmodule
