ftableid sdc_id


//EPHY Setting+++++++++++++++++++++++++++++++++++++++++++
//Common setting
memw32 (REG_BASE+0x3c14) 0x00002000
memw32 (REG_BASE+0x3c58) 0xAAA8000F
memw32 (REG_BASE+0x3c5c) 0xAAA90164

//TX GEN1/2/3
memw32 (REG_BASE+0x3c60) 0x00048000
memw32 (REG_BASE+0x3c64) 0x00650012
memw32 (REG_BASE+0x3c68) 0x0065003F

//GEN1 RX
memw32 (REG_BASE+0x3c1c) 0x11001119
memw32 (REG_BASE+0x3c20) 0x06A70060
memw32 (REG_BASE+0x3c24) 0x003FFC05
memw32 (REG_BASE+0x3c2c) 0xFFA5C5FA

//GEN2 RX
memw32 (REG_BASE+0x3c30) 0x11001119
memw32 (REG_BASE+0x3c34) 0x06A70060
memw32 (REG_BASE+0x3c38) 0x003FFC00
memw32 (REG_BASE+0x3c40) 0xF550C5FA

//GEN3 RX
memw32 (REG_BASE+0x3c44) 0x11001119
memw32 (REG_BASE+0x3c48) 0x07A80060
memw32 (REG_BASE+0x3c4c) 0x000002D0
memw32 (REG_BASE+0x3c54) 0xF050C5FA

//GEN3 KIPRSEL update for Slumber issue 20170215 by curry
// [27:26] = 01'b
setbit32 (REG_BASE+0x3c54) (0x1<<26)

//SDC setting++++++++++++++++++++++++++++++++++++++++++++
//Run GEN1/2/3
clrbit32 (REG_BASE+0x0804) (0x3<<27)

//SDC setting for OOB
setbit32 (REG_BASE+0x0804) (0x1<<17)

//Patch for MPLL delay
//clrbit32 (REG_BASE+0x3c00) (0x3<<10)

//C2 Setting
setbit32 (REG_BASE+0x0800) (0x1<<29)

setbit32 (REG_BASE+0x0810) (0x1<<2)

//C0 OOB Enhance
setbit32 (REG_BASE+0x0808) (0x1<<4)

//C0 Set EPn_EIDLEDET signal

setbit32 (REG_BASE+0x0810) (0x1<<9)

//Power down lane01 for SATA
clrbit32 (REG_BASE+0x3c00) (0x1<<19)

//C0 Enable sata ASR

setbit32 (REG_BASE+0x0804) (0x1<<24)

//EIDLE 6T Filter setting////////////////////////////////////////////////////////////////////////////////////////////////////////

//Set full 6T filter

setbit32 (REG_BASE+0x0808) (0x1<<9)

//For RXPWR, use Eidle with 6T filter
clrbit32 (REG_BASE+0x0804) (0x1<<31)

// A2ECO SDC enter slumber problem 1ff8 0805[6]=1¡¯b1
setbit32 (REG_BASE+0x0804) (0x1<<14)

setbit32 (REG_BASE+0x080c) (0x1<<2)

//For Link state machine/ASR, use Eidle with 6T filter
clrbit32 (REG_BASE+0x080c) (0x1<<8)

setbit32 (REG_BASE+0x0810) (0x1<<19)

//For OOB, use original Eidle from EPHY
clrbit32 (REG_BASE+0x0800) (0x1<<28)

//enable AutoPartialSlumber Function
setbit32 (REG_BASE+0x08CC) (0x1<<5)

//Set IPMC to no interface power management state restrictions
clrbit32 (REG_BASE+0x0878) (0xF<<8)

//Enable infer EIDLE feature to patch 12ms COMINIT issue
setbit32 (REG_BASE+0x08C8) (0x1<<17)
