--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab2_design_top.twx lab2_design_top.ncd -o
lab2_design_top.twr lab2_design_top.pcf

Design file:              lab2_design_top.ncd
Physical constraint file: lab2_design_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_pin
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
DIP_pins<0>     |    1.278(R)|      SLOW  |   -0.225(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<1>     |    1.189(R)|      SLOW  |    0.008(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<2>     |    1.166(R)|      SLOW  |   -0.090(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<3>     |    1.104(R)|      SLOW  |    0.089(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
reset_pin       |    4.110(R)|      SLOW  |    0.353(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
serialDataIn_pin|    2.538(R)|      SLOW  |    0.043(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock clock_pin to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
Error_pin        |         7.560(R)|      SLOW  |         4.053(R)|      FAST  |clock_pin_BUFGP   |   0.000|
LED_hi_pin       |         6.990(R)|      SLOW  |         3.661(R)|      FAST  |clock_pin_BUFGP   |   0.000|
LED_lo_pin       |         7.172(R)|      SLOW  |         3.752(R)|      FAST  |clock_pin_BUFGP   |   0.000|
serialDataOut_pin|         8.103(R)|      SLOW  |         4.332(R)|      FAST  |clock_pin_BUFGP   |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    4.741|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 23 13:05:36 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



