
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lscpu_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402510 <.init>:
  402510:	stp	x29, x30, [sp, #-16]!
  402514:	mov	x29, sp
  402518:	bl	402d40 <readlinkat@plt+0x60>
  40251c:	ldp	x29, x30, [sp], #16
  402520:	ret

Disassembly of section .plt:

0000000000402530 <memcpy@plt-0x20>:
  402530:	stp	x16, x30, [sp, #-16]!
  402534:	adrp	x16, 429000 <readlinkat@plt+0x26320>
  402538:	ldr	x17, [x16, #4088]
  40253c:	add	x16, x16, #0xff8
  402540:	br	x17
  402544:	nop
  402548:	nop
  40254c:	nop

0000000000402550 <memcpy@plt>:
  402550:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402554:	ldr	x17, [x16]
  402558:	add	x16, x16, #0x0
  40255c:	br	x17

0000000000402560 <personality@plt>:
  402560:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402564:	ldr	x17, [x16, #8]
  402568:	add	x16, x16, #0x8
  40256c:	br	x17

0000000000402570 <memmove@plt>:
  402570:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402574:	ldr	x17, [x16, #16]
  402578:	add	x16, x16, #0x10
  40257c:	br	x17

0000000000402580 <_exit@plt>:
  402580:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402584:	ldr	x17, [x16, #24]
  402588:	add	x16, x16, #0x18
  40258c:	br	x17

0000000000402590 <strtoul@plt>:
  402590:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402594:	ldr	x17, [x16, #32]
  402598:	add	x16, x16, #0x20
  40259c:	br	x17

00000000004025a0 <strlen@plt>:
  4025a0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025a4:	ldr	x17, [x16, #40]
  4025a8:	add	x16, x16, #0x28
  4025ac:	br	x17

00000000004025b0 <__sched_cpufree@plt>:
  4025b0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025b4:	ldr	x17, [x16, #48]
  4025b8:	add	x16, x16, #0x30
  4025bc:	br	x17

00000000004025c0 <fputs@plt>:
  4025c0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025c4:	ldr	x17, [x16, #56]
  4025c8:	add	x16, x16, #0x38
  4025cc:	br	x17

00000000004025d0 <scols_line_set_data@plt>:
  4025d0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025d4:	ldr	x17, [x16, #64]
  4025d8:	add	x16, x16, #0x40
  4025dc:	br	x17

00000000004025e0 <exit@plt>:
  4025e0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025e4:	ldr	x17, [x16, #72]
  4025e8:	add	x16, x16, #0x48
  4025ec:	br	x17

00000000004025f0 <dup@plt>:
  4025f0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4025f4:	ldr	x17, [x16, #80]
  4025f8:	add	x16, x16, #0x50
  4025fc:	br	x17

0000000000402600 <scols_line_refer_data@plt>:
  402600:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402604:	ldr	x17, [x16, #88]
  402608:	add	x16, x16, #0x58
  40260c:	br	x17

0000000000402610 <strtoimax@plt>:
  402610:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402614:	ldr	x17, [x16, #96]
  402618:	add	x16, x16, #0x60
  40261c:	br	x17

0000000000402620 <getegid@plt>:
  402620:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402624:	ldr	x17, [x16, #104]
  402628:	add	x16, x16, #0x68
  40262c:	br	x17

0000000000402630 <scols_table_set_name@plt>:
  402630:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402634:	ldr	x17, [x16, #112]
  402638:	add	x16, x16, #0x70
  40263c:	br	x17

0000000000402640 <strtod@plt>:
  402640:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402644:	ldr	x17, [x16, #120]
  402648:	add	x16, x16, #0x78
  40264c:	br	x17

0000000000402650 <geteuid@plt>:
  402650:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402654:	ldr	x17, [x16, #128]
  402658:	add	x16, x16, #0x80
  40265c:	br	x17

0000000000402660 <scols_table_enable_noheadings@plt>:
  402660:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402664:	ldr	x17, [x16, #136]
  402668:	add	x16, x16, #0x88
  40266c:	br	x17

0000000000402670 <scols_table_new_column@plt>:
  402670:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402674:	ldr	x17, [x16, #144]
  402678:	add	x16, x16, #0x90
  40267c:	br	x17

0000000000402680 <readlink@plt>:
  402680:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402684:	ldr	x17, [x16, #152]
  402688:	add	x16, x16, #0x98
  40268c:	br	x17

0000000000402690 <getuid@plt>:
  402690:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402694:	ldr	x17, [x16, #160]
  402698:	add	x16, x16, #0xa0
  40269c:	br	x17

00000000004026a0 <opendir@plt>:
  4026a0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026a4:	ldr	x17, [x16, #168]
  4026a8:	add	x16, x16, #0xa8
  4026ac:	br	x17

00000000004026b0 <__cxa_atexit@plt>:
  4026b0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026b4:	ldr	x17, [x16, #176]
  4026b8:	add	x16, x16, #0xb0
  4026bc:	br	x17

00000000004026c0 <fputc@plt>:
  4026c0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026c4:	ldr	x17, [x16, #184]
  4026c8:	add	x16, x16, #0xb8
  4026cc:	br	x17

00000000004026d0 <qsort@plt>:
  4026d0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026d4:	ldr	x17, [x16, #192]
  4026d8:	add	x16, x16, #0xc0
  4026dc:	br	x17

00000000004026e0 <asprintf@plt>:
  4026e0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026e4:	ldr	x17, [x16, #200]
  4026e8:	add	x16, x16, #0xc8
  4026ec:	br	x17

00000000004026f0 <lseek@plt>:
  4026f0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4026f4:	ldr	x17, [x16, #208]
  4026f8:	add	x16, x16, #0xd0
  4026fc:	br	x17

0000000000402700 <snprintf@plt>:
  402700:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402704:	ldr	x17, [x16, #216]
  402708:	add	x16, x16, #0xd8
  40270c:	br	x17

0000000000402710 <gnu_dev_makedev@plt>:
  402710:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402714:	ldr	x17, [x16, #224]
  402718:	add	x16, x16, #0xe0
  40271c:	br	x17

0000000000402720 <localeconv@plt>:
  402720:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402724:	ldr	x17, [x16, #232]
  402728:	add	x16, x16, #0xe8
  40272c:	br	x17

0000000000402730 <fileno@plt>:
  402730:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402734:	ldr	x17, [x16, #240]
  402738:	add	x16, x16, #0xf0
  40273c:	br	x17

0000000000402740 <fclose@plt>:
  402740:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402744:	ldr	x17, [x16, #248]
  402748:	add	x16, x16, #0xf8
  40274c:	br	x17

0000000000402750 <atoi@plt>:
  402750:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402754:	ldr	x17, [x16, #256]
  402758:	add	x16, x16, #0x100
  40275c:	br	x17

0000000000402760 <getpid@plt>:
  402760:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402764:	ldr	x17, [x16, #264]
  402768:	add	x16, x16, #0x108
  40276c:	br	x17

0000000000402770 <strtok_r@plt>:
  402770:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402774:	ldr	x17, [x16, #272]
  402778:	add	x16, x16, #0x110
  40277c:	br	x17

0000000000402780 <fopen@plt>:
  402780:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402784:	ldr	x17, [x16, #280]
  402788:	add	x16, x16, #0x118
  40278c:	br	x17

0000000000402790 <malloc@plt>:
  402790:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402794:	ldr	x17, [x16, #288]
  402798:	add	x16, x16, #0x120
  40279c:	br	x17

00000000004027a0 <toupper@plt>:
  4027a0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027a4:	ldr	x17, [x16, #296]
  4027a8:	add	x16, x16, #0x128
  4027ac:	br	x17

00000000004027b0 <open@plt>:
  4027b0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027b4:	ldr	x17, [x16, #304]
  4027b8:	add	x16, x16, #0x130
  4027bc:	br	x17

00000000004027c0 <__isoc99_fscanf@plt>:
  4027c0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027c4:	ldr	x17, [x16, #312]
  4027c8:	add	x16, x16, #0x138
  4027cc:	br	x17

00000000004027d0 <strncmp@plt>:
  4027d0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027d4:	ldr	x17, [x16, #320]
  4027d8:	add	x16, x16, #0x140
  4027dc:	br	x17

00000000004027e0 <bindtextdomain@plt>:
  4027e0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027e4:	ldr	x17, [x16, #328]
  4027e8:	add	x16, x16, #0x148
  4027ec:	br	x17

00000000004027f0 <__libc_start_main@plt>:
  4027f0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4027f4:	ldr	x17, [x16, #336]
  4027f8:	add	x16, x16, #0x150
  4027fc:	br	x17

0000000000402800 <fgetc@plt>:
  402800:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402804:	ldr	x17, [x16, #344]
  402808:	add	x16, x16, #0x158
  40280c:	br	x17

0000000000402810 <memset@plt>:
  402810:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402814:	ldr	x17, [x16, #352]
  402818:	add	x16, x16, #0x160
  40281c:	br	x17

0000000000402820 <fdopen@plt>:
  402820:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402824:	ldr	x17, [x16, #360]
  402828:	add	x16, x16, #0x168
  40282c:	br	x17

0000000000402830 <scols_new_table@plt>:
  402830:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402834:	ldr	x17, [x16, #368]
  402838:	add	x16, x16, #0x170
  40283c:	br	x17

0000000000402840 <atof@plt>:
  402840:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402844:	ldr	x17, [x16, #376]
  402848:	add	x16, x16, #0x178
  40284c:	br	x17

0000000000402850 <calloc@plt>:
  402850:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402854:	ldr	x17, [x16, #384]
  402858:	add	x16, x16, #0x180
  40285c:	br	x17

0000000000402860 <readdir@plt>:
  402860:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402864:	ldr	x17, [x16, #392]
  402868:	add	x16, x16, #0x188
  40286c:	br	x17

0000000000402870 <realloc@plt>:
  402870:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402874:	ldr	x17, [x16, #400]
  402878:	add	x16, x16, #0x190
  40287c:	br	x17

0000000000402880 <strdup@plt>:
  402880:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402884:	ldr	x17, [x16, #408]
  402888:	add	x16, x16, #0x198
  40288c:	br	x17

0000000000402890 <scols_table_new_line@plt>:
  402890:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402894:	ldr	x17, [x16, #416]
  402898:	add	x16, x16, #0x1a0
  40289c:	br	x17

00000000004028a0 <closedir@plt>:
  4028a0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028a4:	ldr	x17, [x16, #424]
  4028a8:	add	x16, x16, #0x1a8
  4028ac:	br	x17

00000000004028b0 <scols_unref_table@plt>:
  4028b0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028b4:	ldr	x17, [x16, #432]
  4028b8:	add	x16, x16, #0x1b0
  4028bc:	br	x17

00000000004028c0 <close@plt>:
  4028c0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028c4:	ldr	x17, [x16, #440]
  4028c8:	add	x16, x16, #0x1b8
  4028cc:	br	x17

00000000004028d0 <__sched_cpualloc@plt>:
  4028d0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028d4:	ldr	x17, [x16, #448]
  4028d8:	add	x16, x16, #0x1c0
  4028dc:	br	x17

00000000004028e0 <strrchr@plt>:
  4028e0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028e4:	ldr	x17, [x16, #456]
  4028e8:	add	x16, x16, #0x1c8
  4028ec:	br	x17

00000000004028f0 <__gmon_start__@plt>:
  4028f0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4028f4:	ldr	x17, [x16, #464]
  4028f8:	add	x16, x16, #0x1d0
  4028fc:	br	x17

0000000000402900 <fdopendir@plt>:
  402900:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402904:	ldr	x17, [x16, #472]
  402908:	add	x16, x16, #0x1d8
  40290c:	br	x17

0000000000402910 <write@plt>:
  402910:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402914:	ldr	x17, [x16, #480]
  402918:	add	x16, x16, #0x1e0
  40291c:	br	x17

0000000000402920 <strtoumax@plt>:
  402920:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402924:	ldr	x17, [x16, #488]
  402928:	add	x16, x16, #0x1e8
  40292c:	br	x17

0000000000402930 <abort@plt>:
  402930:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402934:	ldr	x17, [x16, #496]
  402938:	add	x16, x16, #0x1f0
  40293c:	br	x17

0000000000402940 <mkostemp@plt>:
  402940:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402944:	ldr	x17, [x16, #504]
  402948:	add	x16, x16, #0x1f8
  40294c:	br	x17

0000000000402950 <access@plt>:
  402950:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402954:	ldr	x17, [x16, #512]
  402958:	add	x16, x16, #0x200
  40295c:	br	x17

0000000000402960 <memcmp@plt>:
  402960:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402964:	ldr	x17, [x16, #520]
  402968:	add	x16, x16, #0x208
  40296c:	br	x17

0000000000402970 <textdomain@plt>:
  402970:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402974:	ldr	x17, [x16, #528]
  402978:	add	x16, x16, #0x210
  40297c:	br	x17

0000000000402980 <getopt_long@plt>:
  402980:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402984:	ldr	x17, [x16, #536]
  402988:	add	x16, x16, #0x218
  40298c:	br	x17

0000000000402990 <strcmp@plt>:
  402990:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402994:	ldr	x17, [x16, #544]
  402998:	add	x16, x16, #0x220
  40299c:	br	x17

00000000004029a0 <warn@plt>:
  4029a0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029a4:	ldr	x17, [x16, #552]
  4029a8:	add	x16, x16, #0x228
  4029ac:	br	x17

00000000004029b0 <__ctype_b_loc@plt>:
  4029b0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029b4:	ldr	x17, [x16, #560]
  4029b8:	add	x16, x16, #0x230
  4029bc:	br	x17

00000000004029c0 <rewinddir@plt>:
  4029c0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029c4:	ldr	x17, [x16, #568]
  4029c8:	add	x16, x16, #0x238
  4029cc:	br	x17

00000000004029d0 <strtol@plt>:
  4029d0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029d4:	ldr	x17, [x16, #576]
  4029d8:	add	x16, x16, #0x240
  4029dc:	br	x17

00000000004029e0 <fread@plt>:
  4029e0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029e4:	ldr	x17, [x16, #584]
  4029e8:	add	x16, x16, #0x248
  4029ec:	br	x17

00000000004029f0 <free@plt>:
  4029f0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  4029f4:	ldr	x17, [x16, #592]
  4029f8:	add	x16, x16, #0x250
  4029fc:	br	x17

0000000000402a00 <getgid@plt>:
  402a00:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a04:	ldr	x17, [x16, #600]
  402a08:	add	x16, x16, #0x258
  402a0c:	br	x17

0000000000402a10 <scols_table_enable_json@plt>:
  402a10:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a14:	ldr	x17, [x16, #608]
  402a18:	add	x16, x16, #0x260
  402a1c:	br	x17

0000000000402a20 <strncasecmp@plt>:
  402a20:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a24:	ldr	x17, [x16, #616]
  402a28:	add	x16, x16, #0x268
  402a2c:	br	x17

0000000000402a30 <nanosleep@plt>:
  402a30:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a34:	ldr	x17, [x16, #624]
  402a38:	add	x16, x16, #0x270
  402a3c:	br	x17

0000000000402a40 <vasprintf@plt>:
  402a40:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a44:	ldr	x17, [x16, #632]
  402a48:	add	x16, x16, #0x278
  402a4c:	br	x17

0000000000402a50 <strndup@plt>:
  402a50:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a54:	ldr	x17, [x16, #640]
  402a58:	add	x16, x16, #0x280
  402a5c:	br	x17

0000000000402a60 <strspn@plt>:
  402a60:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a64:	ldr	x17, [x16, #648]
  402a68:	add	x16, x16, #0x288
  402a6c:	br	x17

0000000000402a70 <strchr@plt>:
  402a70:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a74:	ldr	x17, [x16, #656]
  402a78:	add	x16, x16, #0x290
  402a7c:	br	x17

0000000000402a80 <__isoc99_vfscanf@plt>:
  402a80:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a84:	ldr	x17, [x16, #664]
  402a88:	add	x16, x16, #0x298
  402a8c:	br	x17

0000000000402a90 <fwrite@plt>:
  402a90:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402a94:	ldr	x17, [x16, #672]
  402a98:	add	x16, x16, #0x2a0
  402a9c:	br	x17

0000000000402aa0 <__sched_cpucount@plt>:
  402aa0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402aa4:	ldr	x17, [x16, #680]
  402aa8:	add	x16, x16, #0x2a8
  402aac:	br	x17

0000000000402ab0 <fcntl@plt>:
  402ab0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ab4:	ldr	x17, [x16, #688]
  402ab8:	add	x16, x16, #0x2b0
  402abc:	br	x17

0000000000402ac0 <fflush@plt>:
  402ac0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ac4:	ldr	x17, [x16, #696]
  402ac8:	add	x16, x16, #0x2b8
  402acc:	br	x17

0000000000402ad0 <dirfd@plt>:
  402ad0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ad4:	ldr	x17, [x16, #704]
  402ad8:	add	x16, x16, #0x2c0
  402adc:	br	x17

0000000000402ae0 <scols_print_table@plt>:
  402ae0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ae4:	ldr	x17, [x16, #712]
  402ae8:	add	x16, x16, #0x2c8
  402aec:	br	x17

0000000000402af0 <warnx@plt>:
  402af0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402af4:	ldr	x17, [x16, #720]
  402af8:	add	x16, x16, #0x2d0
  402afc:	br	x17

0000000000402b00 <read@plt>:
  402b00:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b04:	ldr	x17, [x16, #728]
  402b08:	add	x16, x16, #0x2d8
  402b0c:	br	x17

0000000000402b10 <strstr@plt>:
  402b10:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b14:	ldr	x17, [x16, #736]
  402b18:	add	x16, x16, #0x2e0
  402b1c:	br	x17

0000000000402b20 <__isoc99_sscanf@plt>:
  402b20:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b24:	ldr	x17, [x16, #744]
  402b28:	add	x16, x16, #0x2e8
  402b2c:	br	x17

0000000000402b30 <vsnprintf@plt>:
  402b30:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b34:	ldr	x17, [x16, #752]
  402b38:	add	x16, x16, #0x2f0
  402b3c:	br	x17

0000000000402b40 <strncpy@plt>:
  402b40:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b44:	ldr	x17, [x16, #760]
  402b48:	add	x16, x16, #0x2f8
  402b4c:	br	x17

0000000000402b50 <errx@plt>:
  402b50:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b54:	ldr	x17, [x16, #768]
  402b58:	add	x16, x16, #0x300
  402b5c:	br	x17

0000000000402b60 <umask@plt>:
  402b60:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b64:	ldr	x17, [x16, #776]
  402b68:	add	x16, x16, #0x308
  402b6c:	br	x17

0000000000402b70 <strcspn@plt>:
  402b70:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b74:	ldr	x17, [x16, #784]
  402b78:	add	x16, x16, #0x310
  402b7c:	br	x17

0000000000402b80 <faccessat@plt>:
  402b80:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b84:	ldr	x17, [x16, #792]
  402b88:	add	x16, x16, #0x318
  402b8c:	br	x17

0000000000402b90 <vfprintf@plt>:
  402b90:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402b94:	ldr	x17, [x16, #800]
  402b98:	add	x16, x16, #0x320
  402b9c:	br	x17

0000000000402ba0 <openat@plt>:
  402ba0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ba4:	ldr	x17, [x16, #808]
  402ba8:	add	x16, x16, #0x328
  402bac:	br	x17

0000000000402bb0 <printf@plt>:
  402bb0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402bb4:	ldr	x17, [x16, #816]
  402bb8:	add	x16, x16, #0x330
  402bbc:	br	x17

0000000000402bc0 <__assert_fail@plt>:
  402bc0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402bc4:	ldr	x17, [x16, #824]
  402bc8:	add	x16, x16, #0x338
  402bcc:	br	x17

0000000000402bd0 <__errno_location@plt>:
  402bd0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402bd4:	ldr	x17, [x16, #832]
  402bd8:	add	x16, x16, #0x340
  402bdc:	br	x17

0000000000402be0 <tolower@plt>:
  402be0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402be4:	ldr	x17, [x16, #840]
  402be8:	add	x16, x16, #0x348
  402bec:	br	x17

0000000000402bf0 <uname@plt>:
  402bf0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402bf4:	ldr	x17, [x16, #848]
  402bf8:	add	x16, x16, #0x350
  402bfc:	br	x17

0000000000402c00 <getenv@plt>:
  402c00:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c04:	ldr	x17, [x16, #856]
  402c08:	add	x16, x16, #0x358
  402c0c:	br	x17

0000000000402c10 <putchar@plt>:
  402c10:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c14:	ldr	x17, [x16, #864]
  402c18:	add	x16, x16, #0x360
  402c1c:	br	x17

0000000000402c20 <__xstat@plt>:
  402c20:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c24:	ldr	x17, [x16, #872]
  402c28:	add	x16, x16, #0x368
  402c2c:	br	x17

0000000000402c30 <syscall@plt>:
  402c30:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c34:	ldr	x17, [x16, #880]
  402c38:	add	x16, x16, #0x370
  402c3c:	br	x17

0000000000402c40 <gettext@plt>:
  402c40:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c44:	ldr	x17, [x16, #888]
  402c48:	add	x16, x16, #0x378
  402c4c:	br	x17

0000000000402c50 <getdtablesize@plt>:
  402c50:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c54:	ldr	x17, [x16, #896]
  402c58:	add	x16, x16, #0x380
  402c5c:	br	x17

0000000000402c60 <mkdir@plt>:
  402c60:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c64:	ldr	x17, [x16, #904]
  402c68:	add	x16, x16, #0x388
  402c6c:	br	x17

0000000000402c70 <fprintf@plt>:
  402c70:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c74:	ldr	x17, [x16, #912]
  402c78:	add	x16, x16, #0x390
  402c7c:	br	x17

0000000000402c80 <fgets@plt>:
  402c80:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c84:	ldr	x17, [x16, #920]
  402c88:	add	x16, x16, #0x398
  402c8c:	br	x17

0000000000402c90 <scols_init_debug@plt>:
  402c90:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402c94:	ldr	x17, [x16, #928]
  402c98:	add	x16, x16, #0x3a0
  402c9c:	br	x17

0000000000402ca0 <err@plt>:
  402ca0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ca4:	ldr	x17, [x16, #936]
  402ca8:	add	x16, x16, #0x3a8
  402cac:	br	x17

0000000000402cb0 <setlocale@plt>:
  402cb0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402cb4:	ldr	x17, [x16, #944]
  402cb8:	add	x16, x16, #0x3b0
  402cbc:	br	x17

0000000000402cc0 <__fxstatat@plt>:
  402cc0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402cc4:	ldr	x17, [x16, #952]
  402cc8:	add	x16, x16, #0x3b8
  402ccc:	br	x17

0000000000402cd0 <ferror@plt>:
  402cd0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402cd4:	ldr	x17, [x16, #960]
  402cd8:	add	x16, x16, #0x3c0
  402cdc:	br	x17

0000000000402ce0 <readlinkat@plt>:
  402ce0:	adrp	x16, 42a000 <readlinkat@plt+0x27320>
  402ce4:	ldr	x17, [x16, #968]
  402ce8:	add	x16, x16, #0x3c8
  402cec:	br	x17

Disassembly of section .text:

0000000000402cf0 <.text>:
  402cf0:	mov	x29, #0x0                   	// #0
  402cf4:	mov	x30, #0x0                   	// #0
  402cf8:	mov	x5, x0
  402cfc:	ldr	x1, [sp]
  402d00:	add	x2, sp, #0x8
  402d04:	mov	x6, sp
  402d08:	movz	x0, #0x0, lsl #48
  402d0c:	movk	x0, #0x0, lsl #32
  402d10:	movk	x0, #0x40, lsl #16
  402d14:	movk	x0, #0xa8e0
  402d18:	movz	x3, #0x0, lsl #48
  402d1c:	movk	x3, #0x0, lsl #32
  402d20:	movk	x3, #0x41, lsl #16
  402d24:	movk	x3, #0x3dd8
  402d28:	movz	x4, #0x0, lsl #48
  402d2c:	movk	x4, #0x0, lsl #32
  402d30:	movk	x4, #0x41, lsl #16
  402d34:	movk	x4, #0x3e58
  402d38:	bl	4027f0 <__libc_start_main@plt>
  402d3c:	bl	402930 <abort@plt>
  402d40:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  402d44:	ldr	x0, [x0, #4064]
  402d48:	cbz	x0, 402d50 <readlinkat@plt+0x70>
  402d4c:	b	4028f0 <__gmon_start__@plt>
  402d50:	ret
  402d54:	stp	x29, x30, [sp, #-32]!
  402d58:	mov	x29, sp
  402d5c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402d60:	add	x0, x0, #0x738
  402d64:	str	x0, [sp, #24]
  402d68:	ldr	x0, [sp, #24]
  402d6c:	str	x0, [sp, #24]
  402d70:	ldr	x1, [sp, #24]
  402d74:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402d78:	add	x0, x0, #0x738
  402d7c:	cmp	x1, x0
  402d80:	b.eq	402dbc <readlinkat@plt+0xdc>  // b.none
  402d84:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  402d88:	add	x0, x0, #0xeb8
  402d8c:	ldr	x0, [x0]
  402d90:	str	x0, [sp, #16]
  402d94:	ldr	x0, [sp, #16]
  402d98:	str	x0, [sp, #16]
  402d9c:	ldr	x0, [sp, #16]
  402da0:	cmp	x0, #0x0
  402da4:	b.eq	402dc0 <readlinkat@plt+0xe0>  // b.none
  402da8:	ldr	x1, [sp, #16]
  402dac:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402db0:	add	x0, x0, #0x738
  402db4:	blr	x1
  402db8:	b	402dc0 <readlinkat@plt+0xe0>
  402dbc:	nop
  402dc0:	ldp	x29, x30, [sp], #32
  402dc4:	ret
  402dc8:	stp	x29, x30, [sp, #-48]!
  402dcc:	mov	x29, sp
  402dd0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402dd4:	add	x0, x0, #0x738
  402dd8:	str	x0, [sp, #40]
  402ddc:	ldr	x0, [sp, #40]
  402de0:	str	x0, [sp, #40]
  402de4:	ldr	x1, [sp, #40]
  402de8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402dec:	add	x0, x0, #0x738
  402df0:	sub	x0, x1, x0
  402df4:	asr	x0, x0, #3
  402df8:	lsr	x1, x0, #63
  402dfc:	add	x0, x1, x0
  402e00:	asr	x0, x0, #1
  402e04:	str	x0, [sp, #32]
  402e08:	ldr	x0, [sp, #32]
  402e0c:	cmp	x0, #0x0
  402e10:	b.eq	402e50 <readlinkat@plt+0x170>  // b.none
  402e14:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  402e18:	add	x0, x0, #0xec0
  402e1c:	ldr	x0, [x0]
  402e20:	str	x0, [sp, #24]
  402e24:	ldr	x0, [sp, #24]
  402e28:	str	x0, [sp, #24]
  402e2c:	ldr	x0, [sp, #24]
  402e30:	cmp	x0, #0x0
  402e34:	b.eq	402e54 <readlinkat@plt+0x174>  // b.none
  402e38:	ldr	x2, [sp, #24]
  402e3c:	ldr	x1, [sp, #32]
  402e40:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402e44:	add	x0, x0, #0x738
  402e48:	blr	x2
  402e4c:	b	402e54 <readlinkat@plt+0x174>
  402e50:	nop
  402e54:	ldp	x29, x30, [sp], #48
  402e58:	ret
  402e5c:	stp	x29, x30, [sp, #-16]!
  402e60:	mov	x29, sp
  402e64:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402e68:	add	x0, x0, #0x760
  402e6c:	ldrb	w0, [x0]
  402e70:	and	x0, x0, #0xff
  402e74:	cmp	x0, #0x0
  402e78:	b.ne	402e94 <readlinkat@plt+0x1b4>  // b.any
  402e7c:	bl	402d54 <readlinkat@plt+0x74>
  402e80:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402e84:	add	x0, x0, #0x760
  402e88:	mov	w1, #0x1                   	// #1
  402e8c:	strb	w1, [x0]
  402e90:	b	402e98 <readlinkat@plt+0x1b8>
  402e94:	nop
  402e98:	ldp	x29, x30, [sp], #16
  402e9c:	ret
  402ea0:	stp	x29, x30, [sp, #-16]!
  402ea4:	mov	x29, sp
  402ea8:	bl	402dc8 <readlinkat@plt+0xe8>
  402eac:	nop
  402eb0:	ldp	x29, x30, [sp], #16
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-48]!
  402ebc:	mov	x29, sp
  402ec0:	str	x0, [sp, #24]
  402ec4:	bl	402bd0 <__errno_location@plt>
  402ec8:	str	wzr, [x0]
  402ecc:	ldr	x0, [sp, #24]
  402ed0:	bl	402cd0 <ferror@plt>
  402ed4:	cmp	w0, #0x0
  402ed8:	b.ne	402f34 <readlinkat@plt+0x254>  // b.any
  402edc:	ldr	x0, [sp, #24]
  402ee0:	bl	402ac0 <fflush@plt>
  402ee4:	cmp	w0, #0x0
  402ee8:	b.ne	402f34 <readlinkat@plt+0x254>  // b.any
  402eec:	ldr	x0, [sp, #24]
  402ef0:	bl	402730 <fileno@plt>
  402ef4:	str	w0, [sp, #44]
  402ef8:	ldr	w0, [sp, #44]
  402efc:	cmp	w0, #0x0
  402f00:	b.lt	402f3c <readlinkat@plt+0x25c>  // b.tstop
  402f04:	ldr	w0, [sp, #44]
  402f08:	bl	4025f0 <dup@plt>
  402f0c:	str	w0, [sp, #44]
  402f10:	ldr	w0, [sp, #44]
  402f14:	cmp	w0, #0x0
  402f18:	b.lt	402f3c <readlinkat@plt+0x25c>  // b.tstop
  402f1c:	ldr	w0, [sp, #44]
  402f20:	bl	4028c0 <close@plt>
  402f24:	cmp	w0, #0x0
  402f28:	b.ne	402f3c <readlinkat@plt+0x25c>  // b.any
  402f2c:	mov	w0, #0x0                   	// #0
  402f30:	b	402f5c <readlinkat@plt+0x27c>
  402f34:	nop
  402f38:	b	402f40 <readlinkat@plt+0x260>
  402f3c:	nop
  402f40:	bl	402bd0 <__errno_location@plt>
  402f44:	ldr	w0, [x0]
  402f48:	cmp	w0, #0x9
  402f4c:	b.ne	402f58 <readlinkat@plt+0x278>  // b.any
  402f50:	mov	w0, #0x0                   	// #0
  402f54:	b	402f5c <readlinkat@plt+0x27c>
  402f58:	mov	w0, #0xffffffff            	// #-1
  402f5c:	ldp	x29, x30, [sp], #48
  402f60:	ret
  402f64:	stp	x29, x30, [sp, #-16]!
  402f68:	mov	x29, sp
  402f6c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402f70:	add	x0, x0, #0x750
  402f74:	ldr	x0, [x0]
  402f78:	bl	402eb8 <readlinkat@plt+0x1d8>
  402f7c:	cmp	w0, #0x0
  402f80:	b.eq	402fd0 <readlinkat@plt+0x2f0>  // b.none
  402f84:	bl	402bd0 <__errno_location@plt>
  402f88:	ldr	w0, [x0]
  402f8c:	cmp	w0, #0x20
  402f90:	b.eq	402fd0 <readlinkat@plt+0x2f0>  // b.none
  402f94:	bl	402bd0 <__errno_location@plt>
  402f98:	ldr	w0, [x0]
  402f9c:	cmp	w0, #0x0
  402fa0:	b.eq	402fb8 <readlinkat@plt+0x2d8>  // b.none
  402fa4:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  402fa8:	add	x0, x0, #0xec8
  402fac:	bl	402c40 <gettext@plt>
  402fb0:	bl	4029a0 <warn@plt>
  402fb4:	b	402fc8 <readlinkat@plt+0x2e8>
  402fb8:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  402fbc:	add	x0, x0, #0xec8
  402fc0:	bl	402c40 <gettext@plt>
  402fc4:	bl	402af0 <warnx@plt>
  402fc8:	mov	w0, #0x1                   	// #1
  402fcc:	bl	402580 <_exit@plt>
  402fd0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  402fd4:	add	x0, x0, #0x738
  402fd8:	ldr	x0, [x0]
  402fdc:	bl	402eb8 <readlinkat@plt+0x1d8>
  402fe0:	cmp	w0, #0x0
  402fe4:	b.eq	402ff0 <readlinkat@plt+0x310>  // b.none
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	bl	402580 <_exit@plt>
  402ff0:	nop
  402ff4:	ldp	x29, x30, [sp], #16
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-16]!
  403000:	mov	x29, sp
  403004:	adrp	x0, 402000 <memcpy@plt-0x550>
  403008:	add	x0, x0, #0xf64
  40300c:	bl	413e60 <readlinkat@plt+0x11180>
  403010:	nop
  403014:	ldp	x29, x30, [sp], #16
  403018:	ret
  40301c:	sub	sp, sp, #0x10
  403020:	str	w0, [sp, #12]
  403024:	ldr	w0, [sp, #12]
  403028:	sub	w0, w0, #0x21
  40302c:	cmp	w0, #0x5d
  403030:	b.hi	40303c <readlinkat@plt+0x35c>  // b.pmore
  403034:	mov	w0, #0x1                   	// #1
  403038:	b	403040 <readlinkat@plt+0x360>
  40303c:	mov	w0, #0x0                   	// #0
  403040:	add	sp, sp, #0x10
  403044:	ret
  403048:	stp	x29, x30, [sp, #-48]!
  40304c:	mov	x29, sp
  403050:	str	w0, [sp, #28]
  403054:	str	x1, [sp, #16]
  403058:	ldr	x0, [sp, #16]
  40305c:	cmp	x0, #0x0
  403060:	b.ne	403084 <readlinkat@plt+0x3a4>  // b.any
  403064:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  403068:	add	x3, x0, #0xdb8
  40306c:	mov	w2, #0xe                   	// #14
  403070:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403074:	add	x1, x0, #0xed8
  403078:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  40307c:	add	x0, x0, #0xef0
  403080:	bl	402bc0 <__assert_fail@plt>
  403084:	ldr	x0, [sp, #16]
  403088:	str	x0, [sp, #40]
  40308c:	b	4030bc <readlinkat@plt+0x3dc>
  403090:	ldr	x0, [sp, #40]
  403094:	ldr	w0, [x0, #24]
  403098:	ldr	w1, [sp, #28]
  40309c:	cmp	w1, w0
  4030a0:	b.ne	4030b0 <readlinkat@plt+0x3d0>  // b.any
  4030a4:	ldr	x0, [sp, #40]
  4030a8:	ldr	x0, [x0]
  4030ac:	b	4030d0 <readlinkat@plt+0x3f0>
  4030b0:	ldr	x0, [sp, #40]
  4030b4:	add	x0, x0, #0x20
  4030b8:	str	x0, [sp, #40]
  4030bc:	ldr	x0, [sp, #40]
  4030c0:	ldr	x0, [x0]
  4030c4:	cmp	x0, #0x0
  4030c8:	b.ne	403090 <readlinkat@plt+0x3b0>  // b.any
  4030cc:	mov	x0, #0x0                   	// #0
  4030d0:	ldp	x29, x30, [sp], #48
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-96]!
  4030dc:	mov	x29, sp
  4030e0:	str	x19, [sp, #16]
  4030e4:	str	w0, [sp, #60]
  4030e8:	str	x1, [sp, #48]
  4030ec:	str	x2, [sp, #40]
  4030f0:	str	x3, [sp, #32]
  4030f4:	str	wzr, [sp, #92]
  4030f8:	b	4032f0 <readlinkat@plt+0x610>
  4030fc:	ldrsw	x0, [sp, #92]
  403100:	lsl	x0, x0, #6
  403104:	ldr	x1, [sp, #40]
  403108:	add	x0, x1, x0
  40310c:	str	x0, [sp, #80]
  403110:	b	4032b8 <readlinkat@plt+0x5d8>
  403114:	ldr	x0, [sp, #80]
  403118:	ldr	w0, [x0]
  40311c:	ldr	w1, [sp, #60]
  403120:	cmp	w1, w0
  403124:	b.eq	403138 <readlinkat@plt+0x458>  // b.none
  403128:	ldr	x0, [sp, #80]
  40312c:	add	x0, x0, #0x4
  403130:	str	x0, [sp, #80]
  403134:	b	4032b8 <readlinkat@plt+0x5d8>
  403138:	ldrsw	x0, [sp, #92]
  40313c:	lsl	x0, x0, #2
  403140:	ldr	x1, [sp, #32]
  403144:	add	x0, x1, x0
  403148:	ldr	w0, [x0]
  40314c:	cmp	w0, #0x0
  403150:	b.ne	403170 <readlinkat@plt+0x490>  // b.any
  403154:	ldrsw	x0, [sp, #92]
  403158:	lsl	x0, x0, #2
  40315c:	ldr	x1, [sp, #32]
  403160:	add	x0, x1, x0
  403164:	ldr	w1, [sp, #60]
  403168:	str	w1, [x0]
  40316c:	b	4032e0 <readlinkat@plt+0x600>
  403170:	ldrsw	x0, [sp, #92]
  403174:	lsl	x0, x0, #2
  403178:	ldr	x1, [sp, #32]
  40317c:	add	x0, x1, x0
  403180:	ldr	w0, [x0]
  403184:	ldr	w1, [sp, #60]
  403188:	cmp	w1, w0
  40318c:	b.eq	4032e0 <readlinkat@plt+0x600>  // b.none
  403190:	str	xzr, [sp, #72]
  403194:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  403198:	add	x0, x0, #0x738
  40319c:	ldr	x19, [x0]
  4031a0:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4031a4:	add	x0, x0, #0xf00
  4031a8:	bl	402c40 <gettext@plt>
  4031ac:	mov	x1, x0
  4031b0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4031b4:	add	x0, x0, #0x758
  4031b8:	ldr	x0, [x0]
  4031bc:	mov	x2, x0
  4031c0:	mov	x0, x19
  4031c4:	bl	402c70 <fprintf@plt>
  4031c8:	ldrsw	x0, [sp, #92]
  4031cc:	lsl	x0, x0, #6
  4031d0:	ldr	x1, [sp, #40]
  4031d4:	add	x0, x1, x0
  4031d8:	str	x0, [sp, #80]
  4031dc:	b	403278 <readlinkat@plt+0x598>
  4031e0:	ldr	x0, [sp, #80]
  4031e4:	ldr	w0, [x0]
  4031e8:	ldr	x1, [sp, #48]
  4031ec:	bl	403048 <readlinkat@plt+0x368>
  4031f0:	str	x0, [sp, #64]
  4031f4:	ldr	x0, [sp, #64]
  4031f8:	cmp	x0, #0x0
  4031fc:	b.eq	403224 <readlinkat@plt+0x544>  // b.none
  403200:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  403204:	add	x0, x0, #0x738
  403208:	ldr	x3, [x0]
  40320c:	ldr	x2, [sp, #64]
  403210:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403214:	add	x1, x0, #0xf28
  403218:	mov	x0, x3
  40321c:	bl	402c70 <fprintf@plt>
  403220:	b	403260 <readlinkat@plt+0x580>
  403224:	ldr	x0, [sp, #80]
  403228:	ldr	w0, [x0]
  40322c:	bl	40301c <readlinkat@plt+0x33c>
  403230:	cmp	w0, #0x0
  403234:	b.eq	403260 <readlinkat@plt+0x580>  // b.none
  403238:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40323c:	add	x0, x0, #0x738
  403240:	ldr	x3, [x0]
  403244:	ldr	x0, [sp, #80]
  403248:	ldr	w0, [x0]
  40324c:	mov	w2, w0
  403250:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403254:	add	x1, x0, #0xf30
  403258:	mov	x0, x3
  40325c:	bl	402c70 <fprintf@plt>
  403260:	ldr	x0, [sp, #80]
  403264:	add	x0, x0, #0x4
  403268:	str	x0, [sp, #80]
  40326c:	ldr	x0, [sp, #72]
  403270:	add	x0, x0, #0x1
  403274:	str	x0, [sp, #72]
  403278:	ldr	x0, [sp, #72]
  40327c:	add	x0, x0, #0x1
  403280:	cmp	x0, #0xf
  403284:	b.hi	403298 <readlinkat@plt+0x5b8>  // b.pmore
  403288:	ldr	x0, [sp, #80]
  40328c:	ldr	w0, [x0]
  403290:	cmp	w0, #0x0
  403294:	b.ne	4031e0 <readlinkat@plt+0x500>  // b.any
  403298:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40329c:	add	x0, x0, #0x738
  4032a0:	ldr	x0, [x0]
  4032a4:	mov	x1, x0
  4032a8:	mov	w0, #0xa                   	// #10
  4032ac:	bl	4026c0 <fputc@plt>
  4032b0:	mov	w0, #0x1                   	// #1
  4032b4:	bl	4025e0 <exit@plt>
  4032b8:	ldr	x0, [sp, #80]
  4032bc:	ldr	w0, [x0]
  4032c0:	cmp	w0, #0x0
  4032c4:	b.eq	4032e4 <readlinkat@plt+0x604>  // b.none
  4032c8:	ldr	x0, [sp, #80]
  4032cc:	ldr	w0, [x0]
  4032d0:	ldr	w1, [sp, #60]
  4032d4:	cmp	w1, w0
  4032d8:	b.ge	403114 <readlinkat@plt+0x434>  // b.tcont
  4032dc:	b	4032e4 <readlinkat@plt+0x604>
  4032e0:	nop
  4032e4:	ldr	w0, [sp, #92]
  4032e8:	add	w0, w0, #0x1
  4032ec:	str	w0, [sp, #92]
  4032f0:	ldrsw	x0, [sp, #92]
  4032f4:	lsl	x0, x0, #6
  4032f8:	ldr	x1, [sp, #40]
  4032fc:	add	x0, x1, x0
  403300:	ldr	w0, [x0]
  403304:	cmp	w0, #0x0
  403308:	b.eq	40332c <readlinkat@plt+0x64c>  // b.none
  40330c:	ldrsw	x0, [sp, #92]
  403310:	lsl	x0, x0, #6
  403314:	ldr	x1, [sp, #40]
  403318:	add	x0, x1, x0
  40331c:	ldr	w0, [x0]
  403320:	ldr	w1, [sp, #60]
  403324:	cmp	w1, w0
  403328:	b.ge	4030fc <readlinkat@plt+0x41c>  // b.tcont
  40332c:	nop
  403330:	ldr	x19, [sp, #16]
  403334:	ldp	x29, x30, [sp], #96
  403338:	ret
  40333c:	stp	x29, x30, [sp, #-48]!
  403340:	mov	x29, sp
  403344:	str	x0, [sp, #24]
  403348:	b	403390 <readlinkat@plt+0x6b0>
  40334c:	ldr	x0, [sp, #40]
  403350:	add	x2, x0, #0x13
  403354:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403358:	add	x1, x0, #0xf38
  40335c:	mov	x0, x2
  403360:	bl	402990 <strcmp@plt>
  403364:	cmp	w0, #0x0
  403368:	b.eq	40338c <readlinkat@plt+0x6ac>  // b.none
  40336c:	ldr	x0, [sp, #40]
  403370:	add	x2, x0, #0x13
  403374:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403378:	add	x1, x0, #0xf40
  40337c:	mov	x0, x2
  403380:	bl	402990 <strcmp@plt>
  403384:	cmp	w0, #0x0
  403388:	b.ne	4033ac <readlinkat@plt+0x6cc>  // b.any
  40338c:	nop
  403390:	ldr	x0, [sp, #24]
  403394:	bl	402860 <readdir@plt>
  403398:	str	x0, [sp, #40]
  40339c:	ldr	x0, [sp, #40]
  4033a0:	cmp	x0, #0x0
  4033a4:	b.ne	40334c <readlinkat@plt+0x66c>  // b.any
  4033a8:	b	4033b0 <readlinkat@plt+0x6d0>
  4033ac:	nop
  4033b0:	ldr	x0, [sp, #40]
  4033b4:	ldp	x29, x30, [sp], #48
  4033b8:	ret
  4033bc:	sub	sp, sp, #0x40
  4033c0:	str	x0, [sp, #40]
  4033c4:	str	x1, [sp, #32]
  4033c8:	str	x2, [sp, #24]
  4033cc:	str	x3, [sp, #16]
  4033d0:	str	x4, [sp, #8]
  4033d4:	str	xzr, [sp, #56]
  4033d8:	b	403470 <readlinkat@plt+0x790>
  4033dc:	ldr	x0, [sp, #40]
  4033e0:	str	x0, [sp, #48]
  4033e4:	ldr	x0, [sp, #48]
  4033e8:	lsr	x0, x0, #3
  4033ec:	ldr	x1, [sp, #16]
  4033f0:	cmp	x1, x0
  4033f4:	b.ls	403444 <readlinkat@plt+0x764>  // b.plast
  4033f8:	ldr	x0, [sp, #56]
  4033fc:	lsl	x0, x0, #3
  403400:	ldr	x1, [sp, #32]
  403404:	add	x0, x1, x0
  403408:	ldr	x0, [x0]
  40340c:	mov	x1, x0
  403410:	ldr	x0, [sp, #48]
  403414:	lsr	x0, x0, #6
  403418:	lsl	x0, x0, #3
  40341c:	add	x0, x1, x0
  403420:	ldr	x1, [x0]
  403424:	ldr	x0, [sp, #48]
  403428:	and	w0, w0, #0x3f
  40342c:	lsr	x0, x1, x0
  403430:	and	x0, x0, #0x1
  403434:	cmp	x0, #0x0
  403438:	b.eq	403444 <readlinkat@plt+0x764>  // b.none
  40343c:	mov	w0, #0x1                   	// #1
  403440:	b	403448 <readlinkat@plt+0x768>
  403444:	mov	w0, #0x0                   	// #0
  403448:	cmp	w0, #0x0
  40344c:	b.eq	403464 <readlinkat@plt+0x784>  // b.none
  403450:	ldr	x0, [sp, #8]
  403454:	ldr	x1, [sp, #56]
  403458:	str	x1, [x0]
  40345c:	mov	w0, #0x0                   	// #0
  403460:	b	403484 <readlinkat@plt+0x7a4>
  403464:	ldr	x0, [sp, #56]
  403468:	add	x0, x0, #0x1
  40346c:	str	x0, [sp, #56]
  403470:	ldr	x1, [sp, #56]
  403474:	ldr	x0, [sp, #24]
  403478:	cmp	x1, x0
  40347c:	b.cc	4033dc <readlinkat@plt+0x6fc>  // b.lo, b.ul, b.last
  403480:	mov	w0, #0x1                   	// #1
  403484:	add	sp, sp, #0x40
  403488:	ret
  40348c:	stp	x29, x30, [sp, #-48]!
  403490:	mov	x29, sp
  403494:	str	x0, [sp, #24]
  403498:	ldr	x0, [sp, #24]
  40349c:	bl	402790 <malloc@plt>
  4034a0:	str	x0, [sp, #40]
  4034a4:	ldr	x0, [sp, #40]
  4034a8:	cmp	x0, #0x0
  4034ac:	b.ne	4034d0 <readlinkat@plt+0x7f0>  // b.any
  4034b0:	ldr	x0, [sp, #24]
  4034b4:	cmp	x0, #0x0
  4034b8:	b.eq	4034d0 <readlinkat@plt+0x7f0>  // b.none
  4034bc:	ldr	x2, [sp, #24]
  4034c0:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4034c4:	add	x1, x0, #0xf48
  4034c8:	mov	w0, #0x1                   	// #1
  4034cc:	bl	402ca0 <err@plt>
  4034d0:	ldr	x0, [sp, #40]
  4034d4:	ldp	x29, x30, [sp], #48
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-48]!
  4034e0:	mov	x29, sp
  4034e4:	str	x0, [sp, #24]
  4034e8:	str	x1, [sp, #16]
  4034ec:	ldr	x1, [sp, #16]
  4034f0:	ldr	x0, [sp, #24]
  4034f4:	bl	402870 <realloc@plt>
  4034f8:	str	x0, [sp, #40]
  4034fc:	ldr	x0, [sp, #40]
  403500:	cmp	x0, #0x0
  403504:	b.ne	403528 <readlinkat@plt+0x848>  // b.any
  403508:	ldr	x0, [sp, #16]
  40350c:	cmp	x0, #0x0
  403510:	b.eq	403528 <readlinkat@plt+0x848>  // b.none
  403514:	ldr	x2, [sp, #16]
  403518:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  40351c:	add	x1, x0, #0xf48
  403520:	mov	w0, #0x1                   	// #1
  403524:	bl	402ca0 <err@plt>
  403528:	ldr	x0, [sp, #40]
  40352c:	ldp	x29, x30, [sp], #48
  403530:	ret
  403534:	stp	x29, x30, [sp, #-48]!
  403538:	mov	x29, sp
  40353c:	str	x0, [sp, #24]
  403540:	str	x1, [sp, #16]
  403544:	ldr	x1, [sp, #16]
  403548:	ldr	x0, [sp, #24]
  40354c:	bl	402850 <calloc@plt>
  403550:	str	x0, [sp, #40]
  403554:	ldr	x0, [sp, #40]
  403558:	cmp	x0, #0x0
  40355c:	b.ne	40358c <readlinkat@plt+0x8ac>  // b.any
  403560:	ldr	x0, [sp, #16]
  403564:	cmp	x0, #0x0
  403568:	b.eq	40358c <readlinkat@plt+0x8ac>  // b.none
  40356c:	ldr	x0, [sp, #24]
  403570:	cmp	x0, #0x0
  403574:	b.eq	40358c <readlinkat@plt+0x8ac>  // b.none
  403578:	ldr	x2, [sp, #16]
  40357c:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403580:	add	x1, x0, #0xf48
  403584:	mov	w0, #0x1                   	// #1
  403588:	bl	402ca0 <err@plt>
  40358c:	ldr	x0, [sp, #40]
  403590:	ldp	x29, x30, [sp], #48
  403594:	ret
  403598:	stp	x29, x30, [sp, #-48]!
  40359c:	mov	x29, sp
  4035a0:	str	x0, [sp, #24]
  4035a4:	ldr	x0, [sp, #24]
  4035a8:	cmp	x0, #0x0
  4035ac:	b.ne	4035d0 <readlinkat@plt+0x8f0>  // b.any
  4035b0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4035b4:	add	x3, x0, #0xa80
  4035b8:	mov	w2, #0x4a                  	// #74
  4035bc:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4035c0:	add	x1, x0, #0xf68
  4035c4:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4035c8:	add	x0, x0, #0xf80
  4035cc:	bl	402bc0 <__assert_fail@plt>
  4035d0:	ldr	x0, [sp, #24]
  4035d4:	bl	402880 <strdup@plt>
  4035d8:	str	x0, [sp, #40]
  4035dc:	ldr	x0, [sp, #40]
  4035e0:	cmp	x0, #0x0
  4035e4:	b.ne	4035f8 <readlinkat@plt+0x918>  // b.any
  4035e8:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4035ec:	add	x1, x0, #0xf88
  4035f0:	mov	w0, #0x1                   	// #1
  4035f4:	bl	402ca0 <err@plt>
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	ldp	x29, x30, [sp], #48
  403600:	ret
  403604:	stp	x29, x30, [sp, #-288]!
  403608:	mov	x29, sp
  40360c:	str	x0, [sp, #56]
  403610:	str	x1, [sp, #48]
  403614:	str	x2, [sp, #240]
  403618:	str	x3, [sp, #248]
  40361c:	str	x4, [sp, #256]
  403620:	str	x5, [sp, #264]
  403624:	str	x6, [sp, #272]
  403628:	str	x7, [sp, #280]
  40362c:	str	q0, [sp, #112]
  403630:	str	q1, [sp, #128]
  403634:	str	q2, [sp, #144]
  403638:	str	q3, [sp, #160]
  40363c:	str	q4, [sp, #176]
  403640:	str	q5, [sp, #192]
  403644:	str	q6, [sp, #208]
  403648:	str	q7, [sp, #224]
  40364c:	add	x0, sp, #0x120
  403650:	str	x0, [sp, #72]
  403654:	add	x0, sp, #0x120
  403658:	str	x0, [sp, #80]
  40365c:	add	x0, sp, #0xf0
  403660:	str	x0, [sp, #88]
  403664:	mov	w0, #0xffffffd0            	// #-48
  403668:	str	w0, [sp, #96]
  40366c:	mov	w0, #0xffffff80            	// #-128
  403670:	str	w0, [sp, #100]
  403674:	add	x2, sp, #0x10
  403678:	add	x3, sp, #0x48
  40367c:	ldp	x0, x1, [x3]
  403680:	stp	x0, x1, [x2]
  403684:	ldp	x0, x1, [x3, #16]
  403688:	stp	x0, x1, [x2, #16]
  40368c:	add	x0, sp, #0x10
  403690:	mov	x2, x0
  403694:	ldr	x1, [sp, #48]
  403698:	ldr	x0, [sp, #56]
  40369c:	bl	402a40 <vasprintf@plt>
  4036a0:	str	w0, [sp, #108]
  4036a4:	ldr	w0, [sp, #108]
  4036a8:	cmp	w0, #0x0
  4036ac:	b.ge	4036c0 <readlinkat@plt+0x9e0>  // b.tcont
  4036b0:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4036b4:	add	x1, x0, #0xfa0
  4036b8:	mov	w0, #0x1                   	// #1
  4036bc:	bl	402ca0 <err@plt>
  4036c0:	ldr	w0, [sp, #108]
  4036c4:	ldp	x29, x30, [sp], #288
  4036c8:	ret
  4036cc:	stp	x29, x30, [sp, #-96]!
  4036d0:	mov	x29, sp
  4036d4:	str	x19, [sp, #16]
  4036d8:	str	x0, [sp, #72]
  4036dc:	str	x1, [sp, #64]
  4036e0:	mov	x19, x2
  4036e4:	add	x2, sp, #0x20
  4036e8:	mov	x3, x19
  4036ec:	ldp	x0, x1, [x3]
  4036f0:	stp	x0, x1, [x2]
  4036f4:	ldp	x0, x1, [x3, #16]
  4036f8:	stp	x0, x1, [x2, #16]
  4036fc:	add	x0, sp, #0x20
  403700:	mov	x2, x0
  403704:	ldr	x1, [sp, #64]
  403708:	ldr	x0, [sp, #72]
  40370c:	bl	402a40 <vasprintf@plt>
  403710:	str	w0, [sp, #92]
  403714:	ldr	w0, [sp, #92]
  403718:	cmp	w0, #0x0
  40371c:	b.ge	403730 <readlinkat@plt+0xa50>  // b.tcont
  403720:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  403724:	add	x1, x0, #0xfa0
  403728:	mov	w0, #0x1                   	// #1
  40372c:	bl	402ca0 <err@plt>
  403730:	ldr	w0, [sp, #92]
  403734:	ldr	x19, [sp, #16]
  403738:	ldp	x29, x30, [sp], #96
  40373c:	ret
  403740:	stp	x29, x30, [sp, #-48]!
  403744:	mov	x29, sp
  403748:	str	x0, [sp, #40]
  40374c:	str	x1, [sp, #32]
  403750:	str	x2, [sp, #24]
  403754:	ldr	x0, [sp, #24]
  403758:	sub	x0, x0, #0x1
  40375c:	mov	x2, x0
  403760:	ldr	x1, [sp, #32]
  403764:	ldr	x0, [sp, #40]
  403768:	bl	402b40 <strncpy@plt>
  40376c:	ldr	x0, [sp, #24]
  403770:	sub	x0, x0, #0x1
  403774:	ldr	x1, [sp, #40]
  403778:	add	x0, x1, x0
  40377c:	strb	wzr, [x0]
  403780:	nop
  403784:	ldp	x29, x30, [sp], #48
  403788:	ret
  40378c:	stp	x29, x30, [sp, #-48]!
  403790:	mov	x29, sp
  403794:	str	x0, [sp, #24]
  403798:	str	x1, [sp, #16]
  40379c:	ldr	x0, [sp, #16]
  4037a0:	cmp	x0, #0x0
  4037a4:	b.eq	4037b4 <readlinkat@plt+0xad4>  // b.none
  4037a8:	ldr	x0, [sp, #16]
  4037ac:	bl	4025a0 <strlen@plt>
  4037b0:	b	4037b8 <readlinkat@plt+0xad8>
  4037b4:	mov	x0, #0x0                   	// #0
  4037b8:	str	x0, [sp, #40]
  4037bc:	ldr	x0, [sp, #24]
  4037c0:	cmp	x0, #0x0
  4037c4:	b.eq	4037fc <readlinkat@plt+0xb1c>  // b.none
  4037c8:	ldr	x0, [sp, #40]
  4037cc:	cmp	x0, #0x0
  4037d0:	b.eq	4037fc <readlinkat@plt+0xb1c>  // b.none
  4037d4:	ldr	x2, [sp, #40]
  4037d8:	ldr	x1, [sp, #16]
  4037dc:	ldr	x0, [sp, #24]
  4037e0:	bl	4027d0 <strncmp@plt>
  4037e4:	cmp	w0, #0x0
  4037e8:	b.ne	4037fc <readlinkat@plt+0xb1c>  // b.any
  4037ec:	ldr	x1, [sp, #24]
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	add	x0, x1, x0
  4037f8:	b	403800 <readlinkat@plt+0xb20>
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	ldp	x29, x30, [sp], #48
  403804:	ret
  403808:	stp	x29, x30, [sp, #-32]!
  40380c:	mov	x29, sp
  403810:	str	x0, [sp, #24]
  403814:	str	w1, [sp, #20]
  403818:	str	w2, [sp, #16]
  40381c:	b	403838 <readlinkat@plt+0xb58>
  403820:	ldr	x0, [sp, #24]
  403824:	add	x1, x0, #0x1
  403828:	str	x1, [sp, #24]
  40382c:	ldr	w1, [sp, #16]
  403830:	sxtb	w1, w1
  403834:	strb	w1, [x0]
  403838:	ldr	x0, [sp, #24]
  40383c:	cmp	x0, #0x0
  403840:	b.eq	403870 <readlinkat@plt+0xb90>  // b.none
  403844:	ldr	x0, [sp, #24]
  403848:	ldrsb	w0, [x0]
  40384c:	cmp	w0, #0x0
  403850:	b.eq	403870 <readlinkat@plt+0xb90>  // b.none
  403854:	ldr	w1, [sp, #20]
  403858:	ldr	x0, [sp, #24]
  40385c:	bl	402a70 <strchr@plt>
  403860:	str	x0, [sp, #24]
  403864:	ldr	x0, [sp, #24]
  403868:	cmp	x0, #0x0
  40386c:	b.ne	403820 <readlinkat@plt+0xb40>  // b.any
  403870:	nop
  403874:	ldp	x29, x30, [sp], #32
  403878:	ret
  40387c:	sub	sp, sp, #0x20
  403880:	str	x0, [sp, #8]
  403884:	str	w1, [sp, #4]
  403888:	ldr	x0, [sp, #8]
  40388c:	cmp	x0, #0x0
  403890:	b.eq	4038f8 <readlinkat@plt+0xc18>  // b.none
  403894:	ldr	x0, [sp, #8]
  403898:	str	x0, [sp, #24]
  40389c:	b	4038dc <readlinkat@plt+0xbfc>
  4038a0:	ldr	x0, [sp, #8]
  4038a4:	ldrsb	w0, [x0]
  4038a8:	mov	w1, w0
  4038ac:	ldr	w0, [sp, #4]
  4038b0:	cmp	w0, w1
  4038b4:	b.eq	4038d0 <readlinkat@plt+0xbf0>  // b.none
  4038b8:	ldr	x0, [sp, #24]
  4038bc:	add	x1, x0, #0x1
  4038c0:	str	x1, [sp, #24]
  4038c4:	ldr	x1, [sp, #8]
  4038c8:	ldrsb	w1, [x1]
  4038cc:	strb	w1, [x0]
  4038d0:	ldr	x0, [sp, #8]
  4038d4:	add	x0, x0, #0x1
  4038d8:	str	x0, [sp, #8]
  4038dc:	ldr	x0, [sp, #8]
  4038e0:	ldrsb	w0, [x0]
  4038e4:	cmp	w0, #0x0
  4038e8:	b.ne	4038a0 <readlinkat@plt+0xbc0>  // b.any
  4038ec:	ldr	x0, [sp, #24]
  4038f0:	strb	wzr, [x0]
  4038f4:	b	4038fc <readlinkat@plt+0xc1c>
  4038f8:	nop
  4038fc:	add	sp, sp, #0x20
  403900:	ret
  403904:	stp	x29, x30, [sp, #-48]!
  403908:	mov	x29, sp
  40390c:	str	x0, [sp, #24]
  403910:	str	x1, [sp, #16]
  403914:	str	xzr, [sp, #40]
  403918:	b	403988 <readlinkat@plt+0xca8>
  40391c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  403920:	add	x2, x0, #0x4e0
  403924:	ldr	x1, [sp, #40]
  403928:	mov	x0, x1
  40392c:	lsl	x0, x0, #1
  403930:	add	x0, x0, x1
  403934:	lsl	x0, x0, #3
  403938:	add	x0, x2, x0
  40393c:	ldr	x0, [x0]
  403940:	str	x0, [sp, #32]
  403944:	ldr	x2, [sp, #16]
  403948:	ldr	x1, [sp, #32]
  40394c:	ldr	x0, [sp, #24]
  403950:	bl	402a20 <strncasecmp@plt>
  403954:	cmp	w0, #0x0
  403958:	b.ne	40397c <readlinkat@plt+0xc9c>  // b.any
  40395c:	ldr	x1, [sp, #32]
  403960:	ldr	x0, [sp, #16]
  403964:	add	x0, x1, x0
  403968:	ldrsb	w0, [x0]
  40396c:	cmp	w0, #0x0
  403970:	b.ne	40397c <readlinkat@plt+0xc9c>  // b.any
  403974:	ldr	x0, [sp, #40]
  403978:	b	4039ac <readlinkat@plt+0xccc>
  40397c:	ldr	x0, [sp, #40]
  403980:	add	x0, x0, #0x1
  403984:	str	x0, [sp, #40]
  403988:	ldr	x0, [sp, #40]
  40398c:	cmp	x0, #0xc
  403990:	b.ls	40391c <readlinkat@plt+0xc3c>  // b.plast
  403994:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403998:	add	x0, x0, #0x5a8
  40399c:	bl	402c40 <gettext@plt>
  4039a0:	ldr	x1, [sp, #24]
  4039a4:	bl	402af0 <warnx@plt>
  4039a8:	mov	w0, #0xffffffff            	// #-1
  4039ac:	ldp	x29, x30, [sp], #48
  4039b0:	ret
  4039b4:	stp	x29, x30, [sp, #-48]!
  4039b8:	mov	x29, sp
  4039bc:	str	x0, [sp, #24]
  4039c0:	str	x1, [sp, #16]
  4039c4:	str	xzr, [sp, #40]
  4039c8:	b	403a38 <readlinkat@plt+0xd58>
  4039cc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4039d0:	add	x2, x0, #0x618
  4039d4:	ldr	x1, [sp, #40]
  4039d8:	mov	x0, x1
  4039dc:	lsl	x0, x0, #1
  4039e0:	add	x0, x0, x1
  4039e4:	lsl	x0, x0, #3
  4039e8:	add	x0, x2, x0
  4039ec:	ldr	x0, [x0]
  4039f0:	str	x0, [sp, #32]
  4039f4:	ldr	x2, [sp, #16]
  4039f8:	ldr	x1, [sp, #32]
  4039fc:	ldr	x0, [sp, #24]
  403a00:	bl	402a20 <strncasecmp@plt>
  403a04:	cmp	w0, #0x0
  403a08:	b.ne	403a2c <readlinkat@plt+0xd4c>  // b.any
  403a0c:	ldr	x1, [sp, #32]
  403a10:	ldr	x0, [sp, #16]
  403a14:	add	x0, x1, x0
  403a18:	ldrsb	w0, [x0]
  403a1c:	cmp	w0, #0x0
  403a20:	b.ne	403a2c <readlinkat@plt+0xd4c>  // b.any
  403a24:	ldr	x0, [sp, #40]
  403a28:	b	403a5c <readlinkat@plt+0xd7c>
  403a2c:	ldr	x0, [sp, #40]
  403a30:	add	x0, x0, #0x1
  403a34:	str	x0, [sp, #40]
  403a38:	ldr	x0, [sp, #40]
  403a3c:	cmp	x0, #0xa
  403a40:	b.ls	4039cc <readlinkat@plt+0xcec>  // b.plast
  403a44:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403a48:	add	x0, x0, #0x5a8
  403a4c:	bl	402c40 <gettext@plt>
  403a50:	ldr	x1, [sp, #24]
  403a54:	bl	402af0 <warnx@plt>
  403a58:	mov	w0, #0xffffffff            	// #-1
  403a5c:	ldp	x29, x30, [sp], #48
  403a60:	ret
  403a64:	stp	x29, x30, [sp, #-80]!
  403a68:	mov	x29, sp
  403a6c:	str	x0, [sp, #40]
  403a70:	str	x1, [sp, #32]
  403a74:	str	x2, [sp, #24]
  403a78:	ldr	x0, [sp, #32]
  403a7c:	bl	4025a0 <strlen@plt>
  403a80:	str	w0, [sp, #68]
  403a84:	ldr	x0, [sp, #40]
  403a88:	ldrsb	w0, [x0]
  403a8c:	cmp	w0, #0x0
  403a90:	b.eq	403aa4 <readlinkat@plt+0xdc4>  // b.none
  403a94:	ldr	x0, [sp, #24]
  403a98:	ldr	x0, [x0]
  403a9c:	cmp	x0, #0x0
  403aa0:	b.eq	403aac <readlinkat@plt+0xdcc>  // b.none
  403aa4:	mov	w0, #0x0                   	// #0
  403aa8:	b	403c1c <readlinkat@plt+0xf3c>
  403aac:	ldrsw	x0, [sp, #68]
  403ab0:	mov	x2, x0
  403ab4:	ldr	x1, [sp, #32]
  403ab8:	ldr	x0, [sp, #40]
  403abc:	bl	4027d0 <strncmp@plt>
  403ac0:	cmp	w0, #0x0
  403ac4:	b.eq	403ad0 <readlinkat@plt+0xdf0>  // b.none
  403ac8:	mov	w0, #0x0                   	// #0
  403acc:	b	403c1c <readlinkat@plt+0xf3c>
  403ad0:	ldrsw	x0, [sp, #68]
  403ad4:	ldr	x1, [sp, #40]
  403ad8:	add	x0, x1, x0
  403adc:	str	x0, [sp, #72]
  403ae0:	b	403af0 <readlinkat@plt+0xe10>
  403ae4:	ldr	x0, [sp, #72]
  403ae8:	add	x0, x0, #0x1
  403aec:	str	x0, [sp, #72]
  403af0:	bl	4029b0 <__ctype_b_loc@plt>
  403af4:	ldr	x1, [x0]
  403af8:	ldr	x0, [sp, #72]
  403afc:	ldrsb	w0, [x0]
  403b00:	sxtb	x0, w0
  403b04:	lsl	x0, x0, #1
  403b08:	add	x0, x1, x0
  403b0c:	ldrh	w0, [x0]
  403b10:	and	w0, w0, #0x2000
  403b14:	cmp	w0, #0x0
  403b18:	b.ne	403ae4 <readlinkat@plt+0xe04>  // b.any
  403b1c:	ldr	x0, [sp, #72]
  403b20:	ldrsb	w0, [x0]
  403b24:	cmp	w0, #0x3a
  403b28:	b.eq	403b34 <readlinkat@plt+0xe54>  // b.none
  403b2c:	mov	w0, #0x0                   	// #0
  403b30:	b	403c1c <readlinkat@plt+0xf3c>
  403b34:	ldr	x0, [sp, #72]
  403b38:	add	x0, x0, #0x1
  403b3c:	str	x0, [sp, #72]
  403b40:	b	403b50 <readlinkat@plt+0xe70>
  403b44:	ldr	x0, [sp, #72]
  403b48:	add	x0, x0, #0x1
  403b4c:	str	x0, [sp, #72]
  403b50:	bl	4029b0 <__ctype_b_loc@plt>
  403b54:	ldr	x1, [x0]
  403b58:	ldr	x0, [sp, #72]
  403b5c:	ldrsb	w0, [x0]
  403b60:	sxtb	x0, w0
  403b64:	lsl	x0, x0, #1
  403b68:	add	x0, x1, x0
  403b6c:	ldrh	w0, [x0]
  403b70:	and	w0, w0, #0x2000
  403b74:	cmp	w0, #0x0
  403b78:	b.ne	403b44 <readlinkat@plt+0xe64>  // b.any
  403b7c:	ldr	x0, [sp, #72]
  403b80:	ldrsb	w0, [x0]
  403b84:	cmp	w0, #0x0
  403b88:	b.ne	403b94 <readlinkat@plt+0xeb4>  // b.any
  403b8c:	mov	w0, #0x0                   	// #0
  403b90:	b	403c1c <readlinkat@plt+0xf3c>
  403b94:	ldr	x0, [sp, #72]
  403b98:	str	x0, [sp, #56]
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	bl	4025a0 <strlen@plt>
  403ba4:	sub	w0, w0, #0x1
  403ba8:	str	w0, [sp, #68]
  403bac:	ldrsw	x0, [sp, #68]
  403bb0:	ldr	x1, [sp, #40]
  403bb4:	add	x0, x1, x0
  403bb8:	str	x0, [sp, #72]
  403bbc:	b	403bcc <readlinkat@plt+0xeec>
  403bc0:	ldr	x0, [sp, #72]
  403bc4:	sub	x0, x0, #0x1
  403bc8:	str	x0, [sp, #72]
  403bcc:	bl	4029b0 <__ctype_b_loc@plt>
  403bd0:	ldr	x1, [x0]
  403bd4:	ldr	x0, [sp, #72]
  403bd8:	sub	x0, x0, #0x1
  403bdc:	ldrsb	w0, [x0]
  403be0:	sxtb	x0, w0
  403be4:	lsl	x0, x0, #1
  403be8:	add	x0, x1, x0
  403bec:	ldrh	w0, [x0]
  403bf0:	and	w0, w0, #0x2000
  403bf4:	cmp	w0, #0x0
  403bf8:	b.ne	403bc0 <readlinkat@plt+0xee0>  // b.any
  403bfc:	ldr	x0, [sp, #72]
  403c00:	strb	wzr, [x0]
  403c04:	ldr	x0, [sp, #56]
  403c08:	bl	403598 <readlinkat@plt+0x8b8>
  403c0c:	mov	x1, x0
  403c10:	ldr	x0, [sp, #24]
  403c14:	str	x1, [x0]
  403c18:	mov	w0, #0x1                   	// #1
  403c1c:	ldp	x29, x30, [sp], #80
  403c20:	ret
  403c24:	stp	x29, x30, [sp, #-80]!
  403c28:	mov	x29, sp
  403c2c:	str	x0, [sp, #24]
  403c30:	str	x1, [sp, #16]
  403c34:	mov	x2, #0x5                   	// #5
  403c38:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403c3c:	add	x1, x0, #0x5c0
  403c40:	ldr	x0, [sp, #24]
  403c44:	bl	4027d0 <strncmp@plt>
  403c48:	cmp	w0, #0x0
  403c4c:	b.eq	403c58 <readlinkat@plt+0xf78>  // b.none
  403c50:	mov	w0, #0x0                   	// #0
  403c54:	b	403ff0 <readlinkat@plt+0x1310>
  403c58:	ldr	x0, [sp, #24]
  403c5c:	add	x0, x0, #0x5
  403c60:	str	x0, [sp, #72]
  403c64:	b	403c74 <readlinkat@plt+0xf94>
  403c68:	ldr	x0, [sp, #72]
  403c6c:	add	x0, x0, #0x1
  403c70:	str	x0, [sp, #72]
  403c74:	bl	4029b0 <__ctype_b_loc@plt>
  403c78:	ldr	x1, [x0]
  403c7c:	ldr	x0, [sp, #72]
  403c80:	ldrsb	w0, [x0]
  403c84:	sxtb	x0, w0
  403c88:	lsl	x0, x0, #1
  403c8c:	add	x0, x1, x0
  403c90:	ldrh	w0, [x0]
  403c94:	and	w0, w0, #0x800
  403c98:	cmp	w0, #0x0
  403c9c:	b.ne	403c68 <readlinkat@plt+0xf88>  // b.any
  403ca0:	b	403cb0 <readlinkat@plt+0xfd0>
  403ca4:	ldr	x0, [sp, #72]
  403ca8:	add	x0, x0, #0x1
  403cac:	str	x0, [sp, #72]
  403cb0:	bl	4029b0 <__ctype_b_loc@plt>
  403cb4:	ldr	x1, [x0]
  403cb8:	ldr	x0, [sp, #72]
  403cbc:	ldrsb	w0, [x0]
  403cc0:	sxtb	x0, w0
  403cc4:	lsl	x0, x0, #1
  403cc8:	add	x0, x1, x0
  403ccc:	ldrh	w0, [x0]
  403cd0:	and	w0, w0, #0x2000
  403cd4:	cmp	w0, #0x0
  403cd8:	b.ne	403ca4 <readlinkat@plt+0xfc4>  // b.any
  403cdc:	ldr	x0, [sp, #72]
  403ce0:	ldrsb	w0, [x0]
  403ce4:	cmp	w0, #0x3a
  403ce8:	b.eq	403cf4 <readlinkat@plt+0x1014>  // b.none
  403cec:	mov	w0, #0x0                   	// #0
  403cf0:	b	403ff0 <readlinkat@plt+0x1310>
  403cf4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403cf8:	add	x1, x0, #0x5c8
  403cfc:	ldr	x0, [sp, #24]
  403d00:	bl	402b10 <strstr@plt>
  403d04:	add	x0, x0, #0x6
  403d08:	str	x0, [sp, #72]
  403d0c:	ldr	x0, [sp, #72]
  403d10:	cmp	x0, #0x0
  403d14:	b.eq	403d34 <readlinkat@plt+0x1054>  // b.none
  403d18:	mov	x2, #0x7                   	// #7
  403d1c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403d20:	add	x1, x0, #0x5d0
  403d24:	ldr	x0, [sp, #72]
  403d28:	bl	4027d0 <strncmp@plt>
  403d2c:	cmp	w0, #0x0
  403d30:	b.ne	403d3c <readlinkat@plt+0x105c>  // b.any
  403d34:	mov	w0, #0x0                   	// #0
  403d38:	b	403ff0 <readlinkat@plt+0x1310>
  403d3c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403d40:	add	x1, x0, #0x5d8
  403d44:	ldr	x0, [sp, #24]
  403d48:	bl	402b10 <strstr@plt>
  403d4c:	str	x0, [sp, #72]
  403d50:	ldr	x0, [sp, #72]
  403d54:	cmp	x0, #0x0
  403d58:	b.eq	403d7c <readlinkat@plt+0x109c>  // b.none
  403d5c:	add	x0, sp, #0x2c
  403d60:	mov	x2, x0
  403d64:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403d68:	add	x1, x0, #0x5e0
  403d6c:	ldr	x0, [sp, #72]
  403d70:	bl	402b20 <__isoc99_sscanf@plt>
  403d74:	cmp	w0, #0x1
  403d78:	b.eq	403d84 <readlinkat@plt+0x10a4>  // b.none
  403d7c:	mov	w0, #0x0                   	// #0
  403d80:	b	403ff0 <readlinkat@plt+0x1310>
  403d84:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403d88:	add	x1, x0, #0x5f0
  403d8c:	ldr	x0, [sp, #24]
  403d90:	bl	402b10 <strstr@plt>
  403d94:	add	x0, x0, #0x5
  403d98:	str	x0, [sp, #72]
  403d9c:	ldr	x0, [sp, #72]
  403da0:	cmp	x0, #0x0
  403da4:	b.eq	403db8 <readlinkat@plt+0x10d8>  // b.none
  403da8:	ldr	x0, [sp, #72]
  403dac:	ldrsb	w0, [x0]
  403db0:	cmp	w0, #0x0
  403db4:	b.ne	403dc0 <readlinkat@plt+0x10e0>  // b.any
  403db8:	mov	w0, #0x0                   	// #0
  403dbc:	b	403ff0 <readlinkat@plt+0x1310>
  403dc0:	strb	wzr, [sp, #71]
  403dc4:	mov	x2, #0x4                   	// #4
  403dc8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403dcc:	add	x1, x0, #0x5f8
  403dd0:	ldr	x0, [sp, #72]
  403dd4:	bl	4027d0 <strncmp@plt>
  403dd8:	cmp	w0, #0x0
  403ddc:	b.ne	403dec <readlinkat@plt+0x110c>  // b.any
  403de0:	mov	w0, #0x64                  	// #100
  403de4:	strb	w0, [sp, #71]
  403de8:	b	403e38 <readlinkat@plt+0x1158>
  403dec:	mov	x2, #0xb                   	// #11
  403df0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403df4:	add	x1, x0, #0x600
  403df8:	ldr	x0, [sp, #72]
  403dfc:	bl	4027d0 <strncmp@plt>
  403e00:	cmp	w0, #0x0
  403e04:	b.ne	403e14 <readlinkat@plt+0x1134>  // b.any
  403e08:	mov	w0, #0x69                  	// #105
  403e0c:	strb	w0, [sp, #71]
  403e10:	b	403e38 <readlinkat@plt+0x1158>
  403e14:	mov	x2, #0x7                   	// #7
  403e18:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403e1c:	add	x1, x0, #0x610
  403e20:	ldr	x0, [sp, #72]
  403e24:	bl	4027d0 <strncmp@plt>
  403e28:	cmp	w0, #0x0
  403e2c:	b.ne	403e38 <readlinkat@plt+0x1158>  // b.any
  403e30:	mov	w0, #0x75                  	// #117
  403e34:	strb	w0, [sp, #71]
  403e38:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403e3c:	add	x1, x0, #0x618
  403e40:	ldr	x0, [sp, #24]
  403e44:	bl	402b10 <strstr@plt>
  403e48:	str	x0, [sp, #72]
  403e4c:	ldr	x0, [sp, #72]
  403e50:	cmp	x0, #0x0
  403e54:	b.eq	403e78 <readlinkat@plt+0x1198>  // b.none
  403e58:	add	x0, sp, #0x30
  403e5c:	mov	x2, x0
  403e60:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403e64:	add	x1, x0, #0x620
  403e68:	ldr	x0, [sp, #72]
  403e6c:	bl	402b20 <__isoc99_sscanf@plt>
  403e70:	cmp	w0, #0x1
  403e74:	b.eq	403e80 <readlinkat@plt+0x11a0>  // b.none
  403e78:	mov	w0, #0x0                   	// #0
  403e7c:	b	403ff0 <readlinkat@plt+0x1310>
  403e80:	ldr	x0, [sp, #16]
  403e84:	ldr	w0, [x0, #248]
  403e88:	add	w1, w0, #0x1
  403e8c:	ldr	x0, [sp, #16]
  403e90:	str	w1, [x0, #248]
  403e94:	ldr	x0, [sp, #16]
  403e98:	ldr	x2, [x0, #256]
  403e9c:	ldr	x0, [sp, #16]
  403ea0:	ldr	w0, [x0, #248]
  403ea4:	sxtw	x1, w0
  403ea8:	mov	x0, x1
  403eac:	lsl	x0, x0, #2
  403eb0:	add	x0, x0, x1
  403eb4:	lsl	x0, x0, #4
  403eb8:	mov	x1, x0
  403ebc:	mov	x0, x2
  403ec0:	bl	4034dc <readlinkat@plt+0x7fc>
  403ec4:	mov	x1, x0
  403ec8:	ldr	x0, [sp, #16]
  403ecc:	str	x1, [x0, #256]
  403ed0:	ldr	x0, [sp, #16]
  403ed4:	ldr	x2, [x0, #256]
  403ed8:	ldr	x0, [sp, #16]
  403edc:	ldr	w0, [x0, #248]
  403ee0:	sxtw	x1, w0
  403ee4:	mov	x0, x1
  403ee8:	lsl	x0, x0, #2
  403eec:	add	x0, x0, x1
  403ef0:	lsl	x0, x0, #4
  403ef4:	sub	x0, x0, #0x50
  403ef8:	add	x0, x2, x0
  403efc:	str	x0, [sp, #56]
  403f00:	mov	x2, #0x50                  	// #80
  403f04:	mov	w1, #0x0                   	// #0
  403f08:	ldr	x0, [sp, #56]
  403f0c:	bl	402810 <memset@plt>
  403f10:	ldrsb	w0, [sp, #71]
  403f14:	cmp	w0, #0x69
  403f18:	b.eq	403f28 <readlinkat@plt+0x1248>  // b.none
  403f1c:	ldrsb	w0, [sp, #71]
  403f20:	cmp	w0, #0x64
  403f24:	b.ne	403f50 <readlinkat@plt+0x1270>  // b.any
  403f28:	ldr	x4, [sp, #56]
  403f2c:	ldr	w0, [sp, #44]
  403f30:	ldrsb	w1, [sp, #71]
  403f34:	mov	w3, w1
  403f38:	mov	w2, w0
  403f3c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403f40:	add	x1, x0, #0x630
  403f44:	mov	x0, x4
  403f48:	bl	403604 <readlinkat@plt+0x924>
  403f4c:	b	403f6c <readlinkat@plt+0x128c>
  403f50:	ldr	x3, [sp, #56]
  403f54:	ldr	w0, [sp, #44]
  403f58:	mov	w2, w0
  403f5c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403f60:	add	x1, x0, #0x638
  403f64:	mov	x0, x3
  403f68:	bl	403604 <readlinkat@plt+0x924>
  403f6c:	ldr	w1, [sp, #44]
  403f70:	ldr	x0, [sp, #56]
  403f74:	str	w1, [x0, #32]
  403f78:	ldr	x0, [sp, #48]
  403f7c:	lsl	x0, x0, #10
  403f80:	mov	x1, x0
  403f84:	ldr	x0, [sp, #56]
  403f88:	str	x1, [x0, #40]
  403f8c:	ldrsb	w0, [sp, #71]
  403f90:	cmp	w0, #0x69
  403f94:	b.ne	403fa8 <readlinkat@plt+0x12c8>  // b.any
  403f98:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403f9c:	add	x0, x0, #0x600
  403fa0:	bl	403598 <readlinkat@plt+0x8b8>
  403fa4:	b	403fe4 <readlinkat@plt+0x1304>
  403fa8:	ldrsb	w0, [sp, #71]
  403fac:	cmp	w0, #0x64
  403fb0:	b.ne	403fc4 <readlinkat@plt+0x12e4>  // b.any
  403fb4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403fb8:	add	x0, x0, #0x5f8
  403fbc:	bl	403598 <readlinkat@plt+0x8b8>
  403fc0:	b	403fe4 <readlinkat@plt+0x1304>
  403fc4:	ldrsb	w0, [sp, #71]
  403fc8:	cmp	w0, #0x75
  403fcc:	b.ne	403fe0 <readlinkat@plt+0x1300>  // b.any
  403fd0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  403fd4:	add	x0, x0, #0x610
  403fd8:	bl	403598 <readlinkat@plt+0x8b8>
  403fdc:	b	403fe4 <readlinkat@plt+0x1304>
  403fe0:	mov	x0, #0x0                   	// #0
  403fe4:	ldr	x1, [sp, #56]
  403fe8:	str	x0, [x1, #8]
  403fec:	mov	w0, #0x1                   	// #1
  403ff0:	ldp	x29, x30, [sp], #80
  403ff4:	ret
  403ff8:	stp	x29, x30, [sp, #-48]!
  403ffc:	mov	x29, sp
  404000:	str	x0, [sp, #24]
  404004:	str	wzr, [sp, #44]
  404008:	ldr	x0, [sp, #24]
  40400c:	ldr	w0, [x0, #4]
  404010:	cmp	w0, #0x1
  404014:	b.ne	404020 <readlinkat@plt+0x1340>  // b.any
  404018:	mov	w0, #0x0                   	// #0
  40401c:	b	40405c <readlinkat@plt+0x137c>
  404020:	mov	x0, #0x8                   	// #8
  404024:	bl	402560 <personality@plt>
  404028:	str	w0, [sp, #40]
  40402c:	ldr	w0, [sp, #40]
  404030:	cmn	w0, #0x1
  404034:	b.eq	40404c <readlinkat@plt+0x136c>  // b.none
  404038:	ldrsw	x0, [sp, #40]
  40403c:	bl	402560 <personality@plt>
  404040:	ldr	w0, [sp, #44]
  404044:	orr	w0, w0, #0x2
  404048:	str	w0, [sp, #44]
  40404c:	ldr	w0, [sp, #44]
  404050:	orr	w0, w0, #0x4
  404054:	str	w0, [sp, #44]
  404058:	ldr	w0, [sp, #44]
  40405c:	ldp	x29, x30, [sp], #48
  404060:	ret
  404064:	sub	sp, sp, #0x10
  404068:	str	x0, [sp, #8]
  40406c:	nop
  404070:	add	sp, sp, #0x10
  404074:	ret
  404078:	stp	x29, x30, [sp, #-48]!
  40407c:	mov	x29, sp
  404080:	str	x0, [sp, #24]
  404084:	str	x1, [sp, #16]
  404088:	ldr	x0, [sp, #24]
  40408c:	str	x0, [sp, #40]
  404090:	ldr	x0, [sp, #16]
  404094:	str	x0, [sp, #32]
  404098:	ldr	x0, [sp, #40]
  40409c:	ldr	x2, [x0]
  4040a0:	ldr	x0, [sp, #32]
  4040a4:	ldr	x0, [x0]
  4040a8:	mov	x1, x0
  4040ac:	mov	x0, x2
  4040b0:	bl	402990 <strcmp@plt>
  4040b4:	ldp	x29, x30, [sp], #48
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-80]!
  4040c0:	mov	x29, sp
  4040c4:	str	x0, [sp, #24]
  4040c8:	ldr	x0, [sp, #24]
  4040cc:	ldr	x2, [x0, #8]
  4040d0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4040d4:	add	x1, x0, #0x640
  4040d8:	mov	x0, x2
  4040dc:	bl	411c0c <readlinkat@plt+0xef2c>
  4040e0:	str	x0, [sp, #64]
  4040e4:	str	wzr, [sp, #76]
  4040e8:	ldr	x0, [sp, #64]
  4040ec:	cmp	x0, #0x0
  4040f0:	b.eq	4042e0 <readlinkat@plt+0x1600>  // b.none
  4040f4:	str	wzr, [sp, #76]
  4040f8:	ldr	x0, [sp, #24]
  4040fc:	ldr	w1, [sp, #76]
  404100:	str	w1, [x0, #272]
  404104:	b	404114 <readlinkat@plt+0x1434>
  404108:	ldr	w0, [sp, #76]
  40410c:	add	w0, w0, #0x1
  404110:	str	w0, [sp, #76]
  404114:	ldr	x0, [sp, #64]
  404118:	bl	40333c <readlinkat@plt+0x65c>
  40411c:	cmp	x0, #0x0
  404120:	b.ne	404108 <readlinkat@plt+0x1428>  // b.any
  404124:	ldr	w0, [sp, #76]
  404128:	cmp	w0, #0x0
  40412c:	b.eq	4042e8 <readlinkat@plt+0x1608>  // b.none
  404130:	ldr	x0, [sp, #64]
  404134:	bl	4029c0 <rewinddir@plt>
  404138:	ldrsw	x0, [sp, #76]
  40413c:	mov	x1, #0x10                  	// #16
  404140:	bl	403534 <readlinkat@plt+0x854>
  404144:	mov	x1, x0
  404148:	ldr	x0, [sp, #24]
  40414c:	str	x1, [x0, #264]
  404150:	b	404280 <readlinkat@plt+0x15a0>
  404154:	ldr	x0, [sp, #56]
  404158:	ldrb	w0, [x0, #18]
  40415c:	cmp	w0, #0x4
  404160:	b.eq	404274 <readlinkat@plt+0x1594>  // b.none
  404164:	ldr	x0, [sp, #56]
  404168:	ldrb	w0, [x0, #18]
  40416c:	cmp	w0, #0x0
  404170:	b.eq	404274 <readlinkat@plt+0x1594>  // b.none
  404174:	ldr	x0, [sp, #24]
  404178:	ldr	x4, [x0, #8]
  40417c:	ldr	x0, [sp, #56]
  404180:	add	x0, x0, #0x13
  404184:	add	x1, sp, #0x20
  404188:	mov	x3, x0
  40418c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404190:	add	x2, x0, #0x650
  404194:	mov	x0, x4
  404198:	bl	412318 <readlinkat@plt+0xf638>
  40419c:	cmp	w0, #0x0
  4041a0:	b.le	40427c <readlinkat@plt+0x159c>
  4041a4:	ldr	x0, [sp, #24]
  4041a8:	ldr	x1, [x0, #264]
  4041ac:	ldr	x0, [sp, #24]
  4041b0:	ldr	w0, [x0, #272]
  4041b4:	add	w3, w0, #0x1
  4041b8:	ldr	x2, [sp, #24]
  4041bc:	str	w3, [x2, #272]
  4041c0:	sxtw	x0, w0
  4041c4:	lsl	x0, x0, #4
  4041c8:	add	x0, x1, x0
  4041cc:	str	x0, [sp, #48]
  4041d0:	ldr	x0, [sp, #56]
  4041d4:	add	x0, x0, #0x13
  4041d8:	bl	403598 <readlinkat@plt+0x8b8>
  4041dc:	mov	x1, x0
  4041e0:	ldr	x0, [sp, #48]
  4041e4:	str	x1, [x0]
  4041e8:	ldr	x0, [sp, #48]
  4041ec:	ldr	x0, [x0]
  4041f0:	ldrsb	w0, [x0]
  4041f4:	bl	4027a0 <toupper@plt>
  4041f8:	mov	w1, w0
  4041fc:	ldr	x0, [sp, #48]
  404200:	ldr	x0, [x0]
  404204:	sxtb	w1, w1
  404208:	strb	w1, [x0]
  40420c:	ldr	x0, [sp, #48]
  404210:	ldr	x0, [x0]
  404214:	mov	w2, #0x20                  	// #32
  404218:	mov	w1, #0x5f                  	// #95
  40421c:	bl	403808 <readlinkat@plt+0xb28>
  404220:	ldr	x1, [sp, #32]
  404224:	ldr	x0, [sp, #48]
  404228:	str	x1, [x0, #8]
  40422c:	ldr	x0, [sp, #48]
  404230:	ldr	x2, [x0, #8]
  404234:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404238:	add	x1, x0, #0x668
  40423c:	mov	x0, x2
  404240:	bl	40378c <readlinkat@plt+0xaac>
  404244:	str	x0, [sp, #40]
  404248:	ldr	x0, [sp, #40]
  40424c:	cmp	x0, #0x0
  404250:	b.eq	404280 <readlinkat@plt+0x15a0>  // b.none
  404254:	ldr	x0, [sp, #40]
  404258:	mov	w1, #0x3b                  	// #59
  40425c:	strb	w1, [x0]
  404260:	ldr	x0, [sp, #48]
  404264:	ldr	x0, [x0, #8]
  404268:	mov	w1, #0x3a                  	// #58
  40426c:	bl	40387c <readlinkat@plt+0xb9c>
  404270:	b	404280 <readlinkat@plt+0x15a0>
  404274:	nop
  404278:	b	404280 <readlinkat@plt+0x15a0>
  40427c:	nop
  404280:	ldr	x0, [sp, #24]
  404284:	ldr	w0, [x0, #272]
  404288:	ldr	w1, [sp, #76]
  40428c:	cmp	w1, w0
  404290:	b.le	4042ac <readlinkat@plt+0x15cc>
  404294:	ldr	x0, [sp, #64]
  404298:	bl	40333c <readlinkat@plt+0x65c>
  40429c:	str	x0, [sp, #56]
  4042a0:	ldr	x0, [sp, #56]
  4042a4:	cmp	x0, #0x0
  4042a8:	b.ne	404154 <readlinkat@plt+0x1474>  // b.any
  4042ac:	ldr	x0, [sp, #64]
  4042b0:	bl	4028a0 <closedir@plt>
  4042b4:	ldr	x0, [sp, #24]
  4042b8:	ldr	x4, [x0, #264]
  4042bc:	ldr	x0, [sp, #24]
  4042c0:	ldr	w0, [x0, #272]
  4042c4:	sxtw	x1, w0
  4042c8:	adrp	x0, 404000 <readlinkat@plt+0x1320>
  4042cc:	add	x3, x0, #0x78
  4042d0:	mov	x2, #0x10                  	// #16
  4042d4:	mov	x0, x4
  4042d8:	bl	4026d0 <qsort@plt>
  4042dc:	b	4042ec <readlinkat@plt+0x160c>
  4042e0:	nop
  4042e4:	b	4042ec <readlinkat@plt+0x160c>
  4042e8:	nop
  4042ec:	ldp	x29, x30, [sp], #80
  4042f0:	ret
  4042f4:	mov	x12, #0x21d0                	// #8656
  4042f8:	sub	sp, sp, x12
  4042fc:	stp	x29, x30, [sp]
  404300:	mov	x29, sp
  404304:	str	x0, [sp, #24]
  404308:	str	x1, [sp, #16]
  40430c:	str	xzr, [sp, #32]
  404310:	add	x0, sp, #0x28
  404314:	bl	402bf0 <uname@plt>
  404318:	cmn	w0, #0x1
  40431c:	b.ne	404338 <readlinkat@plt+0x1658>  // b.any
  404320:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404324:	add	x0, x0, #0x678
  404328:	bl	402c40 <gettext@plt>
  40432c:	mov	x1, x0
  404330:	mov	w0, #0x1                   	// #1
  404334:	bl	402ca0 <err@plt>
  404338:	ldr	x0, [sp, #24]
  40433c:	ldr	x3, [x0, #16]
  404340:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404344:	add	x2, x0, #0x690
  404348:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40434c:	add	x1, x0, #0x698
  404350:	mov	x0, x3
  404354:	bl	411a84 <readlinkat@plt+0xeda4>
  404358:	str	x0, [sp, #8640]
  40435c:	ldr	x0, [sp, #8640]
  404360:	cmp	x0, #0x0
  404364:	b.ne	404388 <readlinkat@plt+0x16a8>  // b.any
  404368:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40436c:	add	x0, x0, #0x6a0
  404370:	bl	402c40 <gettext@plt>
  404374:	mov	x1, x0
  404378:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40437c:	add	x2, x0, #0x6b0
  404380:	mov	w0, #0x1                   	// #1
  404384:	bl	402ca0 <err@plt>
  404388:	add	x0, sp, #0x28
  40438c:	add	x0, x0, #0x104
  404390:	bl	403598 <readlinkat@plt+0x8b8>
  404394:	mov	x1, x0
  404398:	ldr	x0, [sp, #24]
  40439c:	str	x1, [x0, #24]
  4043a0:	b	4047a4 <readlinkat@plt+0x1ac4>
  4043a4:	ldr	x0, [sp, #24]
  4043a8:	add	x0, x0, #0x20
  4043ac:	add	x3, sp, #0x1b0
  4043b0:	mov	x2, x0
  4043b4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4043b8:	add	x1, x0, #0x6c0
  4043bc:	mov	x0, x3
  4043c0:	bl	403a64 <readlinkat@plt+0xd84>
  4043c4:	cmp	w0, #0x0
  4043c8:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4043cc:	ldr	x0, [sp, #24]
  4043d0:	add	x0, x0, #0x20
  4043d4:	add	x3, sp, #0x1b0
  4043d8:	mov	x2, x0
  4043dc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4043e0:	add	x1, x0, #0x6c8
  4043e4:	mov	x0, x3
  4043e8:	bl	403a64 <readlinkat@plt+0xd84>
  4043ec:	cmp	w0, #0x0
  4043f0:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4043f4:	ldr	x0, [sp, #24]
  4043f8:	add	x0, x0, #0x20
  4043fc:	add	x3, sp, #0x1b0
  404400:	mov	x2, x0
  404404:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404408:	add	x1, x0, #0x6d8
  40440c:	mov	x0, x3
  404410:	bl	403a64 <readlinkat@plt+0xd84>
  404414:	cmp	w0, #0x0
  404418:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40441c:	ldr	x0, [sp, #24]
  404420:	add	x0, x0, #0x30
  404424:	add	x3, sp, #0x1b0
  404428:	mov	x2, x0
  40442c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404430:	add	x1, x0, #0x6e8
  404434:	mov	x0, x3
  404438:	bl	403a64 <readlinkat@plt+0xd84>
  40443c:	cmp	w0, #0x0
  404440:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404444:	ldr	x0, [sp, #24]
  404448:	add	x0, x0, #0x30
  40444c:	add	x3, sp, #0x1b0
  404450:	mov	x2, x0
  404454:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404458:	add	x1, x0, #0x6f0
  40445c:	mov	x0, x3
  404460:	bl	403a64 <readlinkat@plt+0xd84>
  404464:	cmp	w0, #0x0
  404468:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40446c:	ldr	x0, [sp, #24]
  404470:	add	x0, x0, #0x38
  404474:	add	x3, sp, #0x1b0
  404478:	mov	x2, x0
  40447c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404480:	add	x1, x0, #0x700
  404484:	mov	x0, x3
  404488:	bl	403a64 <readlinkat@plt+0xd84>
  40448c:	cmp	w0, #0x0
  404490:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404494:	ldr	x0, [sp, #24]
  404498:	add	x0, x0, #0x38
  40449c:	add	x3, sp, #0x1b0
  4044a0:	mov	x2, x0
  4044a4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4044a8:	add	x1, x0, #0x708
  4044ac:	mov	x0, x3
  4044b0:	bl	403a64 <readlinkat@plt+0xd84>
  4044b4:	cmp	w0, #0x0
  4044b8:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4044bc:	ldr	x0, [sp, #24]
  4044c0:	add	x0, x0, #0x40
  4044c4:	add	x3, sp, #0x1b0
  4044c8:	mov	x2, x0
  4044cc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4044d0:	add	x1, x0, #0x718
  4044d4:	mov	x0, x3
  4044d8:	bl	403a64 <readlinkat@plt+0xd84>
  4044dc:	cmp	w0, #0x0
  4044e0:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4044e4:	ldr	x0, [sp, #24]
  4044e8:	add	x0, x0, #0x98
  4044ec:	add	x3, sp, #0x1b0
  4044f0:	mov	x2, x0
  4044f4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4044f8:	add	x1, x0, #0x728
  4044fc:	mov	x0, x3
  404500:	bl	403a64 <readlinkat@plt+0xd84>
  404504:	cmp	w0, #0x0
  404508:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40450c:	ldr	x0, [sp, #24]
  404510:	add	x0, x0, #0x98
  404514:	add	x3, sp, #0x1b0
  404518:	mov	x2, x0
  40451c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404520:	add	x1, x0, #0x738
  404524:	mov	x0, x3
  404528:	bl	403a64 <readlinkat@plt+0xd84>
  40452c:	cmp	w0, #0x0
  404530:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404534:	ldr	x0, [sp, #24]
  404538:	add	x0, x0, #0x70
  40453c:	add	x3, sp, #0x1b0
  404540:	mov	x2, x0
  404544:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404548:	add	x1, x0, #0x748
  40454c:	mov	x0, x3
  404550:	bl	403a64 <readlinkat@plt+0xd84>
  404554:	cmp	w0, #0x0
  404558:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40455c:	ldr	x0, [sp, #24]
  404560:	add	x0, x0, #0x78
  404564:	add	x3, sp, #0x1b0
  404568:	mov	x2, x0
  40456c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404570:	add	x1, x0, #0x750
  404574:	mov	x0, x3
  404578:	bl	403a64 <readlinkat@plt+0xd84>
  40457c:	cmp	w0, #0x0
  404580:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404584:	ldr	x0, [sp, #24]
  404588:	add	x0, x0, #0x80
  40458c:	add	x3, sp, #0x1b0
  404590:	mov	x2, x0
  404594:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404598:	add	x1, x0, #0x760
  40459c:	mov	x0, x3
  4045a0:	bl	403a64 <readlinkat@plt+0xd84>
  4045a4:	cmp	w0, #0x0
  4045a8:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4045ac:	ldr	x0, [sp, #24]
  4045b0:	add	x0, x0, #0xa8
  4045b4:	add	x3, sp, #0x1b0
  4045b8:	mov	x2, x0
  4045bc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4045c0:	add	x1, x0, #0x770
  4045c4:	mov	x0, x3
  4045c8:	bl	403a64 <readlinkat@plt+0xd84>
  4045cc:	cmp	w0, #0x0
  4045d0:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4045d4:	ldr	x0, [sp, #24]
  4045d8:	add	x0, x0, #0xa8
  4045dc:	add	x3, sp, #0x1b0
  4045e0:	mov	x2, x0
  4045e4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4045e8:	add	x1, x0, #0x778
  4045ec:	mov	x0, x3
  4045f0:	bl	403a64 <readlinkat@plt+0xd84>
  4045f4:	cmp	w0, #0x0
  4045f8:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4045fc:	ldr	x0, [sp, #24]
  404600:	add	x0, x0, #0xa8
  404604:	add	x3, sp, #0x1b0
  404608:	mov	x2, x0
  40460c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404610:	add	x1, x0, #0x788
  404614:	mov	x0, x3
  404618:	bl	403a64 <readlinkat@plt+0xd84>
  40461c:	cmp	w0, #0x0
  404620:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404624:	ldr	x0, [sp, #24]
  404628:	add	x0, x0, #0xa8
  40462c:	add	x3, sp, #0x1b0
  404630:	mov	x2, x0
  404634:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404638:	add	x1, x0, #0x798
  40463c:	mov	x0, x3
  404640:	bl	403a64 <readlinkat@plt+0xd84>
  404644:	cmp	w0, #0x0
  404648:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40464c:	ldr	x0, [sp, #24]
  404650:	add	x0, x0, #0xa0
  404654:	add	x3, sp, #0x1b0
  404658:	mov	x2, x0
  40465c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404660:	add	x1, x0, #0x7a0
  404664:	mov	x0, x3
  404668:	bl	403a64 <readlinkat@plt+0xd84>
  40466c:	cmp	w0, #0x0
  404670:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404674:	ldr	x0, [sp, #24]
  404678:	add	x0, x0, #0xa0
  40467c:	add	x3, sp, #0x1b0
  404680:	mov	x2, x0
  404684:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404688:	add	x1, x0, #0x7b0
  40468c:	mov	x0, x3
  404690:	bl	403a64 <readlinkat@plt+0xd84>
  404694:	cmp	w0, #0x0
  404698:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40469c:	ldr	x0, [sp, #24]
  4046a0:	add	x0, x0, #0xa0
  4046a4:	add	x3, sp, #0x1b0
  4046a8:	mov	x2, x0
  4046ac:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4046b0:	add	x1, x0, #0x7c0
  4046b4:	mov	x0, x3
  4046b8:	bl	403a64 <readlinkat@plt+0xd84>
  4046bc:	cmp	w0, #0x0
  4046c0:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4046c4:	ldr	x0, [sp, #24]
  4046c8:	add	x0, x0, #0x50
  4046cc:	add	x3, sp, #0x1b0
  4046d0:	mov	x2, x0
  4046d4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4046d8:	add	x1, x0, #0x7d8
  4046dc:	mov	x0, x3
  4046e0:	bl	403a64 <readlinkat@plt+0xd84>
  4046e4:	cmp	w0, #0x0
  4046e8:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4046ec:	ldr	x0, [sp, #24]
  4046f0:	add	x0, x0, #0x48
  4046f4:	add	x3, sp, #0x1b0
  4046f8:	mov	x2, x0
  4046fc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404700:	add	x1, x0, #0x7e0
  404704:	mov	x0, x3
  404708:	bl	403a64 <readlinkat@plt+0xd84>
  40470c:	cmp	w0, #0x0
  404710:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404714:	ldr	x0, [sp, #24]
  404718:	add	x0, x0, #0x48
  40471c:	add	x3, sp, #0x1b0
  404720:	mov	x2, x0
  404724:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404728:	add	x1, x0, #0x7f0
  40472c:	mov	x0, x3
  404730:	bl	403a64 <readlinkat@plt+0xd84>
  404734:	cmp	w0, #0x0
  404738:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40473c:	ldr	x0, [sp, #24]
  404740:	add	x0, x0, #0xb0
  404744:	add	x3, sp, #0x1b0
  404748:	mov	x2, x0
  40474c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404750:	add	x1, x0, #0x800
  404754:	mov	x0, x3
  404758:	bl	403a64 <readlinkat@plt+0xd84>
  40475c:	cmp	w0, #0x0
  404760:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  404764:	ldr	x0, [sp, #24]
  404768:	add	x0, x0, #0xb8
  40476c:	add	x3, sp, #0x1b0
  404770:	mov	x2, x0
  404774:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404778:	add	x1, x0, #0x810
  40477c:	mov	x0, x3
  404780:	bl	403a64 <readlinkat@plt+0xd84>
  404784:	cmp	w0, #0x0
  404788:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  40478c:	add	x0, sp, #0x1b0
  404790:	ldr	x1, [sp, #24]
  404794:	bl	403c24 <readlinkat@plt+0xf44>
  404798:	cmp	w0, #0x0
  40479c:	b.ne	4047a4 <readlinkat@plt+0x1ac4>  // b.any
  4047a0:	nop
  4047a4:	add	x0, sp, #0x1b0
  4047a8:	ldr	x2, [sp, #8640]
  4047ac:	mov	w1, #0x2000                	// #8192
  4047b0:	bl	402c80 <fgets@plt>
  4047b4:	cmp	x0, #0x0
  4047b8:	b.ne	4043a4 <readlinkat@plt+0x16c4>  // b.any
  4047bc:	ldr	x0, [sp, #16]
  4047c0:	bl	403ff8 <readlinkat@plt+0x1318>
  4047c4:	mov	w1, w0
  4047c8:	ldr	x0, [sp, #24]
  4047cc:	str	w1, [x0, #200]
  4047d0:	ldr	x0, [sp, #24]
  4047d4:	ldr	x0, [x0, #168]
  4047d8:	cmp	x0, #0x0
  4047dc:	b.eq	40491c <readlinkat@plt+0x1c3c>  // b.none
  4047e0:	ldr	x0, [sp, #24]
  4047e4:	ldr	x0, [x0, #168]
  4047e8:	add	x4, sp, #0x1b0
  4047ec:	mov	x3, x0
  4047f0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4047f4:	add	x2, x0, #0x820
  4047f8:	mov	x1, #0x2000                	// #8192
  4047fc:	mov	x0, x4
  404800:	bl	402700 <snprintf@plt>
  404804:	add	x2, sp, #0x1b0
  404808:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40480c:	add	x1, x0, #0x828
  404810:	mov	x0, x2
  404814:	bl	402b10 <strstr@plt>
  404818:	cmp	x0, #0x0
  40481c:	b.eq	40483c <readlinkat@plt+0x1b5c>  // b.none
  404820:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404824:	add	x0, x0, #0x830
  404828:	bl	403598 <readlinkat@plt+0x8b8>
  40482c:	mov	x1, x0
  404830:	ldr	x0, [sp, #24]
  404834:	str	x1, [x0, #88]
  404838:	b	404870 <readlinkat@plt+0x1b90>
  40483c:	add	x2, sp, #0x1b0
  404840:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404844:	add	x1, x0, #0x838
  404848:	mov	x0, x2
  40484c:	bl	402b10 <strstr@plt>
  404850:	cmp	x0, #0x0
  404854:	b.eq	404870 <readlinkat@plt+0x1b90>  // b.none
  404858:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40485c:	add	x0, x0, #0x840
  404860:	bl	403598 <readlinkat@plt+0x8b8>
  404864:	mov	x1, x0
  404868:	ldr	x0, [sp, #24]
  40486c:	str	x1, [x0, #88]
  404870:	add	x2, sp, #0x1b0
  404874:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404878:	add	x1, x0, #0x848
  40487c:	mov	x0, x2
  404880:	bl	402b10 <strstr@plt>
  404884:	cmp	x0, #0x0
  404888:	b.eq	4048a0 <readlinkat@plt+0x1bc0>  // b.none
  40488c:	ldr	x0, [sp, #24]
  404890:	ldr	w0, [x0, #200]
  404894:	orr	w1, w0, #0x6
  404898:	ldr	x0, [sp, #24]
  40489c:	str	w1, [x0, #200]
  4048a0:	add	x2, sp, #0x1b0
  4048a4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4048a8:	add	x1, x0, #0x850
  4048ac:	mov	x0, x2
  4048b0:	bl	402b10 <strstr@plt>
  4048b4:	cmp	x0, #0x0
  4048b8:	b.eq	4048d0 <readlinkat@plt+0x1bf0>  // b.none
  4048bc:	ldr	x0, [sp, #24]
  4048c0:	ldr	w0, [x0, #200]
  4048c4:	orr	w1, w0, #0x6
  4048c8:	ldr	x0, [sp, #24]
  4048cc:	str	w1, [x0, #200]
  4048d0:	add	x2, sp, #0x1b0
  4048d4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4048d8:	add	x1, x0, #0x858
  4048dc:	mov	x0, x2
  4048e0:	bl	402b10 <strstr@plt>
  4048e4:	cmp	x0, #0x0
  4048e8:	b.ne	404908 <readlinkat@plt+0x1c28>  // b.any
  4048ec:	add	x2, sp, #0x1b0
  4048f0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4048f4:	add	x1, x0, #0x860
  4048f8:	mov	x0, x2
  4048fc:	bl	402b10 <strstr@plt>
  404900:	cmp	x0, #0x0
  404904:	b.eq	40491c <readlinkat@plt+0x1c3c>  // b.none
  404908:	ldr	x0, [sp, #24]
  40490c:	ldr	w0, [x0, #200]
  404910:	orr	w1, w0, #0x6
  404914:	ldr	x0, [sp, #24]
  404918:	str	w1, [x0, #200]
  40491c:	ldr	x0, [sp, #24]
  404920:	ldr	x0, [x0, #24]
  404924:	cmp	x0, #0x0
  404928:	b.eq	4049a8 <readlinkat@plt+0x1cc8>  // b.none
  40492c:	ldr	x0, [sp, #16]
  404930:	ldr	w0, [x0, #4]
  404934:	cmp	w0, #0x1
  404938:	b.eq	4049a8 <readlinkat@plt+0x1cc8>  // b.none
  40493c:	ldr	x0, [sp, #24]
  404940:	ldr	x2, [x0, #24]
  404944:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404948:	add	x1, x0, #0x868
  40494c:	mov	x0, x2
  404950:	bl	402990 <strcmp@plt>
  404954:	cmp	w0, #0x0
  404958:	b.ne	404974 <readlinkat@plt+0x1c94>  // b.any
  40495c:	ldr	x0, [sp, #24]
  404960:	ldr	w0, [x0, #200]
  404964:	orr	w1, w0, #0x6
  404968:	ldr	x0, [sp, #24]
  40496c:	str	w1, [x0, #200]
  404970:	b	4049a8 <readlinkat@plt+0x1cc8>
  404974:	ldr	x0, [sp, #24]
  404978:	ldr	x2, [x0, #24]
  40497c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404980:	add	x1, x0, #0x870
  404984:	mov	x0, x2
  404988:	bl	402990 <strcmp@plt>
  40498c:	cmp	w0, #0x0
  404990:	b.ne	4049a8 <readlinkat@plt+0x1cc8>  // b.any
  404994:	ldr	x0, [sp, #24]
  404998:	ldr	w0, [x0, #200]
  40499c:	orr	w1, w0, #0x2
  4049a0:	ldr	x0, [sp, #24]
  4049a4:	str	w1, [x0, #200]
  4049a8:	ldr	x0, [sp, #8640]
  4049ac:	bl	402740 <fclose@plt>
  4049b0:	ldr	x0, [sp, #24]
  4049b4:	ldr	x3, [x0, #8]
  4049b8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4049bc:	add	x2, x0, #0x878
  4049c0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4049c4:	add	x1, x0, #0x764
  4049c8:	mov	x0, x3
  4049cc:	bl	412a54 <readlinkat@plt+0xfd74>
  4049d0:	cmp	w0, #0x0
  4049d4:	b.ne	4049f8 <readlinkat@plt+0x1d18>  // b.any
  4049d8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4049dc:	add	x0, x0, #0x764
  4049e0:	ldr	w0, [x0]
  4049e4:	add	w1, w0, #0x1
  4049e8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4049ec:	add	x0, x0, #0x764
  4049f0:	str	w1, [x0]
  4049f4:	b	404a1c <readlinkat@plt+0x1d3c>
  4049f8:	ldr	x0, [sp, #16]
  4049fc:	ldr	w0, [x0, #4]
  404a00:	cmp	w0, #0x0
  404a04:	b.ne	404a1c <readlinkat@plt+0x1d3c>  // b.any
  404a08:	bl	40f0f8 <readlinkat@plt+0xc418>
  404a0c:	mov	w1, w0
  404a10:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404a14:	add	x0, x0, #0x764
  404a18:	str	w1, [x0]
  404a1c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404a20:	add	x0, x0, #0x764
  404a24:	ldr	w0, [x0]
  404a28:	cmp	w0, #0x0
  404a2c:	b.gt	404a40 <readlinkat@plt+0x1d60>
  404a30:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404a34:	add	x0, x0, #0x764
  404a38:	mov	w1, #0x800                 	// #2048
  404a3c:	str	w1, [x0]
  404a40:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404a44:	add	x0, x0, #0x764
  404a48:	ldr	w0, [x0]
  404a4c:	sxtw	x0, w0
  404a50:	add	x0, x0, #0x3f
  404a54:	lsr	x0, x0, #6
  404a58:	lsl	x0, x0, #3
  404a5c:	str	x0, [sp, #8632]
  404a60:	ldr	x0, [sp, #24]
  404a64:	ldr	x4, [x0, #8]
  404a68:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404a6c:	add	x0, x0, #0x764
  404a70:	ldr	w2, [x0]
  404a74:	add	x1, sp, #0x20
  404a78:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404a7c:	add	x3, x0, #0x888
  404a80:	mov	x0, x4
  404a84:	bl	413748 <readlinkat@plt+0x10a68>
  404a88:	cmp	w0, #0x0
  404a8c:	b.ne	404bcc <readlinkat@plt+0x1eec>  // b.any
  404a90:	ldr	x0, [sp, #32]
  404a94:	mov	x1, x0
  404a98:	ldr	x0, [sp, #8632]
  404a9c:	bl	402aa0 <__sched_cpucount@plt>
  404aa0:	mov	w1, w0
  404aa4:	ldr	x0, [sp, #24]
  404aa8:	str	w1, [x0, #204]
  404aac:	ldr	x0, [sp, #24]
  404ab0:	ldr	w0, [x0, #204]
  404ab4:	sxtw	x0, w0
  404ab8:	mov	x1, #0x4                   	// #4
  404abc:	bl	403534 <readlinkat@plt+0x854>
  404ac0:	mov	x1, x0
  404ac4:	ldr	x0, [sp, #24]
  404ac8:	str	x1, [x0, #280]
  404acc:	str	wzr, [sp, #8652]
  404ad0:	str	wzr, [sp, #8648]
  404ad4:	b	404b70 <readlinkat@plt+0x1e90>
  404ad8:	ldrsw	x0, [sp, #8652]
  404adc:	str	x0, [sp, #8624]
  404ae0:	ldr	x0, [sp, #8624]
  404ae4:	lsr	x0, x0, #3
  404ae8:	ldr	x1, [sp, #8632]
  404aec:	cmp	x1, x0
  404af0:	b.ls	404b30 <readlinkat@plt+0x1e50>  // b.plast
  404af4:	ldr	x0, [sp, #32]
  404af8:	mov	x1, x0
  404afc:	ldr	x0, [sp, #8624]
  404b00:	lsr	x0, x0, #6
  404b04:	lsl	x0, x0, #3
  404b08:	add	x0, x1, x0
  404b0c:	ldr	x1, [x0]
  404b10:	ldr	x0, [sp, #8624]
  404b14:	and	w0, w0, #0x3f
  404b18:	lsr	x0, x1, x0
  404b1c:	and	x0, x0, #0x1
  404b20:	cmp	x0, #0x0
  404b24:	b.eq	404b30 <readlinkat@plt+0x1e50>  // b.none
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	b	404b34 <readlinkat@plt+0x1e54>
  404b30:	mov	w0, #0x0                   	// #0
  404b34:	cmp	w0, #0x0
  404b38:	b.eq	404b64 <readlinkat@plt+0x1e84>  // b.none
  404b3c:	ldr	x0, [sp, #24]
  404b40:	ldr	x1, [x0, #280]
  404b44:	ldr	w0, [sp, #8648]
  404b48:	add	w2, w0, #0x1
  404b4c:	str	w2, [sp, #8648]
  404b50:	sxtw	x0, w0
  404b54:	lsl	x0, x0, #2
  404b58:	add	x0, x1, x0
  404b5c:	ldr	w1, [sp, #8652]
  404b60:	str	w1, [x0]
  404b64:	ldr	w0, [sp, #8652]
  404b68:	add	w0, w0, #0x1
  404b6c:	str	w0, [sp, #8652]
  404b70:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404b74:	add	x0, x0, #0x764
  404b78:	ldr	w0, [x0]
  404b7c:	ldr	w1, [sp, #8652]
  404b80:	cmp	w1, w0
  404b84:	b.lt	404ad8 <readlinkat@plt+0x1df8>  // b.tstop
  404b88:	ldr	x0, [sp, #32]
  404b8c:	bl	40f274 <readlinkat@plt+0xc594>
  404b90:	str	xzr, [sp, #32]
  404b94:	ldr	x0, [sp, #24]
  404b98:	ldr	x4, [x0, #8]
  404b9c:	ldr	x0, [sp, #24]
  404ba0:	add	x1, x0, #0xd8
  404ba4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404ba8:	add	x0, x0, #0x764
  404bac:	ldr	w2, [x0]
  404bb0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404bb4:	add	x3, x0, #0x8e8
  404bb8:	mov	x0, x4
  404bbc:	bl	413748 <readlinkat@plt+0x10a68>
  404bc0:	cmp	w0, #0x0
  404bc4:	b.ne	404c0c <readlinkat@plt+0x1f2c>  // b.any
  404bc8:	b	404bec <readlinkat@plt+0x1f0c>
  404bcc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404bd0:	add	x0, x0, #0x898
  404bd4:	bl	402c40 <gettext@plt>
  404bd8:	mov	x1, x0
  404bdc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404be0:	add	x2, x0, #0x8c0
  404be4:	mov	w0, #0x1                   	// #1
  404be8:	bl	402ca0 <err@plt>
  404bec:	ldr	x0, [sp, #24]
  404bf0:	ldr	x0, [x0, #216]
  404bf4:	mov	x1, x0
  404bf8:	ldr	x0, [sp, #8632]
  404bfc:	bl	402aa0 <__sched_cpucount@plt>
  404c00:	mov	w1, w0
  404c04:	ldr	x0, [sp, #24]
  404c08:	str	w1, [x0, #208]
  404c0c:	ldr	x0, [sp, #24]
  404c10:	ldr	x4, [x0, #8]
  404c14:	ldr	x0, [sp, #24]
  404c18:	add	x1, x0, #0xe0
  404c1c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  404c20:	add	x0, x0, #0x764
  404c24:	ldr	w2, [x0]
  404c28:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404c2c:	add	x3, x0, #0x8f0
  404c30:	mov	x0, x4
  404c34:	bl	413748 <readlinkat@plt+0x10a68>
  404c38:	cmp	w0, #0x0
  404c3c:	b.ne	404c60 <readlinkat@plt+0x1f80>  // b.any
  404c40:	ldr	x0, [sp, #24]
  404c44:	ldr	x0, [x0, #224]
  404c48:	mov	x1, x0
  404c4c:	ldr	x0, [sp, #8632]
  404c50:	bl	402aa0 <__sched_cpucount@plt>
  404c54:	mov	w1, w0
  404c58:	ldr	x0, [sp, #24]
  404c5c:	str	w1, [x0, #232]
  404c60:	ldr	x0, [sp, #24]
  404c64:	ldr	x3, [x0, #8]
  404c68:	ldr	x0, [sp, #24]
  404c6c:	add	x1, x0, #0xc0
  404c70:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404c74:	add	x2, x0, #0x8f8
  404c78:	mov	x0, x3
  404c7c:	bl	412a54 <readlinkat@plt+0xfd74>
  404c80:	cmp	w0, #0x0
  404c84:	b.eq	404c94 <readlinkat@plt+0x1fb4>  // b.none
  404c88:	ldr	x0, [sp, #24]
  404c8c:	mov	w1, #0xffffffff            	// #-1
  404c90:	str	w1, [x0, #192]
  404c94:	ldr	x0, [sp, #24]
  404c98:	ldr	x3, [x0, #8]
  404c9c:	ldr	x0, [sp, #24]
  404ca0:	add	x1, x0, #0xc4
  404ca4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404ca8:	add	x2, x0, #0x908
  404cac:	mov	x0, x3
  404cb0:	bl	412a54 <readlinkat@plt+0xfd74>
  404cb4:	cmp	w0, #0x0
  404cb8:	b.eq	404cc8 <readlinkat@plt+0x1fe8>  // b.none
  404cbc:	ldr	x0, [sp, #24]
  404cc0:	mov	w1, #0xffffffff            	// #-1
  404cc4:	str	w1, [x0, #196]
  404cc8:	ldr	x0, [sp, #16]
  404ccc:	ldr	w0, [x0, #4]
  404cd0:	cmp	w0, #0x0
  404cd4:	b.ne	404ce0 <readlinkat@plt+0x2000>  // b.any
  404cd8:	ldr	x0, [sp, #24]
  404cdc:	bl	404064 <readlinkat@plt+0x1384>
  404ce0:	ldr	x0, [sp, #24]
  404ce4:	ldr	x3, [x0, #16]
  404ce8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404cec:	add	x2, x0, #0x918
  404cf0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404cf4:	add	x1, x0, #0x698
  404cf8:	mov	x0, x3
  404cfc:	bl	411a84 <readlinkat@plt+0xeda4>
  404d00:	str	x0, [sp, #8640]
  404d04:	ldr	x0, [sp, #8640]
  404d08:	cmp	x0, #0x0
  404d0c:	b.eq	404d64 <readlinkat@plt+0x2084>  // b.none
  404d10:	b	404d3c <readlinkat@plt+0x205c>
  404d14:	ldr	x0, [sp, #24]
  404d18:	add	x0, x0, #0x28
  404d1c:	add	x3, sp, #0x1b0
  404d20:	mov	x2, x0
  404d24:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404d28:	add	x1, x0, #0x920
  404d2c:	mov	x0, x3
  404d30:	bl	403a64 <readlinkat@plt+0xd84>
  404d34:	cmp	w0, #0x0
  404d38:	b.ne	404d58 <readlinkat@plt+0x2078>  // b.any
  404d3c:	add	x0, sp, #0x1b0
  404d40:	ldr	x2, [sp, #8640]
  404d44:	mov	w1, #0x2000                	// #8192
  404d48:	bl	402c80 <fgets@plt>
  404d4c:	cmp	x0, #0x0
  404d50:	b.ne	404d14 <readlinkat@plt+0x2034>  // b.any
  404d54:	b	404d5c <readlinkat@plt+0x207c>
  404d58:	nop
  404d5c:	ldr	x0, [sp, #8640]
  404d60:	bl	402740 <fclose@plt>
  404d64:	ldr	x0, [sp, #24]
  404d68:	ldr	x3, [x0, #8]
  404d6c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404d70:	add	x2, x0, #0x640
  404d74:	mov	w1, #0x0                   	// #0
  404d78:	mov	x0, x3
  404d7c:	bl	411184 <readlinkat@plt+0xe4a4>
  404d80:	cmp	w0, #0x0
  404d84:	b.ne	404d90 <readlinkat@plt+0x20b0>  // b.any
  404d88:	ldr	x0, [sp, #24]
  404d8c:	bl	4040bc <readlinkat@plt+0x13dc>
  404d90:	nop
  404d94:	ldp	x29, x30, [sp]
  404d98:	mov	x12, #0x21d0                	// #8656
  404d9c:	add	sp, sp, x12
  404da0:	ret
  404da4:	stp	x29, x30, [sp, #-64]!
  404da8:	mov	x29, sp
  404dac:	str	x0, [sp, #24]
  404db0:	str	w1, [sp, #20]
  404db4:	str	w2, [sp, #16]
  404db8:	mov	w0, #0x1                   	// #1
  404dbc:	str	w0, [sp, #60]
  404dc0:	ldr	x0, [sp, #24]
  404dc4:	ldr	x3, [x0, #16]
  404dc8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404dcc:	add	x2, x0, #0x928
  404dd0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404dd4:	add	x1, x0, #0x698
  404dd8:	mov	x0, x3
  404ddc:	bl	411a84 <readlinkat@plt+0xeda4>
  404de0:	str	x0, [sp, #48]
  404de4:	ldr	x0, [sp, #48]
  404de8:	cmp	x0, #0x0
  404dec:	b.ne	404e18 <readlinkat@plt+0x2138>  // b.any
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	b	404e68 <readlinkat@plt+0x2188>
  404df8:	ldr	w0, [sp, #36]
  404dfc:	ldr	w1, [sp, #20]
  404e00:	cmp	w1, w0
  404e04:	b.ne	404e18 <readlinkat@plt+0x2138>  // b.any
  404e08:	ldr	w0, [sp, #32]
  404e0c:	ldr	w1, [sp, #16]
  404e10:	cmp	w1, w0
  404e14:	b.eq	404e58 <readlinkat@plt+0x2178>  // b.none
  404e18:	add	x3, sp, #0x20
  404e1c:	add	x2, sp, #0x24
  404e20:	add	x1, sp, #0x28
  404e24:	add	x0, sp, #0x2c
  404e28:	mov	x5, x3
  404e2c:	mov	x4, x2
  404e30:	mov	x3, x1
  404e34:	mov	x2, x0
  404e38:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404e3c:	add	x1, x0, #0x938
  404e40:	ldr	x0, [sp, #48]
  404e44:	bl	4027c0 <__isoc99_fscanf@plt>
  404e48:	cmp	w0, #0x4
  404e4c:	b.eq	404df8 <readlinkat@plt+0x2118>  // b.none
  404e50:	str	wzr, [sp, #60]
  404e54:	b	404e5c <readlinkat@plt+0x217c>
  404e58:	nop
  404e5c:	ldr	x0, [sp, #48]
  404e60:	bl	402740 <fclose@plt>
  404e64:	ldr	w0, [sp, #60]
  404e68:	ldp	x29, x30, [sp], #64
  404e6c:	ret
  404e70:	sub	sp, sp, #0x10
  404e74:	str	x0, [sp, #8]
  404e78:	nop
  404e7c:	add	sp, sp, #0x10
  404e80:	ret
  404e84:	stp	x29, x30, [sp, #-320]!
  404e88:	mov	x29, sp
  404e8c:	str	x0, [sp, #24]
  404e90:	str	x1, [sp, #16]
  404e94:	ldr	x0, [sp, #24]
  404e98:	ldr	x3, [x0, #16]
  404e9c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404ea0:	add	x2, x0, #0x958
  404ea4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404ea8:	add	x1, x0, #0x698
  404eac:	mov	x0, x3
  404eb0:	bl	411a84 <readlinkat@plt+0xeda4>
  404eb4:	str	x0, [sp, #304]
  404eb8:	ldr	x0, [sp, #304]
  404ebc:	cmp	x0, #0x0
  404ec0:	b.eq	404f5c <readlinkat@plt+0x227c>  // b.none
  404ec4:	add	x0, sp, #0x28
  404ec8:	mov	x2, #0x100                 	// #256
  404ecc:	mov	w1, #0x0                   	// #0
  404ed0:	bl	402810 <memset@plt>
  404ed4:	add	x0, sp, #0x28
  404ed8:	ldr	x3, [sp, #304]
  404edc:	mov	x2, #0xff                  	// #255
  404ee0:	mov	x1, #0x1                   	// #1
  404ee4:	bl	4029e0 <fread@plt>
  404ee8:	str	x0, [sp, #296]
  404eec:	ldr	x0, [sp, #304]
  404ef0:	bl	402740 <fclose@plt>
  404ef4:	str	xzr, [sp, #312]
  404ef8:	b	404f4c <readlinkat@plt+0x226c>
  404efc:	add	x1, sp, #0x28
  404f00:	ldr	x0, [sp, #312]
  404f04:	add	x0, x1, x0
  404f08:	ldr	x1, [sp, #16]
  404f0c:	bl	402990 <strcmp@plt>
  404f10:	cmp	w0, #0x0
  404f14:	b.ne	404f20 <readlinkat@plt+0x2240>  // b.any
  404f18:	mov	w0, #0x1                   	// #1
  404f1c:	b	404f60 <readlinkat@plt+0x2280>
  404f20:	add	x1, sp, #0x28
  404f24:	ldr	x0, [sp, #312]
  404f28:	add	x0, x1, x0
  404f2c:	bl	4025a0 <strlen@plt>
  404f30:	mov	x1, x0
  404f34:	ldr	x0, [sp, #312]
  404f38:	add	x0, x0, x1
  404f3c:	str	x0, [sp, #312]
  404f40:	ldr	x0, [sp, #312]
  404f44:	add	x0, x0, #0x1
  404f48:	str	x0, [sp, #312]
  404f4c:	ldr	x1, [sp, #312]
  404f50:	ldr	x0, [sp, #296]
  404f54:	cmp	x1, x0
  404f58:	b.cc	404efc <readlinkat@plt+0x221c>  // b.lo, b.ul, b.last
  404f5c:	mov	w0, #0x0                   	// #0
  404f60:	ldp	x29, x30, [sp], #320
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-304]!
  404f6c:	mov	x29, sp
  404f70:	str	x0, [sp, #24]
  404f74:	ldr	x0, [sp, #24]
  404f78:	ldr	w0, [x0, #104]
  404f7c:	cmp	w0, #0x0
  404f80:	b.eq	404fa4 <readlinkat@plt+0x22c4>  // b.none
  404f84:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  404f88:	add	x3, x0, #0xa88
  404f8c:	mov	w2, #0x302                 	// #770
  404f90:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404f94:	add	x1, x0, #0x970
  404f98:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404f9c:	add	x0, x0, #0x988
  404fa0:	bl	402bc0 <__assert_fail@plt>
  404fa4:	ldr	x0, [sp, #24]
  404fa8:	ldr	x3, [x0, #16]
  404fac:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404fb0:	add	x2, x0, #0x998
  404fb4:	mov	w1, #0x0                   	// #0
  404fb8:	mov	x0, x3
  404fbc:	bl	411184 <readlinkat@plt+0xe4a4>
  404fc0:	cmp	w0, #0x0
  404fc4:	b.ne	404fe4 <readlinkat@plt+0x2304>  // b.any
  404fc8:	ldr	x0, [sp, #24]
  404fcc:	mov	w1, #0xc                   	// #12
  404fd0:	str	w1, [x0, #104]
  404fd4:	ldr	x0, [sp, #24]
  404fd8:	mov	w1, #0x1                   	// #1
  404fdc:	str	w1, [x0, #108]
  404fe0:	b	40514c <readlinkat@plt+0x246c>
  404fe4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  404fe8:	add	x1, x0, #0x9a0
  404fec:	ldr	x0, [sp, #24]
  404ff0:	bl	404e84 <readlinkat@plt+0x21a4>
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	405010 <readlinkat@plt+0x2330>  // b.none
  404ffc:	ldr	x0, [sp, #24]
  405000:	str	wzr, [x0, #104]
  405004:	ldr	x0, [sp, #24]
  405008:	str	wzr, [x0, #108]
  40500c:	b	40514c <readlinkat@plt+0x246c>
  405010:	ldr	x0, [sp, #24]
  405014:	ldr	x3, [x0, #16]
  405018:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40501c:	add	x2, x0, #0x9b0
  405020:	mov	w1, #0x0                   	// #0
  405024:	mov	x0, x3
  405028:	bl	411184 <readlinkat@plt+0xe4a4>
  40502c:	cmp	w0, #0x0
  405030:	b.ne	405114 <readlinkat@plt+0x2434>  // b.any
  405034:	ldr	x0, [sp, #24]
  405038:	ldr	x3, [x0, #16]
  40503c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405040:	add	x2, x0, #0x9d0
  405044:	mov	w1, #0x0                   	// #0
  405048:	mov	x0, x3
  40504c:	bl	411184 <readlinkat@plt+0xe4a4>
  405050:	cmp	w0, #0x0
  405054:	b.ne	405114 <readlinkat@plt+0x2434>  // b.any
  405058:	ldr	x0, [sp, #24]
  40505c:	ldr	x3, [x0, #16]
  405060:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405064:	add	x2, x0, #0x9f0
  405068:	mov	w1, #0x0                   	// #0
  40506c:	mov	x0, x3
  405070:	bl	411184 <readlinkat@plt+0xe4a4>
  405074:	cmp	w0, #0x0
  405078:	b.eq	405114 <readlinkat@plt+0x2434>  // b.none
  40507c:	ldr	x0, [sp, #24]
  405080:	mov	w1, #0xd                   	// #13
  405084:	str	w1, [x0, #104]
  405088:	ldr	x0, [sp, #24]
  40508c:	mov	w1, #0x1                   	// #1
  405090:	str	w1, [x0, #108]
  405094:	ldr	x0, [sp, #24]
  405098:	ldr	x3, [x0, #16]
  40509c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4050a0:	add	x2, x0, #0x9b0
  4050a4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4050a8:	add	x1, x0, #0x698
  4050ac:	mov	x0, x3
  4050b0:	bl	411a84 <readlinkat@plt+0xeda4>
  4050b4:	str	x0, [sp, #296]
  4050b8:	ldr	x0, [sp, #296]
  4050bc:	cmp	x0, #0x0
  4050c0:	b.eq	405148 <readlinkat@plt+0x2468>  // b.none
  4050c4:	add	x0, sp, #0x28
  4050c8:	mov	x2, x0
  4050cc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4050d0:	add	x1, x0, #0xa18
  4050d4:	ldr	x0, [sp, #296]
  4050d8:	bl	4027c0 <__isoc99_fscanf@plt>
  4050dc:	cmp	w0, #0x1
  4050e0:	b.ne	405108 <readlinkat@plt+0x2428>  // b.any
  4050e4:	add	x2, sp, #0x28
  4050e8:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4050ec:	add	x1, x0, #0xfc8
  4050f0:	mov	x0, x2
  4050f4:	bl	402990 <strcmp@plt>
  4050f8:	cmp	w0, #0x0
  4050fc:	b.ne	405108 <readlinkat@plt+0x2428>  // b.any
  405100:	ldr	x0, [sp, #24]
  405104:	str	wzr, [x0, #108]
  405108:	ldr	x0, [sp, #296]
  40510c:	bl	402740 <fclose@plt>
  405110:	b	405148 <readlinkat@plt+0x2468>
  405114:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405118:	add	x1, x0, #0xa20
  40511c:	ldr	x0, [sp, #24]
  405120:	bl	404e84 <readlinkat@plt+0x21a4>
  405124:	cmp	w0, #0x0
  405128:	b.eq	40514c <readlinkat@plt+0x246c>  // b.none
  40512c:	ldr	x0, [sp, #24]
  405130:	mov	w1, #0x2                   	// #2
  405134:	str	w1, [x0, #104]
  405138:	ldr	x0, [sp, #24]
  40513c:	mov	w1, #0x1                   	// #1
  405140:	str	w1, [x0, #108]
  405144:	b	40514c <readlinkat@plt+0x246c>
  405148:	nop
  40514c:	ldr	x0, [sp, #24]
  405150:	ldr	w0, [x0, #104]
  405154:	ldp	x29, x30, [sp], #304
  405158:	ret
  40515c:	mov	w0, #0x0                   	// #0
  405160:	ret
  405164:	mov	x12, #0x2070                	// #8304
  405168:	sub	sp, sp, x12
  40516c:	stp	x29, x30, [sp]
  405170:	mov	x29, sp
  405174:	stp	x19, x20, [sp, #16]
  405178:	str	x0, [sp, #40]
  40517c:	str	x1, [sp, #32]
  405180:	ldr	x0, [sp, #40]
  405184:	ldr	x3, [x0, #16]
  405188:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40518c:	add	x2, x0, #0xa30
  405190:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405194:	add	x1, x0, #0x698
  405198:	mov	x0, x3
  40519c:	bl	411a84 <readlinkat@plt+0xeda4>
  4051a0:	str	x0, [sp, #8288]
  4051a4:	ldr	x0, [sp, #8288]
  4051a8:	cmp	x0, #0x0
  4051ac:	b.eq	405214 <readlinkat@plt+0x2534>  // b.none
  4051b0:	add	x0, sp, #0x38
  4051b4:	ldr	x2, [sp, #8288]
  4051b8:	mov	w1, #0x100                 	// #256
  4051bc:	bl	402c80 <fgets@plt>
  4051c0:	cmp	x0, #0x0
  4051c4:	b.eq	4051fc <readlinkat@plt+0x251c>  // b.none
  4051c8:	add	x2, sp, #0x38
  4051cc:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  4051d0:	add	x1, x0, #0xff0
  4051d4:	mov	x0, x2
  4051d8:	bl	402b10 <strstr@plt>
  4051dc:	cmp	x0, #0x0
  4051e0:	b.eq	4051fc <readlinkat@plt+0x251c>  // b.none
  4051e4:	ldr	x0, [sp, #40]
  4051e8:	mov	w1, #0xf                   	// #15
  4051ec:	str	w1, [x0, #104]
  4051f0:	ldr	x0, [sp, #40]
  4051f4:	mov	w1, #0x3                   	// #3
  4051f8:	str	w1, [x0, #108]
  4051fc:	ldr	x0, [sp, #8288]
  405200:	bl	402740 <fclose@plt>
  405204:	ldr	x0, [sp, #40]
  405208:	ldr	w0, [x0, #108]
  40520c:	cmp	w0, #0x0
  405210:	b.ne	4058f4 <readlinkat@plt+0x2c14>  // b.any
  405214:	ldr	x0, [sp, #32]
  405218:	ldr	w0, [x0, #4]
  40521c:	cmp	w0, #0x1
  405220:	b.eq	405274 <readlinkat@plt+0x2594>  // b.none
  405224:	ldr	x0, [sp, #40]
  405228:	bl	404e70 <readlinkat@plt+0x2190>
  40522c:	ldr	x0, [sp, #40]
  405230:	ldr	w0, [x0, #104]
  405234:	cmp	w0, #0x0
  405238:	b.ne	40524c <readlinkat@plt+0x256c>  // b.any
  40523c:	bl	40c3f0 <readlinkat@plt+0x9710>
  405240:	mov	w1, w0
  405244:	ldr	x0, [sp, #40]
  405248:	str	w1, [x0, #104]
  40524c:	ldr	x0, [sp, #40]
  405250:	ldr	w0, [x0, #104]
  405254:	cmp	w0, #0x0
  405258:	b.ne	405274 <readlinkat@plt+0x2594>  // b.any
  40525c:	bl	40515c <readlinkat@plt+0x247c>
  405260:	cmp	w0, #0x0
  405264:	b.eq	405274 <readlinkat@plt+0x2594>  // b.none
  405268:	ldr	x0, [sp, #40]
  40526c:	mov	w1, #0x4                   	// #4
  405270:	str	w1, [x0, #104]
  405274:	ldr	x0, [sp, #40]
  405278:	ldr	w0, [x0, #104]
  40527c:	cmp	w0, #0x0
  405280:	b.eq	40534c <readlinkat@plt+0x266c>  // b.none
  405284:	ldr	x0, [sp, #40]
  405288:	mov	w1, #0x2                   	// #2
  40528c:	str	w1, [x0, #108]
  405290:	ldr	x0, [sp, #40]
  405294:	ldr	w0, [x0, #104]
  405298:	cmp	w0, #0x1
  40529c:	b.ne	4058f8 <readlinkat@plt+0x2c18>  // b.any
  4052a0:	ldr	x0, [sp, #40]
  4052a4:	ldr	x3, [x0]
  4052a8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4052ac:	add	x2, x0, #0xa48
  4052b0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4052b4:	add	x1, x0, #0x698
  4052b8:	mov	x0, x3
  4052bc:	bl	413394 <readlinkat@plt+0x106b4>
  4052c0:	str	x0, [sp, #8288]
  4052c4:	ldr	x0, [sp, #8288]
  4052c8:	cmp	x0, #0x0
  4052cc:	b.eq	405334 <readlinkat@plt+0x2654>  // b.none
  4052d0:	add	x0, sp, #0x2, lsl #12
  4052d4:	add	x0, x0, #0x4c
  4052d8:	mov	x2, x0
  4052dc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4052e0:	add	x1, x0, #0xa70
  4052e4:	ldr	x0, [sp, #8288]
  4052e8:	bl	4027c0 <__isoc99_fscanf@plt>
  4052ec:	cmp	w0, #0x1
  4052f0:	b.ne	405334 <readlinkat@plt+0x2654>  // b.any
  4052f4:	ldr	w0, [sp, #8268]
  4052f8:	and	w0, w0, #0x20
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	405314 <readlinkat@plt+0x2634>  // b.none
  405304:	ldr	x0, [sp, #40]
  405308:	mov	w1, #0x1                   	// #1
  40530c:	str	w1, [x0, #108]
  405310:	b	405334 <readlinkat@plt+0x2654>
  405314:	ldr	w1, [sp, #8268]
  405318:	mov	w0, #0x108                 	// #264
  40531c:	and	w0, w1, w0
  405320:	cmp	w0, #0x108
  405324:	b.ne	405334 <readlinkat@plt+0x2654>  // b.any
  405328:	ldr	x0, [sp, #40]
  40532c:	mov	w1, #0x1                   	// #1
  405330:	str	w1, [x0, #108]
  405334:	ldr	x0, [sp, #8288]
  405338:	cmp	x0, #0x0
  40533c:	b.eq	4058f8 <readlinkat@plt+0x2c18>  // b.none
  405340:	ldr	x0, [sp, #8288]
  405344:	bl	402740 <fclose@plt>
  405348:	b	4058f8 <readlinkat@plt+0x2c18>
  40534c:	ldr	x0, [sp, #40]
  405350:	bl	404f68 <readlinkat@plt+0x2288>
  405354:	cmp	w0, #0x0
  405358:	b.gt	4058f8 <readlinkat@plt+0x2c18>
  40535c:	ldr	x0, [sp, #40]
  405360:	ldr	x3, [x0, #16]
  405364:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405368:	add	x2, x0, #0xa78
  40536c:	mov	w1, #0x0                   	// #0
  405370:	mov	x0, x3
  405374:	bl	411184 <readlinkat@plt+0xe4a4>
  405378:	cmp	w0, #0x0
  40537c:	b.ne	40542c <readlinkat@plt+0x274c>  // b.any
  405380:	str	wzr, [sp, #8300]
  405384:	ldr	x0, [sp, #40]
  405388:	ldr	x3, [x0, #16]
  40538c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405390:	add	x2, x0, #0xa80
  405394:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405398:	add	x1, x0, #0x698
  40539c:	mov	x0, x3
  4053a0:	bl	411a84 <readlinkat@plt+0xeda4>
  4053a4:	str	x0, [sp, #8288]
  4053a8:	ldr	x0, [sp, #8288]
  4053ac:	cmp	x0, #0x0
  4053b0:	b.eq	405400 <readlinkat@plt+0x2720>  // b.none
  4053b4:	add	x0, sp, #0x38
  4053b8:	mov	x2, x0
  4053bc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4053c0:	add	x1, x0, #0xa18
  4053c4:	ldr	x0, [sp, #8288]
  4053c8:	bl	4027c0 <__isoc99_fscanf@plt>
  4053cc:	cmp	w0, #0x1
  4053d0:	b.ne	4053f8 <readlinkat@plt+0x2718>  // b.any
  4053d4:	add	x2, sp, #0x38
  4053d8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4053dc:	add	x1, x0, #0xa98
  4053e0:	mov	x0, x2
  4053e4:	bl	402990 <strcmp@plt>
  4053e8:	cmp	w0, #0x0
  4053ec:	b.ne	4053f8 <readlinkat@plt+0x2718>  // b.any
  4053f0:	mov	w0, #0x1                   	// #1
  4053f4:	str	w0, [sp, #8300]
  4053f8:	ldr	x0, [sp, #8288]
  4053fc:	bl	402740 <fclose@plt>
  405400:	ldr	w0, [sp, #8300]
  405404:	cmp	w0, #0x0
  405408:	cset	w0, eq  // eq = none
  40540c:	and	w0, w0, #0xff
  405410:	mov	w1, w0
  405414:	ldr	x0, [sp, #40]
  405418:	str	w1, [x0, #108]
  40541c:	ldr	x0, [sp, #40]
  405420:	mov	w1, #0x1                   	// #1
  405424:	str	w1, [x0, #104]
  405428:	b	4058f8 <readlinkat@plt+0x2c18>
  40542c:	mov	w0, #0x5853                	// #22611
  405430:	mov	w1, w0
  405434:	mov	w0, #0x1                   	// #1
  405438:	mov	w2, w0
  40543c:	ldr	x0, [sp, #40]
  405440:	bl	404da4 <readlinkat@plt+0x20c4>
  405444:	cmp	w0, #0x0
  405448:	b.eq	405468 <readlinkat@plt+0x2788>  // b.none
  40544c:	ldr	x0, [sp, #40]
  405450:	mov	w1, #0x1                   	// #1
  405454:	str	w1, [x0, #104]
  405458:	ldr	x0, [sp, #40]
  40545c:	mov	w1, #0x2                   	// #2
  405460:	str	w1, [x0, #108]
  405464:	b	4058f8 <readlinkat@plt+0x2c18>
  405468:	mov	w0, #0x15ad                	// #5549
  40546c:	mov	w1, w0
  405470:	mov	w0, #0x710                 	// #1808
  405474:	mov	w2, w0
  405478:	ldr	x0, [sp, #40]
  40547c:	bl	404da4 <readlinkat@plt+0x20c4>
  405480:	cmp	w0, #0x0
  405484:	b.eq	4054a4 <readlinkat@plt+0x27c4>  // b.none
  405488:	ldr	x0, [sp, #40]
  40548c:	mov	w1, #0x4                   	// #4
  405490:	str	w1, [x0, #104]
  405494:	ldr	x0, [sp, #40]
  405498:	mov	w1, #0x2                   	// #2
  40549c:	str	w1, [x0, #108]
  4054a0:	b	4058f8 <readlinkat@plt+0x2c18>
  4054a4:	mov	w0, #0x80ee                	// #33006
  4054a8:	mov	w1, w0
  4054ac:	mov	w0, #0xbeef                	// #48879
  4054b0:	mov	w2, w0
  4054b4:	ldr	x0, [sp, #40]
  4054b8:	bl	404da4 <readlinkat@plt+0x20c4>
  4054bc:	cmp	w0, #0x0
  4054c0:	b.eq	4054e0 <readlinkat@plt+0x2800>  // b.none
  4054c4:	ldr	x0, [sp, #40]
  4054c8:	mov	w1, #0xb                   	// #11
  4054cc:	str	w1, [x0, #104]
  4054d0:	ldr	x0, [sp, #40]
  4054d4:	mov	w1, #0x2                   	// #2
  4054d8:	str	w1, [x0, #108]
  4054dc:	b	4058f8 <readlinkat@plt+0x2c18>
  4054e0:	ldr	x0, [sp, #40]
  4054e4:	ldr	x3, [x0, #16]
  4054e8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4054ec:	add	x2, x0, #0x918
  4054f0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4054f4:	add	x1, x0, #0x698
  4054f8:	mov	x0, x3
  4054fc:	bl	411a84 <readlinkat@plt+0xeda4>
  405500:	str	x0, [sp, #8288]
  405504:	ldr	x0, [sp, #8288]
  405508:	cmp	x0, #0x0
  40550c:	b.eq	4056cc <readlinkat@plt+0x29ec>  // b.none
  405510:	ldr	x0, [sp, #40]
  405514:	mov	w1, #0x5                   	// #5
  405518:	str	w1, [x0, #104]
  40551c:	ldr	x0, [sp, #40]
  405520:	adrp	x1, 414000 <readlinkat@plt+0x11320>
  405524:	add	x1, x1, #0xaa8
  405528:	str	x1, [x0, #96]
  40552c:	ldr	x0, [sp, #40]
  405530:	mov	w1, #0x2                   	// #2
  405534:	str	w1, [x0, #108]
  405538:	b	4056a8 <readlinkat@plt+0x29c8>
  40553c:	add	x2, sp, #0x38
  405540:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405544:	add	x1, x0, #0xab0
  405548:	mov	x0, x2
  40554c:	bl	402b10 <strstr@plt>
  405550:	cmp	x0, #0x0
  405554:	b.eq	40569c <readlinkat@plt+0x29bc>  // b.none
  405558:	add	x2, sp, #0x38
  40555c:	adrp	x0, 413000 <readlinkat@plt+0x10320>
  405560:	add	x1, x0, #0xfe8
  405564:	mov	x0, x2
  405568:	bl	402b10 <strstr@plt>
  40556c:	cmp	x0, #0x0
  405570:	b.ne	405584 <readlinkat@plt+0x28a4>  // b.any
  405574:	ldr	x0, [sp, #40]
  405578:	mov	w1, #0x5                   	// #5
  40557c:	str	w1, [x0, #104]
  405580:	b	405590 <readlinkat@plt+0x28b0>
  405584:	ldr	x0, [sp, #40]
  405588:	mov	w1, #0x2                   	// #2
  40558c:	str	w1, [x0, #104]
  405590:	add	x0, sp, #0x38
  405594:	mov	w1, #0x3a                  	// #58
  405598:	bl	402a70 <strchr@plt>
  40559c:	str	x0, [sp, #8272]
  4055a0:	ldr	x0, [sp, #8272]
  4055a4:	cmp	x0, #0x0
  4055a8:	b.eq	4056a4 <readlinkat@plt+0x29c4>  // b.none
  4055ac:	ldr	x0, [sp, #8272]
  4055b0:	add	x0, x0, #0x1
  4055b4:	add	x3, sp, #0x2, lsl #12
  4055b8:	add	x3, x3, #0x40
  4055bc:	mov	x2, x0
  4055c0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4055c4:	add	x1, x0, #0xac8
  4055c8:	mov	x0, x3
  4055cc:	bl	403604 <readlinkat@plt+0x924>
  4055d0:	b	4055e0 <readlinkat@plt+0x2900>
  4055d4:	ldr	x0, [sp, #8256]
  4055d8:	add	x0, x0, #0x1
  4055dc:	str	x0, [sp, #8256]
  4055e0:	ldr	x0, [sp, #8256]
  4055e4:	ldrsb	w0, [x0]
  4055e8:	cmp	w0, #0x20
  4055ec:	b.eq	4055d4 <readlinkat@plt+0x28f4>  // b.none
  4055f0:	ldr	x1, [sp, #8256]
  4055f4:	ldr	x0, [sp, #40]
  4055f8:	str	x1, [x0, #96]
  4055fc:	ldr	x19, [sp, #8256]
  405600:	ldr	x0, [sp, #8256]
  405604:	bl	4025a0 <strlen@plt>
  405608:	sub	x0, x0, #0x1
  40560c:	add	x0, x19, x0
  405610:	str	x0, [sp, #8256]
  405614:	b	405628 <readlinkat@plt+0x2948>
  405618:	ldr	x0, [sp, #8256]
  40561c:	sub	x1, x0, #0x1
  405620:	str	x1, [sp, #8256]
  405624:	strb	wzr, [x0]
  405628:	ldr	x0, [sp, #8256]
  40562c:	ldrsb	w0, [x0]
  405630:	cmp	w0, #0xa
  405634:	b.eq	405618 <readlinkat@plt+0x2938>  // b.none
  405638:	ldr	x0, [sp, #8256]
  40563c:	ldrsb	w0, [x0]
  405640:	cmp	w0, #0x20
  405644:	b.eq	405618 <readlinkat@plt+0x2938>  // b.none
  405648:	b	405670 <readlinkat@plt+0x2990>
  40564c:	ldr	x19, [sp, #8256]
  405650:	ldr	x0, [sp, #8256]
  405654:	add	x20, x0, #0x1
  405658:	ldr	x0, [sp, #8256]
  40565c:	bl	4025a0 <strlen@plt>
  405660:	mov	x2, x0
  405664:	mov	x1, x20
  405668:	mov	x0, x19
  40566c:	bl	402570 <memmove@plt>
  405670:	ldr	x0, [sp, #40]
  405674:	ldr	x2, [x0, #96]
  405678:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40567c:	add	x1, x0, #0xad0
  405680:	mov	x0, x2
  405684:	bl	402b10 <strstr@plt>
  405688:	str	x0, [sp, #8256]
  40568c:	ldr	x0, [sp, #8256]
  405690:	cmp	x0, #0x0
  405694:	b.ne	40564c <readlinkat@plt+0x296c>  // b.any
  405698:	b	4056c0 <readlinkat@plt+0x29e0>
  40569c:	nop
  4056a0:	b	4056a8 <readlinkat@plt+0x29c8>
  4056a4:	nop
  4056a8:	add	x0, sp, #0x38
  4056ac:	ldr	x2, [sp, #8288]
  4056b0:	mov	w1, #0x2000                	// #8192
  4056b4:	bl	402c80 <fgets@plt>
  4056b8:	cmp	x0, #0x0
  4056bc:	b.ne	40553c <readlinkat@plt+0x285c>  // b.any
  4056c0:	ldr	x0, [sp, #8288]
  4056c4:	bl	402740 <fclose@plt>
  4056c8:	b	4058f8 <readlinkat@plt+0x2c18>
  4056cc:	ldr	x0, [sp, #40]
  4056d0:	ldr	x3, [x0, #16]
  4056d4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4056d8:	add	x2, x0, #0xad8
  4056dc:	mov	w1, #0x0                   	// #0
  4056e0:	mov	x0, x3
  4056e4:	bl	411184 <readlinkat@plt+0xe4a4>
  4056e8:	cmp	w0, #0x0
  4056ec:	b.ne	405730 <readlinkat@plt+0x2a50>  // b.any
  4056f0:	ldr	x0, [sp, #40]
  4056f4:	ldr	x3, [x0, #16]
  4056f8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4056fc:	add	x2, x0, #0xae0
  405700:	mov	w1, #0x0                   	// #0
  405704:	mov	x0, x3
  405708:	bl	411184 <readlinkat@plt+0xe4a4>
  40570c:	cmp	w0, #0x0
  405710:	b.eq	405730 <readlinkat@plt+0x2a50>  // b.none
  405714:	ldr	x0, [sp, #40]
  405718:	mov	w1, #0xa                   	// #10
  40571c:	str	w1, [x0, #104]
  405720:	ldr	x0, [sp, #40]
  405724:	mov	w1, #0x3                   	// #3
  405728:	str	w1, [x0, #108]
  40572c:	b	4058f8 <readlinkat@plt+0x2c18>
  405730:	ldr	x0, [sp, #40]
  405734:	ldr	x0, [x0, #32]
  405738:	cmp	x0, #0x0
  40573c:	b.eq	40579c <readlinkat@plt+0x2abc>  // b.none
  405740:	ldr	x0, [sp, #40]
  405744:	ldr	x2, [x0, #32]
  405748:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40574c:	add	x1, x0, #0xae8
  405750:	mov	x0, x2
  405754:	bl	402990 <strcmp@plt>
  405758:	cmp	w0, #0x0
  40575c:	b.eq	405780 <readlinkat@plt+0x2aa0>  // b.none
  405760:	ldr	x0, [sp, #40]
  405764:	ldr	x2, [x0, #32]
  405768:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40576c:	add	x1, x0, #0xaf8
  405770:	mov	x0, x2
  405774:	bl	402990 <strcmp@plt>
  405778:	cmp	w0, #0x0
  40577c:	b.ne	40579c <readlinkat@plt+0x2abc>  // b.any
  405780:	ldr	x0, [sp, #40]
  405784:	mov	w1, #0x5                   	// #5
  405788:	str	w1, [x0, #104]
  40578c:	ldr	x0, [sp, #40]
  405790:	mov	w1, #0x2                   	// #2
  405794:	str	w1, [x0, #108]
  405798:	b	4058f8 <readlinkat@plt+0x2c18>
  40579c:	ldr	x0, [sp, #40]
  4057a0:	ldr	x0, [x0, #64]
  4057a4:	cmp	x0, #0x0
  4057a8:	b.eq	4057e8 <readlinkat@plt+0x2b08>  // b.none
  4057ac:	ldr	x0, [sp, #40]
  4057b0:	ldr	x2, [x0, #64]
  4057b4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4057b8:	add	x1, x0, #0xb08
  4057bc:	mov	x0, x2
  4057c0:	bl	402b10 <strstr@plt>
  4057c4:	cmp	x0, #0x0
  4057c8:	b.eq	4057e8 <readlinkat@plt+0x2b08>  // b.none
  4057cc:	ldr	x0, [sp, #40]
  4057d0:	mov	w1, #0x7                   	// #7
  4057d4:	str	w1, [x0, #104]
  4057d8:	ldr	x0, [sp, #40]
  4057dc:	mov	w1, #0x1                   	// #1
  4057e0:	str	w1, [x0, #108]
  4057e4:	b	4058f8 <readlinkat@plt+0x2c18>
  4057e8:	ldr	x0, [sp, #40]
  4057ec:	ldr	x3, [x0, #16]
  4057f0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4057f4:	add	x2, x0, #0xb10
  4057f8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4057fc:	add	x1, x0, #0x698
  405800:	mov	x0, x3
  405804:	bl	411a84 <readlinkat@plt+0xeda4>
  405808:	str	x0, [sp, #8288]
  40580c:	ldr	x0, [sp, #8288]
  405810:	cmp	x0, #0x0
  405814:	b.eq	4058f8 <readlinkat@plt+0x2c18>  // b.none
  405818:	str	xzr, [sp, #8248]
  40581c:	b	405848 <readlinkat@plt+0x2b68>
  405820:	add	x0, sp, #0x2, lsl #12
  405824:	add	x0, x0, #0x38
  405828:	add	x3, sp, #0x38
  40582c:	mov	x2, x0
  405830:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405834:	add	x1, x0, #0xb20
  405838:	mov	x0, x3
  40583c:	bl	403a64 <readlinkat@plt+0xd84>
  405840:	cmp	w0, #0x0
  405844:	b.ne	405864 <readlinkat@plt+0x2b84>  // b.any
  405848:	add	x0, sp, #0x38
  40584c:	ldr	x2, [sp, #8288]
  405850:	mov	w1, #0x2000                	// #8192
  405854:	bl	402c80 <fgets@plt>
  405858:	cmp	x0, #0x0
  40585c:	b.ne	405820 <readlinkat@plt+0x2b40>  // b.any
  405860:	b	405868 <readlinkat@plt+0x2b88>
  405864:	nop
  405868:	ldr	x0, [sp, #8288]
  40586c:	bl	402740 <fclose@plt>
  405870:	ldr	x0, [sp, #8248]
  405874:	cmp	x0, #0x0
  405878:	b.eq	4058f8 <readlinkat@plt+0x2c18>  // b.none
  40587c:	ldr	x0, [sp, #8248]
  405880:	str	x0, [sp, #8280]
  405884:	b	405894 <readlinkat@plt+0x2bb4>
  405888:	ldr	x0, [sp, #8248]
  40588c:	add	x0, x0, #0x1
  405890:	str	x0, [sp, #8248]
  405894:	bl	4029b0 <__ctype_b_loc@plt>
  405898:	ldr	x1, [x0]
  40589c:	ldr	x0, [sp, #8248]
  4058a0:	ldrsb	w0, [x0]
  4058a4:	sxtb	x0, w0
  4058a8:	lsl	x0, x0, #1
  4058ac:	add	x0, x1, x0
  4058b0:	ldrh	w0, [x0]
  4058b4:	and	w0, w0, #0x800
  4058b8:	cmp	w0, #0x0
  4058bc:	b.ne	405888 <readlinkat@plt+0x2ba8>  // b.any
  4058c0:	ldr	x0, [sp, #8248]
  4058c4:	ldrsb	w0, [x0]
  4058c8:	cmp	w0, #0x0
  4058cc:	b.ne	4058e8 <readlinkat@plt+0x2c08>  // b.any
  4058d0:	ldr	x0, [sp, #40]
  4058d4:	mov	w1, #0x6                   	// #6
  4058d8:	str	w1, [x0, #104]
  4058dc:	ldr	x0, [sp, #40]
  4058e0:	mov	w1, #0x3                   	// #3
  4058e4:	str	w1, [x0, #108]
  4058e8:	ldr	x0, [sp, #8280]
  4058ec:	bl	4029f0 <free@plt>
  4058f0:	b	4058f8 <readlinkat@plt+0x2c18>
  4058f4:	nop
  4058f8:	ldp	x19, x20, [sp, #16]
  4058fc:	ldp	x29, x30, [sp]
  405900:	mov	x12, #0x2070                	// #8304
  405904:	add	sp, sp, x12
  405908:	ret
  40590c:	stp	x29, x30, [sp, #-64]!
  405910:	mov	x29, sp
  405914:	str	x0, [sp, #40]
  405918:	str	x1, [sp, #32]
  40591c:	str	x2, [sp, #24]
  405920:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405924:	add	x0, x0, #0x764
  405928:	ldr	w0, [x0]
  40592c:	sxtw	x0, w0
  405930:	add	x0, x0, #0x3f
  405934:	lsr	x0, x0, #6
  405938:	lsl	x0, x0, #3
  40593c:	str	x0, [sp, #48]
  405940:	ldr	x0, [sp, #40]
  405944:	cmp	x0, #0x0
  405948:	b.ne	405954 <readlinkat@plt+0x2c74>  // b.any
  40594c:	mov	w0, #0xffffffff            	// #-1
  405950:	b	405a0c <readlinkat@plt+0x2d2c>
  405954:	str	wzr, [sp, #60]
  405958:	b	405994 <readlinkat@plt+0x2cb4>
  40595c:	ldrsw	x0, [sp, #60]
  405960:	lsl	x0, x0, #3
  405964:	ldr	x1, [sp, #40]
  405968:	add	x0, x1, x0
  40596c:	ldr	x0, [x0]
  405970:	ldr	x2, [sp, #48]
  405974:	mov	x1, x0
  405978:	ldr	x0, [sp, #24]
  40597c:	bl	402960 <memcmp@plt>
  405980:	cmp	w0, #0x0
  405984:	b.eq	4059ac <readlinkat@plt+0x2ccc>  // b.none
  405988:	ldr	w0, [sp, #60]
  40598c:	add	w0, w0, #0x1
  405990:	str	w0, [sp, #60]
  405994:	ldr	x0, [sp, #32]
  405998:	ldr	w0, [x0]
  40599c:	ldr	w1, [sp, #60]
  4059a0:	cmp	w1, w0
  4059a4:	b.lt	40595c <readlinkat@plt+0x2c7c>  // b.tstop
  4059a8:	b	4059b0 <readlinkat@plt+0x2cd0>
  4059ac:	nop
  4059b0:	ldr	x0, [sp, #32]
  4059b4:	ldr	w0, [x0]
  4059b8:	ldr	w1, [sp, #60]
  4059bc:	cmp	w1, w0
  4059c0:	b.ne	405a00 <readlinkat@plt+0x2d20>  // b.any
  4059c4:	ldr	x0, [sp, #32]
  4059c8:	ldr	w0, [x0]
  4059cc:	sxtw	x0, w0
  4059d0:	lsl	x0, x0, #3
  4059d4:	ldr	x1, [sp, #40]
  4059d8:	add	x0, x1, x0
  4059dc:	ldr	x1, [sp, #24]
  4059e0:	str	x1, [x0]
  4059e4:	ldr	x0, [sp, #32]
  4059e8:	ldr	w0, [x0]
  4059ec:	add	w1, w0, #0x1
  4059f0:	ldr	x0, [sp, #32]
  4059f4:	str	w1, [x0]
  4059f8:	mov	w0, #0x0                   	// #0
  4059fc:	b	405a0c <readlinkat@plt+0x2d2c>
  405a00:	ldr	x0, [sp, #24]
  405a04:	bl	4025b0 <__sched_cpufree@plt>
  405a08:	mov	w0, #0x1                   	// #1
  405a0c:	ldp	x29, x30, [sp], #64
  405a10:	ret
  405a14:	stp	x29, x30, [sp, #-128]!
  405a18:	mov	x29, sp
  405a1c:	str	x0, [sp, #24]
  405a20:	str	w1, [sp, #20]
  405a24:	ldr	x0, [sp, #24]
  405a28:	ldr	x1, [x0, #280]
  405a2c:	ldrsw	x0, [sp, #20]
  405a30:	lsl	x0, x0, #2
  405a34:	add	x0, x1, x0
  405a38:	ldr	w0, [x0]
  405a3c:	str	w0, [sp, #100]
  405a40:	ldr	x0, [sp, #24]
  405a44:	ldr	x4, [x0, #8]
  405a48:	ldr	w3, [sp, #100]
  405a4c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405a50:	add	x2, x0, #0xb28
  405a54:	mov	w1, #0x0                   	// #0
  405a58:	mov	x0, x4
  405a5c:	bl	411354 <readlinkat@plt+0xe674>
  405a60:	cmp	w0, #0x0
  405a64:	b.ne	406064 <readlinkat@plt+0x3384>  // b.any
  405a68:	ldr	x0, [sp, #24]
  405a6c:	ldr	x5, [x0, #8]
  405a70:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405a74:	add	x0, x0, #0x764
  405a78:	ldr	w2, [x0]
  405a7c:	add	x1, sp, #0x50
  405a80:	ldr	w4, [sp, #100]
  405a84:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405a88:	add	x3, x0, #0xb28
  405a8c:	mov	x0, x5
  405a90:	bl	41368c <readlinkat@plt+0x109ac>
  405a94:	ldr	x0, [sp, #24]
  405a98:	ldr	x5, [x0, #8]
  405a9c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405aa0:	add	x0, x0, #0x764
  405aa4:	ldr	w2, [x0]
  405aa8:	add	x1, sp, #0x48
  405aac:	ldr	w4, [sp, #100]
  405ab0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405ab4:	add	x3, x0, #0xb48
  405ab8:	mov	x0, x5
  405abc:	bl	41368c <readlinkat@plt+0x109ac>
  405ac0:	ldr	x0, [sp, #24]
  405ac4:	ldr	x5, [x0, #8]
  405ac8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405acc:	add	x0, x0, #0x764
  405ad0:	ldr	w2, [x0]
  405ad4:	add	x1, sp, #0x40
  405ad8:	ldr	w4, [sp, #100]
  405adc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405ae0:	add	x3, x0, #0xb68
  405ae4:	mov	x0, x5
  405ae8:	bl	41368c <readlinkat@plt+0x109ac>
  405aec:	ldr	x0, [sp, #24]
  405af0:	ldr	x5, [x0, #8]
  405af4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405af8:	add	x0, x0, #0x764
  405afc:	ldr	w2, [x0]
  405b00:	add	x1, sp, #0x38
  405b04:	ldr	w4, [sp, #100]
  405b08:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405b0c:	add	x3, x0, #0xb88
  405b10:	mov	x0, x5
  405b14:	bl	41368c <readlinkat@plt+0x109ac>
  405b18:	ldr	x0, [sp, #24]
  405b1c:	ldr	x4, [x0, #8]
  405b20:	add	x1, sp, #0x34
  405b24:	ldr	w3, [sp, #100]
  405b28:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405b2c:	add	x2, x0, #0xba8
  405b30:	mov	x0, x4
  405b34:	bl	412ac4 <readlinkat@plt+0xfde4>
  405b38:	cmp	w0, #0x0
  405b3c:	b.eq	405b48 <readlinkat@plt+0x2e68>  // b.none
  405b40:	mov	w0, #0xffffffff            	// #-1
  405b44:	str	w0, [sp, #52]
  405b48:	ldr	x0, [sp, #24]
  405b4c:	ldr	x4, [x0, #8]
  405b50:	add	x1, sp, #0x30
  405b54:	ldr	w3, [sp, #100]
  405b58:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405b5c:	add	x2, x0, #0xbc0
  405b60:	mov	x0, x4
  405b64:	bl	412ac4 <readlinkat@plt+0xfde4>
  405b68:	cmp	w0, #0x0
  405b6c:	b.eq	405b78 <readlinkat@plt+0x2e98>  // b.none
  405b70:	mov	w0, #0xffffffff            	// #-1
  405b74:	str	w0, [sp, #48]
  405b78:	ldr	x0, [sp, #24]
  405b7c:	ldr	x4, [x0, #8]
  405b80:	add	x1, sp, #0x2c
  405b84:	ldr	w3, [sp, #100]
  405b88:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405b8c:	add	x2, x0, #0xbe8
  405b90:	mov	x0, x4
  405b94:	bl	412ac4 <readlinkat@plt+0xfde4>
  405b98:	cmp	w0, #0x0
  405b9c:	b.eq	405ba8 <readlinkat@plt+0x2ec8>  // b.none
  405ba0:	mov	w0, #0xffffffff            	// #-1
  405ba4:	str	w0, [sp, #44]
  405ba8:	ldr	x0, [sp, #24]
  405bac:	ldr	x4, [x0, #8]
  405bb0:	add	x1, sp, #0x28
  405bb4:	ldr	w3, [sp, #100]
  405bb8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  405bbc:	add	x2, x0, #0xc00
  405bc0:	mov	x0, x4
  405bc4:	bl	412ac4 <readlinkat@plt+0xfde4>
  405bc8:	cmp	w0, #0x0
  405bcc:	b.eq	405bd8 <readlinkat@plt+0x2ef8>  // b.none
  405bd0:	mov	w0, #0xffffffff            	// #-1
  405bd4:	str	w0, [sp, #40]
  405bd8:	ldr	x0, [sp, #24]
  405bdc:	ldr	x0, [x0, #392]
  405be0:	cmp	x0, #0x0
  405be4:	b.ne	405f48 <readlinkat@plt+0x3268>  // b.any
  405be8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  405bec:	add	x0, x0, #0x764
  405bf0:	ldr	w0, [x0]
  405bf4:	sxtw	x0, w0
  405bf8:	add	x0, x0, #0x3f
  405bfc:	lsr	x0, x0, #6
  405c00:	lsl	x0, x0, #3
  405c04:	str	x0, [sp, #88]
  405c08:	ldr	x0, [sp, #80]
  405c0c:	mov	x1, x0
  405c10:	ldr	x0, [sp, #88]
  405c14:	bl	402aa0 <__sched_cpucount@plt>
  405c18:	str	w0, [sp, #104]
  405c1c:	ldr	w0, [sp, #104]
  405c20:	cmp	w0, #0x0
  405c24:	b.ne	405c30 <readlinkat@plt+0x2f50>  // b.any
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	str	w0, [sp, #104]
  405c30:	ldr	x0, [sp, #72]
  405c34:	mov	x1, x0
  405c38:	ldr	x0, [sp, #88]
  405c3c:	bl	402aa0 <__sched_cpucount@plt>
  405c40:	mov	w1, w0
  405c44:	ldr	w0, [sp, #104]
  405c48:	sdiv	w0, w1, w0
  405c4c:	str	w0, [sp, #108]
  405c50:	ldr	w0, [sp, #108]
  405c54:	cmp	w0, #0x0
  405c58:	b.ne	405c64 <readlinkat@plt+0x2f84>  // b.any
  405c5c:	mov	w0, #0x1                   	// #1
  405c60:	str	w0, [sp, #108]
  405c64:	ldr	x0, [sp, #24]
  405c68:	ldr	w1, [x0, #208]
  405c6c:	ldr	w0, [sp, #104]
  405c70:	sdiv	w1, w1, w0
  405c74:	ldr	w0, [sp, #108]
  405c78:	sdiv	w0, w1, w0
  405c7c:	str	w0, [sp, #112]
  405c80:	ldr	w0, [sp, #112]
  405c84:	cmp	w0, #0x0
  405c88:	b.ne	405c94 <readlinkat@plt+0x2fb4>  // b.any
  405c8c:	mov	w0, #0x1                   	// #1
  405c90:	str	w0, [sp, #112]
  405c94:	ldr	x0, [sp, #24]
  405c98:	ldr	w1, [x0, #208]
  405c9c:	ldr	w0, [sp, #104]
  405ca0:	sdiv	w1, w1, w0
  405ca4:	ldr	w0, [sp, #108]
  405ca8:	sdiv	w1, w1, w0
  405cac:	ldr	w0, [sp, #112]
  405cb0:	sdiv	w0, w1, w0
  405cb4:	str	w0, [sp, #116]
  405cb8:	ldr	w0, [sp, #116]
  405cbc:	cmp	w0, #0x0
  405cc0:	b.ne	405ccc <readlinkat@plt+0x2fec>  // b.any
  405cc4:	mov	w0, #0x1                   	// #1
  405cc8:	str	w0, [sp, #116]
  405ccc:	ldr	x0, [sp, #24]
  405cd0:	ldr	w1, [x0, #208]
  405cd4:	ldr	w0, [sp, #116]
  405cd8:	sdiv	w1, w1, w0
  405cdc:	ldr	w0, [sp, #104]
  405ce0:	sdiv	w1, w1, w0
  405ce4:	ldr	w0, [sp, #108]
  405ce8:	sdiv	w1, w1, w0
  405cec:	ldr	w0, [sp, #112]
  405cf0:	sdiv	w0, w1, w0
  405cf4:	str	w0, [sp, #120]
  405cf8:	ldr	w0, [sp, #120]
  405cfc:	cmp	w0, #0x0
  405d00:	b.ne	405d0c <readlinkat@plt+0x302c>  // b.any
  405d04:	mov	w0, #0x1                   	// #1
  405d08:	str	w0, [sp, #120]
  405d0c:	ldr	x0, [sp, #24]
  405d10:	ldr	w0, [x0, #232]
  405d14:	cmp	w0, #0x0
  405d18:	b.ne	405d48 <readlinkat@plt+0x3068>  // b.any
  405d1c:	ldr	w1, [sp, #120]
  405d20:	ldr	w0, [sp, #116]
  405d24:	mul	w1, w1, w0
  405d28:	ldr	w0, [sp, #112]
  405d2c:	mul	w1, w1, w0
  405d30:	ldr	w0, [sp, #108]
  405d34:	mul	w1, w1, w0
  405d38:	ldr	w0, [sp, #104]
  405d3c:	mul	w1, w1, w0
  405d40:	ldr	x0, [sp, #24]
  405d44:	str	w1, [x0, #232]
  405d48:	ldr	x0, [sp, #24]
  405d4c:	ldr	w0, [x0, #204]
  405d50:	sxtw	x0, w0
  405d54:	mov	x1, #0x8                   	// #8
  405d58:	bl	403534 <readlinkat@plt+0x854>
  405d5c:	mov	x1, x0
  405d60:	ldr	x0, [sp, #24]
  405d64:	str	x1, [x0, #392]
  405d68:	ldr	x0, [sp, #24]
  405d6c:	ldr	w0, [x0, #204]
  405d70:	sxtw	x0, w0
  405d74:	mov	x1, #0x8                   	// #8
  405d78:	bl	403534 <readlinkat@plt+0x854>
  405d7c:	mov	x1, x0
  405d80:	ldr	x0, [sp, #24]
  405d84:	str	x1, [x0, #368]
  405d88:	ldr	x0, [sp, #24]
  405d8c:	ldr	w0, [x0, #204]
  405d90:	sxtw	x0, w0
  405d94:	mov	x1, #0x4                   	// #4
  405d98:	bl	403534 <readlinkat@plt+0x854>
  405d9c:	mov	x1, x0
  405da0:	ldr	x0, [sp, #24]
  405da4:	str	x1, [x0, #400]
  405da8:	ldr	x0, [sp, #24]
  405dac:	ldr	w0, [x0, #204]
  405db0:	sxtw	x0, w0
  405db4:	mov	x1, #0x4                   	// #4
  405db8:	bl	403534 <readlinkat@plt+0x854>
  405dbc:	mov	x1, x0
  405dc0:	ldr	x0, [sp, #24]
  405dc4:	str	x1, [x0, #376]
  405dc8:	str	wzr, [sp, #124]
  405dcc:	b	405e14 <readlinkat@plt+0x3134>
  405dd0:	ldr	x0, [sp, #24]
  405dd4:	ldr	x1, [x0, #376]
  405dd8:	ldrsw	x0, [sp, #124]
  405ddc:	lsl	x0, x0, #2
  405de0:	add	x0, x1, x0
  405de4:	mov	w1, #0xffffffff            	// #-1
  405de8:	str	w1, [x0]
  405dec:	ldr	x1, [sp, #24]
  405df0:	ldr	x2, [x1, #400]
  405df4:	ldrsw	x1, [sp, #124]
  405df8:	lsl	x1, x1, #2
  405dfc:	add	x1, x2, x1
  405e00:	ldr	w0, [x0]
  405e04:	str	w0, [x1]
  405e08:	ldr	w0, [sp, #124]
  405e0c:	add	w0, w0, #0x1
  405e10:	str	w0, [sp, #124]
  405e14:	ldr	x0, [sp, #24]
  405e18:	ldr	w0, [x0, #204]
  405e1c:	ldr	w1, [sp, #124]
  405e20:	cmp	w1, w0
  405e24:	b.lt	405dd0 <readlinkat@plt+0x30f0>  // b.tstop
  405e28:	ldr	x0, [sp, #64]
  405e2c:	cmp	x0, #0x0
  405e30:	b.eq	405eb8 <readlinkat@plt+0x31d8>  // b.none
  405e34:	ldr	x0, [sp, #24]
  405e38:	ldr	w0, [x0, #204]
  405e3c:	sxtw	x0, w0
  405e40:	mov	x1, #0x8                   	// #8
  405e44:	bl	403534 <readlinkat@plt+0x854>
  405e48:	mov	x1, x0
  405e4c:	ldr	x0, [sp, #24]
  405e50:	str	x1, [x0, #344]
  405e54:	ldr	x0, [sp, #24]
  405e58:	ldr	w0, [x0, #204]
  405e5c:	sxtw	x0, w0
  405e60:	mov	x1, #0x4                   	// #4
  405e64:	bl	403534 <readlinkat@plt+0x854>
  405e68:	mov	x1, x0
  405e6c:	ldr	x0, [sp, #24]
  405e70:	str	x1, [x0, #352]
  405e74:	str	wzr, [sp, #124]
  405e78:	b	405ea4 <readlinkat@plt+0x31c4>
  405e7c:	ldr	x0, [sp, #24]
  405e80:	ldr	x1, [x0, #352]
  405e84:	ldrsw	x0, [sp, #124]
  405e88:	lsl	x0, x0, #2
  405e8c:	add	x0, x1, x0
  405e90:	mov	w1, #0xffffffff            	// #-1
  405e94:	str	w1, [x0]
  405e98:	ldr	w0, [sp, #124]
  405e9c:	add	w0, w0, #0x1
  405ea0:	str	w0, [sp, #124]
  405ea4:	ldr	x0, [sp, #24]
  405ea8:	ldr	w0, [x0, #204]
  405eac:	ldr	w1, [sp, #124]
  405eb0:	cmp	w1, w0
  405eb4:	b.lt	405e7c <readlinkat@plt+0x319c>  // b.tstop
  405eb8:	ldr	x0, [sp, #56]
  405ebc:	cmp	x0, #0x0
  405ec0:	b.eq	405f48 <readlinkat@plt+0x3268>  // b.none
  405ec4:	ldr	x0, [sp, #24]
  405ec8:	ldr	w0, [x0, #204]
  405ecc:	sxtw	x0, w0
  405ed0:	mov	x1, #0x8                   	// #8
  405ed4:	bl	403534 <readlinkat@plt+0x854>
  405ed8:	mov	x1, x0
  405edc:	ldr	x0, [sp, #24]
  405ee0:	str	x1, [x0, #320]
  405ee4:	ldr	x0, [sp, #24]
  405ee8:	ldr	w0, [x0, #204]
  405eec:	sxtw	x0, w0
  405ef0:	mov	x1, #0x4                   	// #4
  405ef4:	bl	403534 <readlinkat@plt+0x854>
  405ef8:	mov	x1, x0
  405efc:	ldr	x0, [sp, #24]
  405f00:	str	x1, [x0, #328]
  405f04:	str	wzr, [sp, #124]
  405f08:	b	405f34 <readlinkat@plt+0x3254>
  405f0c:	ldr	x0, [sp, #24]
  405f10:	ldr	x1, [x0, #328]
  405f14:	ldrsw	x0, [sp, #124]
  405f18:	lsl	x0, x0, #2
  405f1c:	add	x0, x1, x0
  405f20:	mov	w1, #0xffffffff            	// #-1
  405f24:	str	w1, [x0]
  405f28:	ldr	w0, [sp, #124]
  405f2c:	add	w0, w0, #0x1
  405f30:	str	w0, [sp, #124]
  405f34:	ldr	x0, [sp, #24]
  405f38:	ldr	w0, [x0, #204]
  405f3c:	ldr	w1, [sp, #124]
  405f40:	cmp	w1, w0
  405f44:	b.lt	405f0c <readlinkat@plt+0x322c>  // b.tstop
  405f48:	ldr	x0, [sp, #24]
  405f4c:	ldr	x3, [x0, #368]
  405f50:	ldr	x0, [sp, #24]
  405f54:	add	x0, x0, #0x168
  405f58:	ldr	x1, [sp, #72]
  405f5c:	mov	x2, x1
  405f60:	mov	x1, x0
  405f64:	mov	x0, x3
  405f68:	bl	40590c <readlinkat@plt+0x2c2c>
  405f6c:	ldr	x0, [sp, #24]
  405f70:	ldr	x1, [x0, #400]
  405f74:	ldrsw	x0, [sp, #20]
  405f78:	lsl	x0, x0, #2
  405f7c:	add	x0, x1, x0
  405f80:	ldr	w1, [sp, #52]
  405f84:	str	w1, [x0]
  405f88:	ldr	x0, [sp, #24]
  405f8c:	ldr	x3, [x0, #392]
  405f90:	ldr	x0, [sp, #24]
  405f94:	add	x0, x0, #0x180
  405f98:	ldr	x1, [sp, #80]
  405f9c:	mov	x2, x1
  405fa0:	mov	x1, x0
  405fa4:	mov	x0, x3
  405fa8:	bl	40590c <readlinkat@plt+0x2c2c>
  405fac:	ldr	x0, [sp, #24]
  405fb0:	ldr	x1, [x0, #376]
  405fb4:	ldrsw	x0, [sp, #20]
  405fb8:	lsl	x0, x0, #2
  405fbc:	add	x0, x1, x0
  405fc0:	ldr	w1, [sp, #48]
  405fc4:	str	w1, [x0]
  405fc8:	ldr	x0, [sp, #64]
  405fcc:	cmp	x0, #0x0
  405fd0:	b.eq	406014 <readlinkat@plt+0x3334>  // b.none
  405fd4:	ldr	x0, [sp, #24]
  405fd8:	ldr	x3, [x0, #344]
  405fdc:	ldr	x0, [sp, #24]
  405fe0:	add	x0, x0, #0x150
  405fe4:	ldr	x1, [sp, #64]
  405fe8:	mov	x2, x1
  405fec:	mov	x1, x0
  405ff0:	mov	x0, x3
  405ff4:	bl	40590c <readlinkat@plt+0x2c2c>
  405ff8:	ldr	x0, [sp, #24]
  405ffc:	ldr	x1, [x0, #352]
  406000:	ldrsw	x0, [sp, #20]
  406004:	lsl	x0, x0, #2
  406008:	add	x0, x1, x0
  40600c:	ldr	w1, [sp, #44]
  406010:	str	w1, [x0]
  406014:	ldr	x0, [sp, #56]
  406018:	cmp	x0, #0x0
  40601c:	b.eq	406068 <readlinkat@plt+0x3388>  // b.none
  406020:	ldr	x0, [sp, #24]
  406024:	ldr	x3, [x0, #320]
  406028:	ldr	x0, [sp, #24]
  40602c:	add	x0, x0, #0x138
  406030:	ldr	x1, [sp, #56]
  406034:	mov	x2, x1
  406038:	mov	x1, x0
  40603c:	mov	x0, x3
  406040:	bl	40590c <readlinkat@plt+0x2c2c>
  406044:	ldr	x0, [sp, #24]
  406048:	ldr	x1, [x0, #328]
  40604c:	ldrsw	x0, [sp, #20]
  406050:	lsl	x0, x0, #2
  406054:	add	x0, x1, x0
  406058:	ldr	w1, [sp, #40]
  40605c:	str	w1, [x0]
  406060:	b	406068 <readlinkat@plt+0x3388>
  406064:	nop
  406068:	ldp	x29, x30, [sp], #128
  40606c:	ret
  406070:	stp	x29, x30, [sp, #-112]!
  406074:	mov	x29, sp
  406078:	str	x0, [sp, #24]
  40607c:	str	w1, [sp, #20]
  406080:	ldr	x0, [sp, #24]
  406084:	ldr	x1, [x0, #280]
  406088:	ldrsw	x0, [sp, #20]
  40608c:	lsl	x0, x0, #2
  406090:	add	x0, x1, x0
  406094:	ldr	w0, [x0]
  406098:	str	w0, [sp, #108]
  40609c:	ldr	x0, [sp, #24]
  4060a0:	ldr	w0, [x0, #192]
  4060a4:	cmp	w0, #0x0
  4060a8:	b.lt	406234 <readlinkat@plt+0x3554>  // b.tstop
  4060ac:	ldr	x0, [sp, #24]
  4060b0:	ldr	x4, [x0, #8]
  4060b4:	ldr	w3, [sp, #108]
  4060b8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4060bc:	add	x2, x0, #0xc20
  4060c0:	mov	w1, #0x0                   	// #0
  4060c4:	mov	x0, x4
  4060c8:	bl	411354 <readlinkat@plt+0xe674>
  4060cc:	cmp	w0, #0x0
  4060d0:	b.ne	40623c <readlinkat@plt+0x355c>  // b.any
  4060d4:	ldr	x0, [sp, #24]
  4060d8:	ldr	x0, [x0, #408]
  4060dc:	cmp	x0, #0x0
  4060e0:	b.ne	406104 <readlinkat@plt+0x3424>  // b.any
  4060e4:	ldr	x0, [sp, #24]
  4060e8:	ldr	w0, [x0, #204]
  4060ec:	sxtw	x0, w0
  4060f0:	mov	x1, #0x4                   	// #4
  4060f4:	bl	403534 <readlinkat@plt+0x854>
  4060f8:	mov	x1, x0
  4060fc:	ldr	x0, [sp, #24]
  406100:	str	x1, [x0, #408]
  406104:	ldr	x0, [sp, #24]
  406108:	ldr	x5, [x0, #8]
  40610c:	add	x1, sp, #0x28
  406110:	ldr	w4, [sp, #108]
  406114:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406118:	add	x3, x0, #0xc20
  40611c:	mov	x2, #0x40                  	// #64
  406120:	mov	x0, x5
  406124:	bl	4124a0 <readlinkat@plt+0xf7c0>
  406128:	add	x2, sp, #0x28
  40612c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406130:	add	x1, x0, #0xc38
  406134:	mov	x0, x2
  406138:	bl	402990 <strcmp@plt>
  40613c:	cmp	w0, #0x0
  406140:	b.ne	406164 <readlinkat@plt+0x3484>  // b.any
  406144:	ldr	x0, [sp, #24]
  406148:	ldr	x1, [x0, #408]
  40614c:	ldrsw	x0, [sp, #20]
  406150:	lsl	x0, x0, #2
  406154:	add	x0, x1, x0
  406158:	mov	w1, #0x1                   	// #1
  40615c:	str	w1, [x0]
  406160:	b	406240 <readlinkat@plt+0x3560>
  406164:	add	x2, sp, #0x28
  406168:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40616c:	add	x1, x0, #0xc48
  406170:	mov	x0, x2
  406174:	bl	402990 <strcmp@plt>
  406178:	cmp	w0, #0x0
  40617c:	b.ne	4061a0 <readlinkat@plt+0x34c0>  // b.any
  406180:	ldr	x0, [sp, #24]
  406184:	ldr	x1, [x0, #408]
  406188:	ldrsw	x0, [sp, #20]
  40618c:	lsl	x0, x0, #2
  406190:	add	x0, x1, x0
  406194:	mov	w1, #0x2                   	// #2
  406198:	str	w1, [x0]
  40619c:	b	406240 <readlinkat@plt+0x3560>
  4061a0:	add	x2, sp, #0x28
  4061a4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4061a8:	add	x1, x0, #0xc58
  4061ac:	mov	x0, x2
  4061b0:	bl	402990 <strcmp@plt>
  4061b4:	cmp	w0, #0x0
  4061b8:	b.ne	4061dc <readlinkat@plt+0x34fc>  // b.any
  4061bc:	ldr	x0, [sp, #24]
  4061c0:	ldr	x1, [x0, #408]
  4061c4:	ldrsw	x0, [sp, #20]
  4061c8:	lsl	x0, x0, #2
  4061cc:	add	x0, x1, x0
  4061d0:	mov	w1, #0x3                   	// #3
  4061d4:	str	w1, [x0]
  4061d8:	b	406240 <readlinkat@plt+0x3560>
  4061dc:	add	x2, sp, #0x28
  4061e0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4061e4:	add	x1, x0, #0x100
  4061e8:	mov	x0, x2
  4061ec:	bl	402990 <strcmp@plt>
  4061f0:	cmp	w0, #0x0
  4061f4:	b.ne	406218 <readlinkat@plt+0x3538>  // b.any
  4061f8:	ldr	x0, [sp, #24]
  4061fc:	ldr	x1, [x0, #408]
  406200:	ldrsw	x0, [sp, #20]
  406204:	lsl	x0, x0, #2
  406208:	add	x0, x1, x0
  40620c:	mov	w1, #0x4                   	// #4
  406210:	str	w1, [x0]
  406214:	b	406240 <readlinkat@plt+0x3560>
  406218:	ldr	x0, [sp, #24]
  40621c:	ldr	x1, [x0, #408]
  406220:	ldrsw	x0, [sp, #20]
  406224:	lsl	x0, x0, #2
  406228:	add	x0, x1, x0
  40622c:	str	wzr, [x0]
  406230:	b	406240 <readlinkat@plt+0x3560>
  406234:	nop
  406238:	b	406240 <readlinkat@plt+0x3560>
  40623c:	nop
  406240:	ldp	x29, x30, [sp], #112
  406244:	ret
  406248:	stp	x29, x30, [sp, #-48]!
  40624c:	mov	x29, sp
  406250:	str	x0, [sp, #24]
  406254:	str	w1, [sp, #20]
  406258:	ldr	x0, [sp, #24]
  40625c:	ldr	x1, [x0, #280]
  406260:	ldrsw	x0, [sp, #20]
  406264:	lsl	x0, x0, #2
  406268:	add	x0, x1, x0
  40626c:	ldr	w0, [x0]
  406270:	str	w0, [sp, #44]
  406274:	ldr	x0, [sp, #24]
  406278:	ldr	x4, [x0, #8]
  40627c:	ldr	w3, [sp, #44]
  406280:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406284:	add	x2, x0, #0xc68
  406288:	mov	w1, #0x0                   	// #0
  40628c:	mov	x0, x4
  406290:	bl	411354 <readlinkat@plt+0xe674>
  406294:	cmp	w0, #0x0
  406298:	b.ne	406300 <readlinkat@plt+0x3620>  // b.any
  40629c:	ldr	x0, [sp, #24]
  4062a0:	ldr	x0, [x0, #416]
  4062a4:	cmp	x0, #0x0
  4062a8:	b.ne	4062cc <readlinkat@plt+0x35ec>  // b.any
  4062ac:	ldr	x0, [sp, #24]
  4062b0:	ldr	w0, [x0, #204]
  4062b4:	sxtw	x0, w0
  4062b8:	mov	x1, #0x4                   	// #4
  4062bc:	bl	403534 <readlinkat@plt+0x854>
  4062c0:	mov	x1, x0
  4062c4:	ldr	x0, [sp, #24]
  4062c8:	str	x1, [x0, #416]
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	ldr	x4, [x0, #8]
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	ldr	x1, [x0, #416]
  4062dc:	ldrsw	x0, [sp, #20]
  4062e0:	lsl	x0, x0, #2
  4062e4:	add	x1, x1, x0
  4062e8:	ldr	w3, [sp, #44]
  4062ec:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4062f0:	add	x2, x0, #0xc68
  4062f4:	mov	x0, x4
  4062f8:	bl	412ac4 <readlinkat@plt+0xfde4>
  4062fc:	b	406304 <readlinkat@plt+0x3624>
  406300:	nop
  406304:	ldp	x29, x30, [sp], #48
  406308:	ret
  40630c:	stp	x29, x30, [sp, #-48]!
  406310:	mov	x29, sp
  406314:	str	x0, [sp, #24]
  406318:	str	w1, [sp, #20]
  40631c:	ldr	x0, [sp, #24]
  406320:	ldr	x1, [x0, #280]
  406324:	ldrsw	x0, [sp, #20]
  406328:	lsl	x0, x0, #2
  40632c:	add	x0, x1, x0
  406330:	ldr	w0, [x0]
  406334:	str	w0, [sp, #44]
  406338:	ldr	x0, [sp, #24]
  40633c:	ldr	x4, [x0, #8]
  406340:	ldr	w3, [sp, #44]
  406344:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406348:	add	x2, x0, #0xc78
  40634c:	mov	w1, #0x0                   	// #0
  406350:	mov	x0, x4
  406354:	bl	411354 <readlinkat@plt+0xe674>
  406358:	cmp	w0, #0x0
  40635c:	b.ne	4063c4 <readlinkat@plt+0x36e4>  // b.any
  406360:	ldr	x0, [sp, #24]
  406364:	ldr	x0, [x0, #424]
  406368:	cmp	x0, #0x0
  40636c:	b.ne	406390 <readlinkat@plt+0x36b0>  // b.any
  406370:	ldr	x0, [sp, #24]
  406374:	ldr	w0, [x0, #204]
  406378:	sxtw	x0, w0
  40637c:	mov	x1, #0x4                   	// #4
  406380:	bl	403534 <readlinkat@plt+0x854>
  406384:	mov	x1, x0
  406388:	ldr	x0, [sp, #24]
  40638c:	str	x1, [x0, #424]
  406390:	ldr	x0, [sp, #24]
  406394:	ldr	x4, [x0, #8]
  406398:	ldr	x0, [sp, #24]
  40639c:	ldr	x1, [x0, #424]
  4063a0:	ldrsw	x0, [sp, #20]
  4063a4:	lsl	x0, x0, #2
  4063a8:	add	x1, x1, x0
  4063ac:	ldr	w3, [sp, #44]
  4063b0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4063b4:	add	x2, x0, #0xc78
  4063b8:	mov	x0, x4
  4063bc:	bl	412ac4 <readlinkat@plt+0xfde4>
  4063c0:	b	4063c8 <readlinkat@plt+0x36e8>
  4063c4:	nop
  4063c8:	ldp	x29, x30, [sp], #48
  4063cc:	ret
  4063d0:	stp	x29, x30, [sp, #-80]!
  4063d4:	mov	x29, sp
  4063d8:	str	x0, [sp, #40]
  4063dc:	str	x1, [sp, #32]
  4063e0:	str	x2, [sp, #24]
  4063e4:	str	wzr, [sp, #72]
  4063e8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4063ec:	add	x0, x0, #0x764
  4063f0:	ldr	w0, [x0]
  4063f4:	sxtw	x0, w0
  4063f8:	add	x0, x0, #0x3f
  4063fc:	lsr	x0, x0, #6
  406400:	lsl	x0, x0, #3
  406404:	str	x0, [sp, #64]
  406408:	ldr	x0, [sp, #40]
  40640c:	ldr	x0, [x0, #216]
  406410:	cmp	x0, #0x0
  406414:	b.eq	40651c <readlinkat@plt+0x383c>  // b.none
  406418:	str	wzr, [sp, #76]
  40641c:	b	406508 <readlinkat@plt+0x3828>
  406420:	ldr	x0, [sp, #40]
  406424:	ldr	x1, [x0, #280]
  406428:	ldrsw	x0, [sp, #76]
  40642c:	lsl	x0, x0, #2
  406430:	add	x0, x1, x0
  406434:	ldr	w0, [x0]
  406438:	sxtw	x0, w0
  40643c:	str	x0, [sp, #56]
  406440:	ldr	x0, [sp, #56]
  406444:	lsr	x0, x0, #3
  406448:	ldr	x1, [sp, #64]
  40644c:	cmp	x1, x0
  406450:	b.ls	406494 <readlinkat@plt+0x37b4>  // b.plast
  406454:	ldr	x0, [sp, #40]
  406458:	ldr	x0, [x0, #216]
  40645c:	mov	x1, x0
  406460:	ldr	x0, [sp, #56]
  406464:	lsr	x0, x0, #6
  406468:	lsl	x0, x0, #3
  40646c:	add	x0, x1, x0
  406470:	ldr	x1, [x0]
  406474:	ldr	x0, [sp, #56]
  406478:	and	w0, w0, #0x3f
  40647c:	lsr	x0, x1, x0
  406480:	and	x0, x0, #0x1
  406484:	cmp	x0, #0x0
  406488:	b.eq	406494 <readlinkat@plt+0x37b4>  // b.none
  40648c:	mov	w0, #0x1                   	// #1
  406490:	b	406498 <readlinkat@plt+0x37b8>
  406494:	mov	w0, #0x0                   	// #0
  406498:	cmp	w0, #0x0
  40649c:	b.eq	4064fc <readlinkat@plt+0x381c>  // b.none
  4064a0:	ldr	x0, [sp, #40]
  4064a4:	ldr	x1, [x0, #136]
  4064a8:	ldrsw	x0, [sp, #76]
  4064ac:	lsl	x0, x0, #3
  4064b0:	add	x0, x1, x0
  4064b4:	ldr	x0, [x0]
  4064b8:	cmp	x0, #0x0
  4064bc:	b.eq	4064fc <readlinkat@plt+0x381c>  // b.none
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	ldr	x1, [x0, #136]
  4064c8:	ldrsw	x0, [sp, #76]
  4064cc:	lsl	x0, x0, #3
  4064d0:	add	x0, x1, x0
  4064d4:	ldr	x0, [x0]
  4064d8:	bl	402840 <atof@plt>
  4064dc:	fcvt	s0, d0
  4064e0:	str	s0, [sp, #52]
  4064e4:	ldr	s1, [sp, #52]
  4064e8:	ldr	s0, [sp, #72]
  4064ec:	fcmpe	s1, s0
  4064f0:	b.le	4064fc <readlinkat@plt+0x381c>
  4064f4:	ldr	s0, [sp, #52]
  4064f8:	str	s0, [sp, #72]
  4064fc:	ldr	w0, [sp, #76]
  406500:	add	w0, w0, #0x1
  406504:	str	w0, [sp, #76]
  406508:	ldr	x0, [sp, #40]
  40650c:	ldr	w0, [x0, #204]
  406510:	ldr	w1, [sp, #76]
  406514:	cmp	w1, w0
  406518:	b.lt	406420 <readlinkat@plt+0x3740>  // b.tstop
  40651c:	ldr	s0, [sp, #72]
  406520:	fcvt	d0, s0
  406524:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406528:	add	x2, x0, #0xc88
  40652c:	ldr	x1, [sp, #24]
  406530:	ldr	x0, [sp, #32]
  406534:	bl	402700 <snprintf@plt>
  406538:	ldr	x0, [sp, #32]
  40653c:	ldp	x29, x30, [sp], #80
  406540:	ret
  406544:	stp	x29, x30, [sp, #-80]!
  406548:	mov	x29, sp
  40654c:	str	x0, [sp, #40]
  406550:	str	x1, [sp, #32]
  406554:	str	x2, [sp, #24]
  406558:	fmov	s0, #-1.000000000000000000e+00
  40655c:	str	s0, [sp, #72]
  406560:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  406564:	add	x0, x0, #0x764
  406568:	ldr	w0, [x0]
  40656c:	sxtw	x0, w0
  406570:	add	x0, x0, #0x3f
  406574:	lsr	x0, x0, #6
  406578:	lsl	x0, x0, #3
  40657c:	str	x0, [sp, #64]
  406580:	ldr	x0, [sp, #40]
  406584:	ldr	x0, [x0, #216]
  406588:	cmp	x0, #0x0
  40658c:	b.eq	4066a0 <readlinkat@plt+0x39c0>  // b.none
  406590:	str	wzr, [sp, #76]
  406594:	b	40668c <readlinkat@plt+0x39ac>
  406598:	ldr	x0, [sp, #40]
  40659c:	ldr	x1, [x0, #280]
  4065a0:	ldrsw	x0, [sp, #76]
  4065a4:	lsl	x0, x0, #2
  4065a8:	add	x0, x1, x0
  4065ac:	ldr	w0, [x0]
  4065b0:	sxtw	x0, w0
  4065b4:	str	x0, [sp, #56]
  4065b8:	ldr	x0, [sp, #56]
  4065bc:	lsr	x0, x0, #3
  4065c0:	ldr	x1, [sp, #64]
  4065c4:	cmp	x1, x0
  4065c8:	b.ls	40660c <readlinkat@plt+0x392c>  // b.plast
  4065cc:	ldr	x0, [sp, #40]
  4065d0:	ldr	x0, [x0, #216]
  4065d4:	mov	x1, x0
  4065d8:	ldr	x0, [sp, #56]
  4065dc:	lsr	x0, x0, #6
  4065e0:	lsl	x0, x0, #3
  4065e4:	add	x0, x1, x0
  4065e8:	ldr	x1, [x0]
  4065ec:	ldr	x0, [sp, #56]
  4065f0:	and	w0, w0, #0x3f
  4065f4:	lsr	x0, x1, x0
  4065f8:	and	x0, x0, #0x1
  4065fc:	cmp	x0, #0x0
  406600:	b.eq	40660c <readlinkat@plt+0x392c>  // b.none
  406604:	mov	w0, #0x1                   	// #1
  406608:	b	406610 <readlinkat@plt+0x3930>
  40660c:	mov	w0, #0x0                   	// #0
  406610:	cmp	w0, #0x0
  406614:	b.eq	406680 <readlinkat@plt+0x39a0>  // b.none
  406618:	ldr	x0, [sp, #40]
  40661c:	ldr	x1, [x0, #144]
  406620:	ldrsw	x0, [sp, #76]
  406624:	lsl	x0, x0, #3
  406628:	add	x0, x1, x0
  40662c:	ldr	x0, [x0]
  406630:	cmp	x0, #0x0
  406634:	b.eq	406680 <readlinkat@plt+0x39a0>  // b.none
  406638:	ldr	x0, [sp, #40]
  40663c:	ldr	x1, [x0, #144]
  406640:	ldrsw	x0, [sp, #76]
  406644:	lsl	x0, x0, #3
  406648:	add	x0, x1, x0
  40664c:	ldr	x0, [x0]
  406650:	bl	402840 <atof@plt>
  406654:	fcvt	s0, d0
  406658:	str	s0, [sp, #52]
  40665c:	ldr	s0, [sp, #72]
  406660:	fcmpe	s0, #0.0
  406664:	b.mi	406678 <readlinkat@plt+0x3998>  // b.first
  406668:	ldr	s1, [sp, #52]
  40666c:	ldr	s0, [sp, #72]
  406670:	fcmpe	s1, s0
  406674:	b.pl	406680 <readlinkat@plt+0x39a0>  // b.nfrst
  406678:	ldr	s0, [sp, #52]
  40667c:	str	s0, [sp, #72]
  406680:	ldr	w0, [sp, #76]
  406684:	add	w0, w0, #0x1
  406688:	str	w0, [sp, #76]
  40668c:	ldr	x0, [sp, #40]
  406690:	ldr	w0, [x0, #204]
  406694:	ldr	w1, [sp, #76]
  406698:	cmp	w1, w0
  40669c:	b.lt	406598 <readlinkat@plt+0x38b8>  // b.tstop
  4066a0:	ldr	s0, [sp, #72]
  4066a4:	fcvt	d0, s0
  4066a8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4066ac:	add	x2, x0, #0xc88
  4066b0:	ldr	x1, [sp, #24]
  4066b4:	ldr	x0, [sp, #32]
  4066b8:	bl	402700 <snprintf@plt>
  4066bc:	ldr	x0, [sp, #32]
  4066c0:	ldp	x29, x30, [sp], #80
  4066c4:	ret
  4066c8:	stp	x29, x30, [sp, #-48]!
  4066cc:	mov	x29, sp
  4066d0:	str	x0, [sp, #24]
  4066d4:	str	w1, [sp, #20]
  4066d8:	ldr	x0, [sp, #24]
  4066dc:	ldr	x1, [x0, #280]
  4066e0:	ldrsw	x0, [sp, #20]
  4066e4:	lsl	x0, x0, #2
  4066e8:	add	x0, x1, x0
  4066ec:	ldr	w0, [x0]
  4066f0:	str	w0, [sp, #44]
  4066f4:	ldr	x0, [sp, #24]
  4066f8:	ldr	x4, [x0, #8]
  4066fc:	add	x1, sp, #0x28
  406700:	ldr	w3, [sp, #44]
  406704:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406708:	add	x2, x0, #0xc90
  40670c:	mov	x0, x4
  406710:	bl	412ac4 <readlinkat@plt+0xfde4>
  406714:	cmp	w0, #0x0
  406718:	b.ne	40678c <readlinkat@plt+0x3aac>  // b.any
  40671c:	ldr	x0, [sp, #24]
  406720:	ldr	x0, [x0, #136]
  406724:	cmp	x0, #0x0
  406728:	b.ne	40674c <readlinkat@plt+0x3a6c>  // b.any
  40672c:	ldr	x0, [sp, #24]
  406730:	ldr	w0, [x0, #204]
  406734:	sxtw	x0, w0
  406738:	mov	x1, #0x8                   	// #8
  40673c:	bl	403534 <readlinkat@plt+0x854>
  406740:	mov	x1, x0
  406744:	ldr	x0, [sp, #24]
  406748:	str	x1, [x0, #136]
  40674c:	ldr	x0, [sp, #24]
  406750:	ldr	x1, [x0, #136]
  406754:	ldrsw	x0, [sp, #20]
  406758:	lsl	x0, x0, #3
  40675c:	add	x2, x1, x0
  406760:	ldr	s0, [sp, #40]
  406764:	scvtf	s0, s0
  406768:	mov	w0, #0x447a0000            	// #1148846080
  40676c:	fmov	s1, w0
  406770:	fdiv	s0, s0, s1
  406774:	fcvt	d0, s0
  406778:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40677c:	add	x1, x0, #0xc88
  406780:	mov	x0, x2
  406784:	bl	403604 <readlinkat@plt+0x924>
  406788:	b	406790 <readlinkat@plt+0x3ab0>
  40678c:	nop
  406790:	ldp	x29, x30, [sp], #48
  406794:	ret
  406798:	stp	x29, x30, [sp, #-48]!
  40679c:	mov	x29, sp
  4067a0:	str	x0, [sp, #24]
  4067a4:	str	w1, [sp, #20]
  4067a8:	ldr	x0, [sp, #24]
  4067ac:	ldr	x1, [x0, #280]
  4067b0:	ldrsw	x0, [sp, #20]
  4067b4:	lsl	x0, x0, #2
  4067b8:	add	x0, x1, x0
  4067bc:	ldr	w0, [x0]
  4067c0:	str	w0, [sp, #44]
  4067c4:	ldr	x0, [sp, #24]
  4067c8:	ldr	x4, [x0, #8]
  4067cc:	add	x1, sp, #0x28
  4067d0:	ldr	w3, [sp, #44]
  4067d4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4067d8:	add	x2, x0, #0xcb0
  4067dc:	mov	x0, x4
  4067e0:	bl	412ac4 <readlinkat@plt+0xfde4>
  4067e4:	cmp	w0, #0x0
  4067e8:	b.ne	40685c <readlinkat@plt+0x3b7c>  // b.any
  4067ec:	ldr	x0, [sp, #24]
  4067f0:	ldr	x0, [x0, #144]
  4067f4:	cmp	x0, #0x0
  4067f8:	b.ne	40681c <readlinkat@plt+0x3b3c>  // b.any
  4067fc:	ldr	x0, [sp, #24]
  406800:	ldr	w0, [x0, #204]
  406804:	sxtw	x0, w0
  406808:	mov	x1, #0x8                   	// #8
  40680c:	bl	403534 <readlinkat@plt+0x854>
  406810:	mov	x1, x0
  406814:	ldr	x0, [sp, #24]
  406818:	str	x1, [x0, #144]
  40681c:	ldr	x0, [sp, #24]
  406820:	ldr	x1, [x0, #144]
  406824:	ldrsw	x0, [sp, #20]
  406828:	lsl	x0, x0, #3
  40682c:	add	x2, x1, x0
  406830:	ldr	s0, [sp, #40]
  406834:	scvtf	s0, s0
  406838:	mov	w0, #0x447a0000            	// #1148846080
  40683c:	fmov	s1, w0
  406840:	fdiv	s0, s0, s1
  406844:	fcvt	d0, s0
  406848:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40684c:	add	x1, x0, #0xc88
  406850:	mov	x0, x2
  406854:	bl	403604 <readlinkat@plt+0x924>
  406858:	b	406860 <readlinkat@plt+0x3b80>
  40685c:	nop
  406860:	ldp	x29, x30, [sp], #48
  406864:	ret
  406868:	stp	x29, x30, [sp, #-48]!
  40686c:	mov	x29, sp
  406870:	str	x0, [sp, #24]
  406874:	str	x1, [sp, #16]
  406878:	ldr	x0, [sp, #24]
  40687c:	str	x0, [sp, #40]
  406880:	ldr	x0, [sp, #16]
  406884:	str	x0, [sp, #32]
  406888:	ldr	x0, [sp, #32]
  40688c:	ldr	x2, [x0]
  406890:	ldr	x0, [sp, #40]
  406894:	ldr	x0, [x0]
  406898:	mov	x1, x0
  40689c:	mov	x0, x2
  4068a0:	bl	402990 <strcmp@plt>
  4068a4:	ldp	x29, x30, [sp], #48
  4068a8:	ret
  4068ac:	stp	x29, x30, [sp, #-320]!
  4068b0:	mov	x29, sp
  4068b4:	str	x0, [sp, #24]
  4068b8:	str	w1, [sp, #20]
  4068bc:	ldr	x0, [sp, #24]
  4068c0:	ldr	x1, [x0, #280]
  4068c4:	ldrsw	x0, [sp, #20]
  4068c8:	lsl	x0, x0, #2
  4068cc:	add	x0, x1, x0
  4068d0:	ldr	w0, [x0]
  4068d4:	str	w0, [sp, #308]
  4068d8:	ldr	x0, [sp, #24]
  4068dc:	ldr	w0, [x0, #236]
  4068e0:	cmp	w0, #0x0
  4068e4:	b.ne	406964 <readlinkat@plt+0x3c84>  // b.any
  4068e8:	b	406900 <readlinkat@plt+0x3c20>
  4068ec:	ldr	x0, [sp, #24]
  4068f0:	ldr	w0, [x0, #236]
  4068f4:	add	w1, w0, #0x1
  4068f8:	ldr	x0, [sp, #24]
  4068fc:	str	w1, [x0, #236]
  406900:	ldr	x0, [sp, #24]
  406904:	ldr	x5, [x0, #8]
  406908:	ldr	x0, [sp, #24]
  40690c:	ldr	w0, [x0, #236]
  406910:	mov	w4, w0
  406914:	ldr	w3, [sp, #308]
  406918:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40691c:	add	x2, x0, #0xcd0
  406920:	mov	w1, #0x0                   	// #0
  406924:	mov	x0, x5
  406928:	bl	411354 <readlinkat@plt+0xe674>
  40692c:	cmp	w0, #0x0
  406930:	b.eq	4068ec <readlinkat@plt+0x3c0c>  // b.none
  406934:	ldr	x0, [sp, #24]
  406938:	ldr	w0, [x0, #236]
  40693c:	cmp	w0, #0x0
  406940:	b.eq	406cdc <readlinkat@plt+0x3ffc>  // b.none
  406944:	ldr	x0, [sp, #24]
  406948:	ldr	w0, [x0, #236]
  40694c:	sxtw	x0, w0
  406950:	mov	x1, #0x50                  	// #80
  406954:	bl	403534 <readlinkat@plt+0x854>
  406958:	mov	x1, x0
  40695c:	ldr	x0, [sp, #24]
  406960:	str	x1, [x0, #240]
  406964:	str	wzr, [sp, #316]
  406968:	b	406cc4 <readlinkat@plt+0x3fe4>
  40696c:	ldr	x0, [sp, #24]
  406970:	ldr	x2, [x0, #240]
  406974:	ldrsw	x1, [sp, #316]
  406978:	mov	x0, x1
  40697c:	lsl	x0, x0, #2
  406980:	add	x0, x0, x1
  406984:	lsl	x0, x0, #4
  406988:	add	x0, x2, x0
  40698c:	str	x0, [sp, #296]
  406990:	ldr	x0, [sp, #24]
  406994:	ldr	x5, [x0, #8]
  406998:	ldr	w4, [sp, #316]
  40699c:	ldr	w3, [sp, #308]
  4069a0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4069a4:	add	x2, x0, #0xcd0
  4069a8:	mov	w1, #0x0                   	// #0
  4069ac:	mov	x0, x5
  4069b0:	bl	411354 <readlinkat@plt+0xe674>
  4069b4:	cmp	w0, #0x0
  4069b8:	b.ne	406cb4 <readlinkat@plt+0x3fd4>  // b.any
  4069bc:	ldr	x0, [sp, #296]
  4069c0:	ldr	x0, [x0]
  4069c4:	cmp	x0, #0x0
  4069c8:	b.ne	406c2c <readlinkat@plt+0x3f4c>  // b.any
  4069cc:	str	wzr, [sp, #312]
  4069d0:	ldr	x0, [sp, #24]
  4069d4:	ldr	x5, [x0, #8]
  4069d8:	ldr	x0, [sp, #296]
  4069dc:	add	x1, x0, #0x8
  4069e0:	ldr	w4, [sp, #316]
  4069e4:	ldr	w3, [sp, #308]
  4069e8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4069ec:	add	x2, x0, #0xce8
  4069f0:	mov	x0, x5
  4069f4:	bl	412318 <readlinkat@plt+0xf638>
  4069f8:	cmp	w0, #0x0
  4069fc:	b.le	406a54 <readlinkat@plt+0x3d74>
  406a00:	ldr	x0, [sp, #296]
  406a04:	ldr	x2, [x0, #8]
  406a08:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406a0c:	add	x1, x0, #0x5f8
  406a10:	mov	x0, x2
  406a14:	bl	402990 <strcmp@plt>
  406a18:	cmp	w0, #0x0
  406a1c:	b.ne	406a2c <readlinkat@plt+0x3d4c>  // b.any
  406a20:	mov	w0, #0x64                  	// #100
  406a24:	str	w0, [sp, #312]
  406a28:	b	406a54 <readlinkat@plt+0x3d74>
  406a2c:	ldr	x0, [sp, #296]
  406a30:	ldr	x2, [x0, #8]
  406a34:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406a38:	add	x1, x0, #0x600
  406a3c:	mov	x0, x2
  406a40:	bl	402990 <strcmp@plt>
  406a44:	cmp	w0, #0x0
  406a48:	b.ne	406a54 <readlinkat@plt+0x3d74>  // b.any
  406a4c:	mov	w0, #0x69                  	// #105
  406a50:	str	w0, [sp, #312]
  406a54:	ldr	x0, [sp, #24]
  406a58:	ldr	x5, [x0, #8]
  406a5c:	ldr	x0, [sp, #296]
  406a60:	add	x1, x0, #0x20
  406a64:	ldr	w4, [sp, #316]
  406a68:	ldr	w3, [sp, #308]
  406a6c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406a70:	add	x2, x0, #0xd08
  406a74:	mov	x0, x5
  406a78:	bl	412ac4 <readlinkat@plt+0xfde4>
  406a7c:	ldr	w0, [sp, #312]
  406a80:	cmp	w0, #0x0
  406a84:	b.eq	406ab4 <readlinkat@plt+0x3dd4>  // b.none
  406a88:	ldr	x0, [sp, #296]
  406a8c:	ldr	w0, [x0, #32]
  406a90:	add	x5, sp, #0x28
  406a94:	ldr	w4, [sp, #312]
  406a98:	mov	w3, w0
  406a9c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406aa0:	add	x2, x0, #0x630
  406aa4:	mov	x1, #0x100                 	// #256
  406aa8:	mov	x0, x5
  406aac:	bl	402700 <snprintf@plt>
  406ab0:	b	406ad8 <readlinkat@plt+0x3df8>
  406ab4:	ldr	x0, [sp, #296]
  406ab8:	ldr	w0, [x0, #32]
  406abc:	add	x4, sp, #0x28
  406ac0:	mov	w3, w0
  406ac4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406ac8:	add	x2, x0, #0x638
  406acc:	mov	x1, #0x100                 	// #256
  406ad0:	mov	x0, x4
  406ad4:	bl	402700 <snprintf@plt>
  406ad8:	add	x0, sp, #0x28
  406adc:	bl	403598 <readlinkat@plt+0x8b8>
  406ae0:	mov	x1, x0
  406ae4:	ldr	x0, [sp, #296]
  406ae8:	str	x1, [x0]
  406aec:	ldr	x0, [sp, #24]
  406af0:	ldr	x5, [x0, #8]
  406af4:	ldr	x0, [sp, #296]
  406af8:	add	x1, x0, #0x30
  406afc:	ldr	w4, [sp, #316]
  406b00:	ldr	w3, [sp, #308]
  406b04:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406b08:	add	x2, x0, #0xd28
  406b0c:	mov	x0, x5
  406b10:	bl	412c04 <readlinkat@plt+0xff24>
  406b14:	ldr	x0, [sp, #24]
  406b18:	ldr	x5, [x0, #8]
  406b1c:	ldr	x0, [sp, #296]
  406b20:	add	x1, x0, #0x34
  406b24:	ldr	w4, [sp, #316]
  406b28:	ldr	w3, [sp, #308]
  406b2c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406b30:	add	x2, x0, #0xd58
  406b34:	mov	x0, x5
  406b38:	bl	412c04 <readlinkat@plt+0xff24>
  406b3c:	ldr	x0, [sp, #24]
  406b40:	ldr	x5, [x0, #8]
  406b44:	ldr	x0, [sp, #296]
  406b48:	add	x1, x0, #0x38
  406b4c:	ldr	w4, [sp, #316]
  406b50:	ldr	w3, [sp, #308]
  406b54:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406b58:	add	x2, x0, #0xd88
  406b5c:	mov	x0, x5
  406b60:	bl	412c04 <readlinkat@plt+0xff24>
  406b64:	ldr	x0, [sp, #24]
  406b68:	ldr	x5, [x0, #8]
  406b6c:	ldr	x0, [sp, #296]
  406b70:	add	x1, x0, #0x3c
  406b74:	ldr	w4, [sp, #316]
  406b78:	ldr	w3, [sp, #308]
  406b7c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406b80:	add	x2, x0, #0xdb0
  406b84:	mov	x0, x5
  406b88:	bl	412c04 <readlinkat@plt+0xff24>
  406b8c:	ldr	x0, [sp, #24]
  406b90:	ldr	x5, [x0, #8]
  406b94:	ldr	x0, [sp, #296]
  406b98:	add	x1, x0, #0x10
  406b9c:	ldr	w4, [sp, #316]
  406ba0:	ldr	w3, [sp, #308]
  406ba4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406ba8:	add	x2, x0, #0xdd8
  406bac:	mov	x0, x5
  406bb0:	bl	412318 <readlinkat@plt+0xf638>
  406bb4:	ldr	x0, [sp, #24]
  406bb8:	ldr	x5, [x0, #8]
  406bbc:	ldr	x0, [sp, #296]
  406bc0:	add	x1, x0, #0x18
  406bc4:	ldr	w4, [sp, #316]
  406bc8:	ldr	w3, [sp, #308]
  406bcc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406bd0:	add	x2, x0, #0xe00
  406bd4:	mov	x0, x5
  406bd8:	bl	412318 <readlinkat@plt+0xf638>
  406bdc:	ldr	x0, [sp, #24]
  406be0:	ldr	x6, [x0, #8]
  406be4:	add	x1, sp, #0x28
  406be8:	ldr	w5, [sp, #316]
  406bec:	ldr	w4, [sp, #308]
  406bf0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406bf4:	add	x3, x0, #0xe28
  406bf8:	mov	x2, #0x100                 	// #256
  406bfc:	mov	x0, x6
  406c00:	bl	4124a0 <readlinkat@plt+0xf7c0>
  406c04:	cmp	w0, #0x0
  406c08:	b.le	406c24 <readlinkat@plt+0x3f44>
  406c0c:	ldr	x0, [sp, #296]
  406c10:	add	x1, x0, #0x28
  406c14:	add	x0, sp, #0x28
  406c18:	mov	x2, #0x0                   	// #0
  406c1c:	bl	40c4d4 <readlinkat@plt+0x97f4>
  406c20:	b	406c2c <readlinkat@plt+0x3f4c>
  406c24:	ldr	x0, [sp, #296]
  406c28:	str	xzr, [x0, #40]
  406c2c:	ldr	x0, [sp, #24]
  406c30:	ldr	x6, [x0, #8]
  406c34:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  406c38:	add	x0, x0, #0x764
  406c3c:	ldr	w2, [x0]
  406c40:	add	x1, sp, #0x20
  406c44:	ldr	w5, [sp, #316]
  406c48:	ldr	w4, [sp, #308]
  406c4c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406c50:	add	x3, x0, #0xe48
  406c54:	mov	x0, x6
  406c58:	bl	41368c <readlinkat@plt+0x109ac>
  406c5c:	ldr	x0, [sp, #296]
  406c60:	ldr	x0, [x0, #72]
  406c64:	cmp	x0, #0x0
  406c68:	b.ne	406c8c <readlinkat@plt+0x3fac>  // b.any
  406c6c:	ldr	x0, [sp, #24]
  406c70:	ldr	w0, [x0, #204]
  406c74:	sxtw	x0, w0
  406c78:	mov	x1, #0x8                   	// #8
  406c7c:	bl	403534 <readlinkat@plt+0x854>
  406c80:	mov	x1, x0
  406c84:	ldr	x0, [sp, #296]
  406c88:	str	x1, [x0, #72]
  406c8c:	ldr	x0, [sp, #296]
  406c90:	ldr	x3, [x0, #72]
  406c94:	ldr	x0, [sp, #296]
  406c98:	add	x0, x0, #0x40
  406c9c:	ldr	x1, [sp, #32]
  406ca0:	mov	x2, x1
  406ca4:	mov	x1, x0
  406ca8:	mov	x0, x3
  406cac:	bl	40590c <readlinkat@plt+0x2c2c>
  406cb0:	b	406cb8 <readlinkat@plt+0x3fd8>
  406cb4:	nop
  406cb8:	ldr	w0, [sp, #316]
  406cbc:	add	w0, w0, #0x1
  406cc0:	str	w0, [sp, #316]
  406cc4:	ldr	x0, [sp, #24]
  406cc8:	ldr	w0, [x0, #236]
  406ccc:	ldr	w1, [sp, #316]
  406cd0:	cmp	w1, w0
  406cd4:	b.lt	40696c <readlinkat@plt+0x3c8c>  // b.tstop
  406cd8:	b	406ce0 <readlinkat@plt+0x4000>
  406cdc:	nop
  406ce0:	ldp	x29, x30, [sp], #320
  406ce4:	ret
  406ce8:	stp	x29, x30, [sp, #-32]!
  406cec:	mov	x29, sp
  406cf0:	str	x0, [sp, #24]
  406cf4:	ldr	x0, [sp, #24]
  406cf8:	cmp	x0, #0x0
  406cfc:	b.eq	406d68 <readlinkat@plt+0x4088>  // b.none
  406d00:	ldr	x0, [sp, #24]
  406d04:	ldrb	w0, [x0, #18]
  406d08:	cmp	w0, #0x4
  406d0c:	b.eq	406d20 <readlinkat@plt+0x4040>  // b.none
  406d10:	ldr	x0, [sp, #24]
  406d14:	ldrb	w0, [x0, #18]
  406d18:	cmp	w0, #0x0
  406d1c:	b.ne	406d68 <readlinkat@plt+0x4088>  // b.any
  406d20:	ldr	x0, [sp, #24]
  406d24:	add	x3, x0, #0x13
  406d28:	mov	x2, #0x4                   	// #4
  406d2c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406d30:	add	x1, x0, #0xe70
  406d34:	mov	x0, x3
  406d38:	bl	4027d0 <strncmp@plt>
  406d3c:	cmp	w0, #0x0
  406d40:	b.ne	406d68 <readlinkat@plt+0x4088>  // b.any
  406d44:	ldr	x0, [sp, #24]
  406d48:	add	x0, x0, #0x13
  406d4c:	add	x0, x0, #0x4
  406d50:	mov	x1, #0x0                   	// #0
  406d54:	bl	40cb6c <readlinkat@plt+0x9e8c>
  406d58:	cmp	w0, #0x0
  406d5c:	b.eq	406d68 <readlinkat@plt+0x4088>  // b.none
  406d60:	mov	w0, #0x1                   	// #1
  406d64:	b	406d6c <readlinkat@plt+0x408c>
  406d68:	mov	w0, #0x0                   	// #0
  406d6c:	ldp	x29, x30, [sp], #32
  406d70:	ret
  406d74:	sub	sp, sp, #0x20
  406d78:	str	x0, [sp, #8]
  406d7c:	str	x1, [sp]
  406d80:	ldr	x0, [sp, #8]
  406d84:	str	x0, [sp, #24]
  406d88:	ldr	x0, [sp]
  406d8c:	str	x0, [sp, #16]
  406d90:	ldr	x0, [sp, #24]
  406d94:	ldr	w1, [x0]
  406d98:	ldr	x0, [sp, #16]
  406d9c:	ldr	w0, [x0]
  406da0:	sub	w0, w1, w0
  406da4:	add	sp, sp, #0x20
  406da8:	ret
  406dac:	stp	x29, x30, [sp, #-80]!
  406db0:	mov	x29, sp
  406db4:	str	x19, [sp, #16]
  406db8:	str	x0, [sp, #40]
  406dbc:	str	wzr, [sp, #76]
  406dc0:	ldr	x0, [sp, #40]
  406dc4:	str	wzr, [x0, #288]
  406dc8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406dcc:	add	x0, x0, #0xe78
  406dd0:	bl	4105a8 <readlinkat@plt+0xd8c8>
  406dd4:	str	x0, [sp, #64]
  406dd8:	ldr	x0, [sp, #64]
  406ddc:	cmp	x0, #0x0
  406de0:	b.ne	406e04 <readlinkat@plt+0x4124>  // b.any
  406de4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406de8:	add	x0, x0, #0xe98
  406dec:	bl	402c40 <gettext@plt>
  406df0:	mov	x1, x0
  406df4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406df8:	add	x2, x0, #0xe78
  406dfc:	mov	w0, #0x1                   	// #1
  406e00:	bl	402ca0 <err@plt>
  406e04:	ldr	x0, [sp, #40]
  406e08:	ldr	x0, [x0]
  406e0c:	mov	x1, x0
  406e10:	ldr	x0, [sp, #64]
  406e14:	bl	41086c <readlinkat@plt+0xdb8c>
  406e18:	mov	x1, #0x0                   	// #0
  406e1c:	ldr	x0, [sp, #64]
  406e20:	bl	411c0c <readlinkat@plt+0xef2c>
  406e24:	str	x0, [sp, #56]
  406e28:	ldr	x0, [sp, #56]
  406e2c:	cmp	x0, #0x0
  406e30:	b.eq	407014 <readlinkat@plt+0x4334>  // b.none
  406e34:	b	406e5c <readlinkat@plt+0x417c>
  406e38:	ldr	x0, [sp, #48]
  406e3c:	bl	406ce8 <readlinkat@plt+0x4008>
  406e40:	cmp	w0, #0x0
  406e44:	b.eq	406e5c <readlinkat@plt+0x417c>  // b.none
  406e48:	ldr	x0, [sp, #40]
  406e4c:	ldr	w0, [x0, #288]
  406e50:	add	w1, w0, #0x1
  406e54:	ldr	x0, [sp, #40]
  406e58:	str	w1, [x0, #288]
  406e5c:	ldr	x0, [sp, #56]
  406e60:	bl	402860 <readdir@plt>
  406e64:	str	x0, [sp, #48]
  406e68:	ldr	x0, [sp, #48]
  406e6c:	cmp	x0, #0x0
  406e70:	b.ne	406e38 <readlinkat@plt+0x4158>  // b.any
  406e74:	ldr	x0, [sp, #40]
  406e78:	ldr	w0, [x0, #288]
  406e7c:	cmp	w0, #0x0
  406e80:	b.ne	406e90 <readlinkat@plt+0x41b0>  // b.any
  406e84:	ldr	x0, [sp, #56]
  406e88:	bl	4028a0 <closedir@plt>
  406e8c:	b	407018 <readlinkat@plt+0x4338>
  406e90:	ldr	x0, [sp, #40]
  406e94:	ldr	w0, [x0, #288]
  406e98:	sxtw	x0, w0
  406e9c:	mov	x1, #0x8                   	// #8
  406ea0:	bl	403534 <readlinkat@plt+0x854>
  406ea4:	mov	x1, x0
  406ea8:	ldr	x0, [sp, #40]
  406eac:	str	x1, [x0, #304]
  406eb0:	ldr	x0, [sp, #40]
  406eb4:	ldr	w0, [x0, #288]
  406eb8:	sxtw	x0, w0
  406ebc:	lsl	x0, x0, #2
  406ec0:	bl	40348c <readlinkat@plt+0x7ac>
  406ec4:	mov	x1, x0
  406ec8:	ldr	x0, [sp, #40]
  406ecc:	str	x1, [x0, #296]
  406ed0:	ldr	x0, [sp, #56]
  406ed4:	bl	4029c0 <rewinddir@plt>
  406ed8:	b	406f3c <readlinkat@plt+0x425c>
  406edc:	ldr	x0, [sp, #48]
  406ee0:	bl	406ce8 <readlinkat@plt+0x4008>
  406ee4:	cmp	w0, #0x0
  406ee8:	b.eq	406f3c <readlinkat@plt+0x425c>  // b.none
  406eec:	ldr	x0, [sp, #48]
  406ef0:	add	x0, x0, #0x13
  406ef4:	add	x19, x0, #0x4
  406ef8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406efc:	add	x0, x0, #0xeb8
  406f00:	bl	402c40 <gettext@plt>
  406f04:	mov	x1, x0
  406f08:	mov	x0, x19
  406f0c:	bl	40d508 <readlinkat@plt+0xa828>
  406f10:	mov	x3, x0
  406f14:	ldr	x0, [sp, #40]
  406f18:	ldr	x1, [x0, #296]
  406f1c:	ldr	w0, [sp, #76]
  406f20:	add	w2, w0, #0x1
  406f24:	str	w2, [sp, #76]
  406f28:	sxtw	x0, w0
  406f2c:	lsl	x0, x0, #2
  406f30:	add	x0, x1, x0
  406f34:	mov	w1, w3
  406f38:	str	w1, [x0]
  406f3c:	ldr	x0, [sp, #56]
  406f40:	bl	402860 <readdir@plt>
  406f44:	str	x0, [sp, #48]
  406f48:	ldr	x0, [sp, #48]
  406f4c:	cmp	x0, #0x0
  406f50:	b.eq	406f68 <readlinkat@plt+0x4288>  // b.none
  406f54:	ldr	x0, [sp, #40]
  406f58:	ldr	w0, [x0, #288]
  406f5c:	ldr	w1, [sp, #76]
  406f60:	cmp	w1, w0
  406f64:	b.lt	406edc <readlinkat@plt+0x41fc>  // b.tstop
  406f68:	ldr	x0, [sp, #56]
  406f6c:	bl	4028a0 <closedir@plt>
  406f70:	ldr	x0, [sp, #40]
  406f74:	ldr	x4, [x0, #296]
  406f78:	ldr	x0, [sp, #40]
  406f7c:	ldr	w0, [x0, #288]
  406f80:	sxtw	x1, w0
  406f84:	adrp	x0, 406000 <readlinkat@plt+0x3320>
  406f88:	add	x3, x0, #0xd74
  406f8c:	mov	x2, #0x4                   	// #4
  406f90:	mov	x0, x4
  406f94:	bl	4026d0 <qsort@plt>
  406f98:	str	wzr, [sp, #76]
  406f9c:	b	406ffc <readlinkat@plt+0x431c>
  406fa0:	ldr	x0, [sp, #40]
  406fa4:	ldr	x1, [x0, #304]
  406fa8:	ldrsw	x0, [sp, #76]
  406fac:	lsl	x0, x0, #3
  406fb0:	add	x5, x1, x0
  406fb4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  406fb8:	add	x0, x0, #0x764
  406fbc:	ldr	w2, [x0]
  406fc0:	ldr	x0, [sp, #40]
  406fc4:	ldr	x1, [x0, #296]
  406fc8:	ldrsw	x0, [sp, #76]
  406fcc:	lsl	x0, x0, #2
  406fd0:	add	x0, x1, x0
  406fd4:	ldr	w0, [x0]
  406fd8:	mov	w4, w0
  406fdc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  406fe0:	add	x3, x0, #0xee0
  406fe4:	mov	x1, x5
  406fe8:	ldr	x0, [sp, #64]
  406fec:	bl	41368c <readlinkat@plt+0x109ac>
  406ff0:	ldr	w0, [sp, #76]
  406ff4:	add	w0, w0, #0x1
  406ff8:	str	w0, [sp, #76]
  406ffc:	ldr	x0, [sp, #40]
  407000:	ldr	w0, [x0, #288]
  407004:	ldr	w1, [sp, #76]
  407008:	cmp	w1, w0
  40700c:	b.lt	406fa0 <readlinkat@plt+0x42c0>  // b.tstop
  407010:	b	407018 <readlinkat@plt+0x4338>
  407014:	nop
  407018:	ldr	x0, [sp, #64]
  40701c:	bl	410770 <readlinkat@plt+0xda90>
  407020:	nop
  407024:	ldr	x19, [sp, #16]
  407028:	ldp	x29, x30, [sp], #80
  40702c:	ret
  407030:	stp	x29, x30, [sp, #-160]!
  407034:	mov	x29, sp
  407038:	str	x0, [sp, #56]
  40703c:	str	w1, [sp, #52]
  407040:	str	w2, [sp, #48]
  407044:	str	x3, [sp, #40]
  407048:	str	x4, [sp, #32]
  40704c:	str	x5, [sp, #24]
  407050:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  407054:	add	x0, x0, #0x764
  407058:	ldr	w0, [x0]
  40705c:	sxtw	x0, w0
  407060:	add	x0, x0, #0x3f
  407064:	lsr	x0, x0, #6
  407068:	lsl	x0, x0, #3
  40706c:	str	x0, [sp, #128]
  407070:	ldr	x0, [sp, #56]
  407074:	ldr	x1, [x0, #280]
  407078:	ldrsw	x0, [sp, #52]
  40707c:	lsl	x0, x0, #2
  407080:	add	x0, x1, x0
  407084:	ldr	w0, [x0]
  407088:	str	w0, [sp, #124]
  40708c:	ldr	x0, [sp, #32]
  407090:	strb	wzr, [x0]
  407094:	ldr	w0, [sp, #48]
  407098:	cmp	w0, #0xc
  40709c:	b.eq	407adc <readlinkat@plt+0x4dfc>  // b.none
  4070a0:	ldr	w0, [sp, #48]
  4070a4:	cmp	w0, #0xc
  4070a8:	b.gt	407b8c <readlinkat@plt+0x4eac>
  4070ac:	ldr	w0, [sp, #48]
  4070b0:	cmp	w0, #0xb
  4070b4:	b.eq	407a80 <readlinkat@plt+0x4da0>  // b.none
  4070b8:	ldr	w0, [sp, #48]
  4070bc:	cmp	w0, #0xb
  4070c0:	b.gt	407b8c <readlinkat@plt+0x4eac>
  4070c4:	ldr	w0, [sp, #48]
  4070c8:	cmp	w0, #0xa
  4070cc:	b.eq	4078b8 <readlinkat@plt+0x4bd8>  // b.none
  4070d0:	ldr	w0, [sp, #48]
  4070d4:	cmp	w0, #0xa
  4070d8:	b.gt	407b8c <readlinkat@plt+0x4eac>
  4070dc:	ldr	w0, [sp, #48]
  4070e0:	cmp	w0, #0x9
  4070e4:	b.eq	4077e8 <readlinkat@plt+0x4b08>  // b.none
  4070e8:	ldr	w0, [sp, #48]
  4070ec:	cmp	w0, #0x9
  4070f0:	b.gt	407b8c <readlinkat@plt+0x4eac>
  4070f4:	ldr	w0, [sp, #48]
  4070f8:	cmp	w0, #0x8
  4070fc:	b.eq	4077a4 <readlinkat@plt+0x4ac4>  // b.none
  407100:	ldr	w0, [sp, #48]
  407104:	cmp	w0, #0x8
  407108:	b.gt	407b8c <readlinkat@plt+0x4eac>
  40710c:	ldr	w0, [sp, #48]
  407110:	cmp	w0, #0x7
  407114:	b.eq	407718 <readlinkat@plt+0x4a38>  // b.none
  407118:	ldr	w0, [sp, #48]
  40711c:	cmp	w0, #0x7
  407120:	b.gt	407b8c <readlinkat@plt+0x4eac>
  407124:	ldr	w0, [sp, #48]
  407128:	cmp	w0, #0x6
  40712c:	b.eq	4075b0 <readlinkat@plt+0x48d0>  // b.none
  407130:	ldr	w0, [sp, #48]
  407134:	cmp	w0, #0x6
  407138:	b.gt	407b8c <readlinkat@plt+0x4eac>
  40713c:	ldr	w0, [sp, #48]
  407140:	cmp	w0, #0x5
  407144:	b.eq	4073f8 <readlinkat@plt+0x4718>  // b.none
  407148:	ldr	w0, [sp, #48]
  40714c:	cmp	w0, #0x5
  407150:	b.gt	407b8c <readlinkat@plt+0x4eac>
  407154:	ldr	w0, [sp, #48]
  407158:	cmp	w0, #0x4
  40715c:	b.eq	4074d4 <readlinkat@plt+0x47f4>  // b.none
  407160:	ldr	w0, [sp, #48]
  407164:	cmp	w0, #0x4
  407168:	b.gt	407b8c <readlinkat@plt+0x4eac>
  40716c:	ldr	w0, [sp, #48]
  407170:	cmp	w0, #0x3
  407174:	b.eq	40738c <readlinkat@plt+0x46ac>  // b.none
  407178:	ldr	w0, [sp, #48]
  40717c:	cmp	w0, #0x3
  407180:	b.gt	407b8c <readlinkat@plt+0x4eac>
  407184:	ldr	w0, [sp, #48]
  407188:	cmp	w0, #0x2
  40718c:	b.eq	4072b0 <readlinkat@plt+0x45d0>  // b.none
  407190:	ldr	w0, [sp, #48]
  407194:	cmp	w0, #0x2
  407198:	b.gt	407b8c <readlinkat@plt+0x4eac>
  40719c:	ldr	w0, [sp, #48]
  4071a0:	cmp	w0, #0x0
  4071a4:	b.eq	4071b8 <readlinkat@plt+0x44d8>  // b.none
  4071a8:	ldr	w0, [sp, #48]
  4071ac:	cmp	w0, #0x1
  4071b0:	b.eq	4071d4 <readlinkat@plt+0x44f4>  // b.none
  4071b4:	b	407b8c <readlinkat@plt+0x4eac>
  4071b8:	ldr	w3, [sp, #124]
  4071bc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4071c0:	add	x2, x0, #0xef0
  4071c4:	ldr	x1, [sp, #24]
  4071c8:	ldr	x0, [sp, #32]
  4071cc:	bl	402700 <snprintf@plt>
  4071d0:	b	407b8c <readlinkat@plt+0x4eac>
  4071d4:	ldr	x0, [sp, #40]
  4071d8:	ldrb	w0, [x0, #8]
  4071dc:	and	w0, w0, #0x40
  4071e0:	and	w0, w0, #0xff
  4071e4:	cmp	w0, #0x0
  4071e8:	b.eq	407258 <readlinkat@plt+0x4578>  // b.none
  4071ec:	ldr	x0, [sp, #56]
  4071f0:	ldr	x1, [x0, #400]
  4071f4:	ldrsw	x0, [sp, #52]
  4071f8:	lsl	x0, x0, #2
  4071fc:	add	x0, x1, x0
  407200:	ldr	w0, [x0]
  407204:	cmn	w0, #0x1
  407208:	b.ne	407224 <readlinkat@plt+0x4544>  // b.any
  40720c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407210:	add	x2, x0, #0x128
  407214:	ldr	x1, [sp, #24]
  407218:	ldr	x0, [sp, #32]
  40721c:	bl	402700 <snprintf@plt>
  407220:	b	407b38 <readlinkat@plt+0x4e58>
  407224:	ldr	x0, [sp, #56]
  407228:	ldr	x1, [x0, #400]
  40722c:	ldrsw	x0, [sp, #52]
  407230:	lsl	x0, x0, #2
  407234:	add	x0, x1, x0
  407238:	ldr	w0, [x0]
  40723c:	mov	w3, w0
  407240:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407244:	add	x2, x0, #0xef0
  407248:	ldr	x1, [sp, #24]
  40724c:	ldr	x0, [sp, #32]
  407250:	bl	402700 <snprintf@plt>
  407254:	b	407b38 <readlinkat@plt+0x4e58>
  407258:	ldrsw	x5, [sp, #124]
  40725c:	ldr	x0, [sp, #56]
  407260:	ldr	x1, [x0, #392]
  407264:	ldr	x0, [sp, #56]
  407268:	ldr	w0, [x0, #384]
  40726c:	sxtw	x0, w0
  407270:	add	x2, sp, #0x48
  407274:	mov	x4, x2
  407278:	ldr	x3, [sp, #128]
  40727c:	mov	x2, x0
  407280:	mov	x0, x5
  407284:	bl	4033bc <readlinkat@plt+0x6dc>
  407288:	cmp	w0, #0x0
  40728c:	b.ne	407b38 <readlinkat@plt+0x4e58>  // b.any
  407290:	ldr	x0, [sp, #72]
  407294:	mov	x3, x0
  407298:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40729c:	add	x2, x0, #0xef8
  4072a0:	ldr	x1, [sp, #24]
  4072a4:	ldr	x0, [sp, #32]
  4072a8:	bl	402700 <snprintf@plt>
  4072ac:	b	407b38 <readlinkat@plt+0x4e58>
  4072b0:	ldr	x0, [sp, #40]
  4072b4:	ldrb	w0, [x0, #8]
  4072b8:	and	w0, w0, #0x40
  4072bc:	and	w0, w0, #0xff
  4072c0:	cmp	w0, #0x0
  4072c4:	b.eq	407334 <readlinkat@plt+0x4654>  // b.none
  4072c8:	ldr	x0, [sp, #56]
  4072cc:	ldr	x1, [x0, #376]
  4072d0:	ldrsw	x0, [sp, #52]
  4072d4:	lsl	x0, x0, #2
  4072d8:	add	x0, x1, x0
  4072dc:	ldr	w0, [x0]
  4072e0:	cmn	w0, #0x1
  4072e4:	b.ne	407300 <readlinkat@plt+0x4620>  // b.any
  4072e8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4072ec:	add	x2, x0, #0x128
  4072f0:	ldr	x1, [sp, #24]
  4072f4:	ldr	x0, [sp, #32]
  4072f8:	bl	402700 <snprintf@plt>
  4072fc:	b	407b40 <readlinkat@plt+0x4e60>
  407300:	ldr	x0, [sp, #56]
  407304:	ldr	x1, [x0, #376]
  407308:	ldrsw	x0, [sp, #52]
  40730c:	lsl	x0, x0, #2
  407310:	add	x0, x1, x0
  407314:	ldr	w0, [x0]
  407318:	mov	w3, w0
  40731c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407320:	add	x2, x0, #0xef0
  407324:	ldr	x1, [sp, #24]
  407328:	ldr	x0, [sp, #32]
  40732c:	bl	402700 <snprintf@plt>
  407330:	b	407b40 <readlinkat@plt+0x4e60>
  407334:	ldrsw	x5, [sp, #124]
  407338:	ldr	x0, [sp, #56]
  40733c:	ldr	x1, [x0, #368]
  407340:	ldr	x0, [sp, #56]
  407344:	ldr	w0, [x0, #360]
  407348:	sxtw	x0, w0
  40734c:	add	x2, sp, #0x48
  407350:	mov	x4, x2
  407354:	ldr	x3, [sp, #128]
  407358:	mov	x2, x0
  40735c:	mov	x0, x5
  407360:	bl	4033bc <readlinkat@plt+0x6dc>
  407364:	cmp	w0, #0x0
  407368:	b.ne	407b40 <readlinkat@plt+0x4e60>  // b.any
  40736c:	ldr	x0, [sp, #72]
  407370:	mov	x3, x0
  407374:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407378:	add	x2, x0, #0xef8
  40737c:	ldr	x1, [sp, #24]
  407380:	ldr	x0, [sp, #32]
  407384:	bl	402700 <snprintf@plt>
  407388:	b	407b40 <readlinkat@plt+0x4e60>
  40738c:	ldrsw	x5, [sp, #124]
  407390:	ldr	x0, [sp, #56]
  407394:	ldr	x1, [x0, #304]
  407398:	ldr	x0, [sp, #56]
  40739c:	ldr	w0, [x0, #288]
  4073a0:	sxtw	x0, w0
  4073a4:	add	x2, sp, #0x48
  4073a8:	mov	x4, x2
  4073ac:	ldr	x3, [sp, #128]
  4073b0:	mov	x2, x0
  4073b4:	mov	x0, x5
  4073b8:	bl	4033bc <readlinkat@plt+0x6dc>
  4073bc:	cmp	w0, #0x0
  4073c0:	b.ne	407b48 <readlinkat@plt+0x4e68>  // b.any
  4073c4:	ldr	x0, [sp, #56]
  4073c8:	ldr	x1, [x0, #296]
  4073cc:	ldr	x0, [sp, #72]
  4073d0:	lsl	x0, x0, #2
  4073d4:	add	x0, x1, x0
  4073d8:	ldr	w0, [x0]
  4073dc:	mov	w3, w0
  4073e0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4073e4:	add	x2, x0, #0xef0
  4073e8:	ldr	x1, [sp, #24]
  4073ec:	ldr	x0, [sp, #32]
  4073f0:	bl	402700 <snprintf@plt>
  4073f4:	b	407b48 <readlinkat@plt+0x4e68>
  4073f8:	ldr	x0, [sp, #40]
  4073fc:	ldrb	w0, [x0, #8]
  407400:	and	w0, w0, #0x40
  407404:	and	w0, w0, #0xff
  407408:	cmp	w0, #0x0
  40740c:	b.eq	40747c <readlinkat@plt+0x479c>  // b.none
  407410:	ldr	x0, [sp, #56]
  407414:	ldr	x1, [x0, #328]
  407418:	ldrsw	x0, [sp, #52]
  40741c:	lsl	x0, x0, #2
  407420:	add	x0, x1, x0
  407424:	ldr	w0, [x0]
  407428:	cmn	w0, #0x1
  40742c:	b.ne	407448 <readlinkat@plt+0x4768>  // b.any
  407430:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407434:	add	x2, x0, #0x128
  407438:	ldr	x1, [sp, #24]
  40743c:	ldr	x0, [sp, #32]
  407440:	bl	402700 <snprintf@plt>
  407444:	b	407b50 <readlinkat@plt+0x4e70>
  407448:	ldr	x0, [sp, #56]
  40744c:	ldr	x1, [x0, #328]
  407450:	ldrsw	x0, [sp, #52]
  407454:	lsl	x0, x0, #2
  407458:	add	x0, x1, x0
  40745c:	ldr	w0, [x0]
  407460:	mov	w3, w0
  407464:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407468:	add	x2, x0, #0xef0
  40746c:	ldr	x1, [sp, #24]
  407470:	ldr	x0, [sp, #32]
  407474:	bl	402700 <snprintf@plt>
  407478:	b	407b50 <readlinkat@plt+0x4e70>
  40747c:	ldrsw	x5, [sp, #124]
  407480:	ldr	x0, [sp, #56]
  407484:	ldr	x1, [x0, #320]
  407488:	ldr	x0, [sp, #56]
  40748c:	ldr	w0, [x0, #312]
  407490:	sxtw	x0, w0
  407494:	add	x2, sp, #0x48
  407498:	mov	x4, x2
  40749c:	ldr	x3, [sp, #128]
  4074a0:	mov	x2, x0
  4074a4:	mov	x0, x5
  4074a8:	bl	4033bc <readlinkat@plt+0x6dc>
  4074ac:	cmp	w0, #0x0
  4074b0:	b.ne	407b50 <readlinkat@plt+0x4e70>  // b.any
  4074b4:	ldr	x0, [sp, #72]
  4074b8:	mov	x3, x0
  4074bc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4074c0:	add	x2, x0, #0xef8
  4074c4:	ldr	x1, [sp, #24]
  4074c8:	ldr	x0, [sp, #32]
  4074cc:	bl	402700 <snprintf@plt>
  4074d0:	b	407b50 <readlinkat@plt+0x4e70>
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	ldrb	w0, [x0, #8]
  4074dc:	and	w0, w0, #0x40
  4074e0:	and	w0, w0, #0xff
  4074e4:	cmp	w0, #0x0
  4074e8:	b.eq	407558 <readlinkat@plt+0x4878>  // b.none
  4074ec:	ldr	x0, [sp, #56]
  4074f0:	ldr	x1, [x0, #352]
  4074f4:	ldrsw	x0, [sp, #52]
  4074f8:	lsl	x0, x0, #2
  4074fc:	add	x0, x1, x0
  407500:	ldr	w0, [x0]
  407504:	cmn	w0, #0x1
  407508:	b.ne	407524 <readlinkat@plt+0x4844>  // b.any
  40750c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407510:	add	x2, x0, #0x128
  407514:	ldr	x1, [sp, #24]
  407518:	ldr	x0, [sp, #32]
  40751c:	bl	402700 <snprintf@plt>
  407520:	b	407b58 <readlinkat@plt+0x4e78>
  407524:	ldr	x0, [sp, #56]
  407528:	ldr	x1, [x0, #352]
  40752c:	ldrsw	x0, [sp, #52]
  407530:	lsl	x0, x0, #2
  407534:	add	x0, x1, x0
  407538:	ldr	w0, [x0]
  40753c:	mov	w3, w0
  407540:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407544:	add	x2, x0, #0xef0
  407548:	ldr	x1, [sp, #24]
  40754c:	ldr	x0, [sp, #32]
  407550:	bl	402700 <snprintf@plt>
  407554:	b	407b58 <readlinkat@plt+0x4e78>
  407558:	ldrsw	x5, [sp, #124]
  40755c:	ldr	x0, [sp, #56]
  407560:	ldr	x1, [x0, #344]
  407564:	ldr	x0, [sp, #56]
  407568:	ldr	w0, [x0, #336]
  40756c:	sxtw	x0, w0
  407570:	add	x2, sp, #0x48
  407574:	mov	x4, x2
  407578:	ldr	x3, [sp, #128]
  40757c:	mov	x2, x0
  407580:	mov	x0, x5
  407584:	bl	4033bc <readlinkat@plt+0x6dc>
  407588:	cmp	w0, #0x0
  40758c:	b.ne	407b58 <readlinkat@plt+0x4e78>  // b.any
  407590:	ldr	x0, [sp, #72]
  407594:	mov	x3, x0
  407598:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40759c:	add	x2, x0, #0xef8
  4075a0:	ldr	x1, [sp, #24]
  4075a4:	ldr	x0, [sp, #32]
  4075a8:	bl	402700 <snprintf@plt>
  4075ac:	b	407b58 <readlinkat@plt+0x4e78>
  4075b0:	ldr	x0, [sp, #32]
  4075b4:	str	x0, [sp, #152]
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	str	x0, [sp, #144]
  4075c0:	ldr	x0, [sp, #56]
  4075c4:	ldr	w0, [x0, #236]
  4075c8:	sub	w0, w0, #0x1
  4075cc:	str	w0, [sp, #140]
  4075d0:	b	407708 <readlinkat@plt+0x4a28>
  4075d4:	ldr	x0, [sp, #56]
  4075d8:	ldr	x2, [x0, #240]
  4075dc:	ldrsw	x1, [sp, #140]
  4075e0:	mov	x0, x1
  4075e4:	lsl	x0, x0, #2
  4075e8:	add	x0, x0, x1
  4075ec:	lsl	x0, x0, #4
  4075f0:	add	x0, x2, x0
  4075f4:	str	x0, [sp, #88]
  4075f8:	ldrsw	x5, [sp, #124]
  4075fc:	ldr	x0, [sp, #88]
  407600:	ldr	x1, [x0, #72]
  407604:	ldr	x0, [sp, #88]
  407608:	ldr	w0, [x0, #64]
  40760c:	sxtw	x0, w0
  407610:	add	x2, sp, #0x48
  407614:	mov	x4, x2
  407618:	ldr	x3, [sp, #128]
  40761c:	mov	x2, x0
  407620:	mov	x0, x5
  407624:	bl	4033bc <readlinkat@plt+0x6dc>
  407628:	cmp	w0, #0x0
  40762c:	b.ne	407694 <readlinkat@plt+0x49b4>  // b.any
  407630:	ldr	x0, [sp, #72]
  407634:	mov	x3, x0
  407638:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40763c:	add	x2, x0, #0xef8
  407640:	ldr	x1, [sp, #144]
  407644:	ldr	x0, [sp, #152]
  407648:	bl	402700 <snprintf@plt>
  40764c:	str	w0, [sp, #84]
  407650:	ldr	w0, [sp, #84]
  407654:	cmp	w0, #0x0
  407658:	b.lt	40766c <readlinkat@plt+0x498c>  // b.tstop
  40765c:	ldrsw	x0, [sp, #84]
  407660:	ldr	x1, [sp, #144]
  407664:	cmp	x1, x0
  407668:	b.hi	407674 <readlinkat@plt+0x4994>  // b.pmore
  40766c:	mov	x0, #0x0                   	// #0
  407670:	b	407b90 <readlinkat@plt+0x4eb0>
  407674:	ldrsw	x0, [sp, #84]
  407678:	ldr	x1, [sp, #152]
  40767c:	add	x0, x1, x0
  407680:	str	x0, [sp, #152]
  407684:	ldrsw	x0, [sp, #84]
  407688:	ldr	x1, [sp, #144]
  40768c:	sub	x0, x1, x0
  407690:	str	x0, [sp, #144]
  407694:	ldr	w0, [sp, #140]
  407698:	cmp	w0, #0x0
  40769c:	b.eq	4076fc <readlinkat@plt+0x4a1c>  // b.none
  4076a0:	ldr	x0, [sp, #144]
  4076a4:	cmp	x0, #0x1
  4076a8:	b.hi	4076b4 <readlinkat@plt+0x49d4>  // b.pmore
  4076ac:	mov	x0, #0x0                   	// #0
  4076b0:	b	407b90 <readlinkat@plt+0x4eb0>
  4076b4:	ldr	x0, [sp, #40]
  4076b8:	ldrb	w0, [x0, #8]
  4076bc:	and	w0, w0, #0x2
  4076c0:	and	w0, w0, #0xff
  4076c4:	cmp	w0, #0x0
  4076c8:	b.eq	4076d4 <readlinkat@plt+0x49f4>  // b.none
  4076cc:	mov	w1, #0x2c                  	// #44
  4076d0:	b	4076d8 <readlinkat@plt+0x49f8>
  4076d4:	mov	w1, #0x3a                  	// #58
  4076d8:	ldr	x0, [sp, #152]
  4076dc:	add	x2, x0, #0x1
  4076e0:	str	x2, [sp, #152]
  4076e4:	strb	w1, [x0]
  4076e8:	ldr	x0, [sp, #152]
  4076ec:	strb	wzr, [x0]
  4076f0:	ldr	x0, [sp, #144]
  4076f4:	sub	x0, x0, #0x1
  4076f8:	str	x0, [sp, #144]
  4076fc:	ldr	w0, [sp, #140]
  407700:	sub	w0, w0, #0x1
  407704:	str	w0, [sp, #140]
  407708:	ldr	w0, [sp, #140]
  40770c:	cmp	w0, #0x0
  407710:	b.ge	4075d4 <readlinkat@plt+0x48f4>  // b.tcont
  407714:	b	407b8c <readlinkat@plt+0x4eac>
  407718:	ldr	x0, [sp, #56]
  40771c:	ldr	x0, [x0, #408]
  407720:	cmp	x0, #0x0
  407724:	b.eq	407b60 <readlinkat@plt+0x4e80>  // b.none
  407728:	ldr	x0, [sp, #56]
  40772c:	ldr	x1, [x0, #408]
  407730:	ldrsw	x0, [sp, #52]
  407734:	lsl	x0, x0, #2
  407738:	add	x0, x1, x0
  40773c:	ldr	w0, [x0]
  407740:	str	w0, [sp, #100]
  407744:	ldr	x0, [sp, #40]
  407748:	ldr	w0, [x0]
  40774c:	cmp	w0, #0x1
  407750:	b.ne	407770 <readlinkat@plt+0x4a90>  // b.any
  407754:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  407758:	add	x1, x0, #0x490
  40775c:	ldrsw	x0, [sp, #100]
  407760:	lsl	x0, x0, #4
  407764:	add	x0, x1, x0
  407768:	ldr	x0, [x0]
  40776c:	b	407788 <readlinkat@plt+0x4aa8>
  407770:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  407774:	add	x1, x0, #0x490
  407778:	ldrsw	x0, [sp, #100]
  40777c:	lsl	x0, x0, #4
  407780:	add	x0, x1, x0
  407784:	ldr	x0, [x0, #8]
  407788:	mov	x3, x0
  40778c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407790:	add	x2, x0, #0xac8
  407794:	ldr	x1, [sp, #24]
  407798:	ldr	x0, [sp, #32]
  40779c:	bl	402700 <snprintf@plt>
  4077a0:	b	407b60 <readlinkat@plt+0x4e80>
  4077a4:	ldr	x0, [sp, #56]
  4077a8:	ldr	x0, [x0, #416]
  4077ac:	cmp	x0, #0x0
  4077b0:	b.eq	407b68 <readlinkat@plt+0x4e88>  // b.none
  4077b4:	ldr	x0, [sp, #56]
  4077b8:	ldr	x1, [x0, #416]
  4077bc:	ldrsw	x0, [sp, #52]
  4077c0:	lsl	x0, x0, #2
  4077c4:	add	x0, x1, x0
  4077c8:	ldr	w0, [x0]
  4077cc:	mov	w3, w0
  4077d0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4077d4:	add	x2, x0, #0xef0
  4077d8:	ldr	x1, [sp, #24]
  4077dc:	ldr	x0, [sp, #32]
  4077e0:	bl	402700 <snprintf@plt>
  4077e4:	b	407b68 <readlinkat@plt+0x4e88>
  4077e8:	ldr	x0, [sp, #56]
  4077ec:	ldr	x0, [x0, #424]
  4077f0:	cmp	x0, #0x0
  4077f4:	b.eq	407b70 <readlinkat@plt+0x4e90>  // b.none
  4077f8:	ldr	x0, [sp, #40]
  4077fc:	ldr	w0, [x0]
  407800:	cmp	w0, #0x1
  407804:	b.ne	407860 <readlinkat@plt+0x4b80>  // b.any
  407808:	ldr	x0, [sp, #56]
  40780c:	ldr	x1, [x0, #424]
  407810:	ldrsw	x0, [sp, #52]
  407814:	lsl	x0, x0, #2
  407818:	add	x0, x1, x0
  40781c:	ldr	w0, [x0]
  407820:	cmp	w0, #0x0
  407824:	b.eq	407838 <readlinkat@plt+0x4b58>  // b.none
  407828:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40782c:	add	x0, x0, #0xf00
  407830:	bl	402c40 <gettext@plt>
  407834:	b	407844 <readlinkat@plt+0x4b64>
  407838:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40783c:	add	x0, x0, #0xf08
  407840:	bl	402c40 <gettext@plt>
  407844:	mov	x3, x0
  407848:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40784c:	add	x2, x0, #0xac8
  407850:	ldr	x1, [sp, #24]
  407854:	ldr	x0, [sp, #32]
  407858:	bl	402700 <snprintf@plt>
  40785c:	b	407b8c <readlinkat@plt+0x4eac>
  407860:	ldr	x0, [sp, #56]
  407864:	ldr	x1, [x0, #424]
  407868:	ldrsw	x0, [sp, #52]
  40786c:	lsl	x0, x0, #2
  407870:	add	x0, x1, x0
  407874:	ldr	w0, [x0]
  407878:	cmp	w0, #0x0
  40787c:	b.eq	407890 <readlinkat@plt+0x4bb0>  // b.none
  407880:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407884:	add	x0, x0, #0xf10
  407888:	bl	402c40 <gettext@plt>
  40788c:	b	40789c <readlinkat@plt+0x4bbc>
  407890:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407894:	add	x0, x0, #0xf18
  407898:	bl	402c40 <gettext@plt>
  40789c:	mov	x3, x0
  4078a0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4078a4:	add	x2, x0, #0xac8
  4078a8:	ldr	x1, [sp, #24]
  4078ac:	ldr	x0, [sp, #32]
  4078b0:	bl	402700 <snprintf@plt>
  4078b4:	b	407b8c <readlinkat@plt+0x4eac>
  4078b8:	ldr	x0, [sp, #56]
  4078bc:	ldr	x0, [x0, #224]
  4078c0:	cmp	x0, #0x0
  4078c4:	b.eq	407b78 <readlinkat@plt+0x4e98>  // b.none
  4078c8:	ldr	x0, [sp, #40]
  4078cc:	ldr	w0, [x0]
  4078d0:	cmp	w0, #0x1
  4078d4:	b.ne	4079ac <readlinkat@plt+0x4ccc>  // b.any
  4078d8:	ldr	x0, [sp, #56]
  4078dc:	cmp	x0, #0x0
  4078e0:	b.eq	407984 <readlinkat@plt+0x4ca4>  // b.none
  4078e4:	ldr	x0, [sp, #56]
  4078e8:	ldr	x0, [x0, #224]
  4078ec:	cmp	x0, #0x0
  4078f0:	b.eq	407984 <readlinkat@plt+0x4ca4>  // b.none
  4078f4:	ldrsw	x0, [sp, #124]
  4078f8:	str	x0, [sp, #104]
  4078fc:	ldr	x0, [sp, #104]
  407900:	lsr	x1, x0, #3
  407904:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  407908:	add	x0, x0, #0x764
  40790c:	ldr	w0, [x0]
  407910:	sxtw	x0, w0
  407914:	add	x0, x0, #0x3f
  407918:	lsr	x0, x0, #6
  40791c:	lsl	x0, x0, #3
  407920:	cmp	x1, x0
  407924:	b.cs	407968 <readlinkat@plt+0x4c88>  // b.hs, b.nlast
  407928:	ldr	x0, [sp, #56]
  40792c:	ldr	x0, [x0, #224]
  407930:	mov	x1, x0
  407934:	ldr	x0, [sp, #104]
  407938:	lsr	x0, x0, #6
  40793c:	lsl	x0, x0, #3
  407940:	add	x0, x1, x0
  407944:	ldr	x1, [x0]
  407948:	ldr	x0, [sp, #104]
  40794c:	and	w0, w0, #0x3f
  407950:	lsr	x0, x1, x0
  407954:	and	x0, x0, #0x1
  407958:	cmp	x0, #0x0
  40795c:	b.eq	407968 <readlinkat@plt+0x4c88>  // b.none
  407960:	mov	w0, #0x1                   	// #1
  407964:	b	40796c <readlinkat@plt+0x4c8c>
  407968:	mov	w0, #0x0                   	// #0
  40796c:	cmp	w0, #0x0
  407970:	b.eq	407984 <readlinkat@plt+0x4ca4>  // b.none
  407974:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407978:	add	x0, x0, #0xf00
  40797c:	bl	402c40 <gettext@plt>
  407980:	b	407990 <readlinkat@plt+0x4cb0>
  407984:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407988:	add	x0, x0, #0xf08
  40798c:	bl	402c40 <gettext@plt>
  407990:	mov	x3, x0
  407994:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407998:	add	x2, x0, #0xac8
  40799c:	ldr	x1, [sp, #24]
  4079a0:	ldr	x0, [sp, #32]
  4079a4:	bl	402700 <snprintf@plt>
  4079a8:	b	407b8c <readlinkat@plt+0x4eac>
  4079ac:	ldr	x0, [sp, #56]
  4079b0:	cmp	x0, #0x0
  4079b4:	b.eq	407a58 <readlinkat@plt+0x4d78>  // b.none
  4079b8:	ldr	x0, [sp, #56]
  4079bc:	ldr	x0, [x0, #224]
  4079c0:	cmp	x0, #0x0
  4079c4:	b.eq	407a58 <readlinkat@plt+0x4d78>  // b.none
  4079c8:	ldrsw	x0, [sp, #124]
  4079cc:	str	x0, [sp, #112]
  4079d0:	ldr	x0, [sp, #112]
  4079d4:	lsr	x1, x0, #3
  4079d8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4079dc:	add	x0, x0, #0x764
  4079e0:	ldr	w0, [x0]
  4079e4:	sxtw	x0, w0
  4079e8:	add	x0, x0, #0x3f
  4079ec:	lsr	x0, x0, #6
  4079f0:	lsl	x0, x0, #3
  4079f4:	cmp	x1, x0
  4079f8:	b.cs	407a3c <readlinkat@plt+0x4d5c>  // b.hs, b.nlast
  4079fc:	ldr	x0, [sp, #56]
  407a00:	ldr	x0, [x0, #224]
  407a04:	mov	x1, x0
  407a08:	ldr	x0, [sp, #112]
  407a0c:	lsr	x0, x0, #6
  407a10:	lsl	x0, x0, #3
  407a14:	add	x0, x1, x0
  407a18:	ldr	x1, [x0]
  407a1c:	ldr	x0, [sp, #112]
  407a20:	and	w0, w0, #0x3f
  407a24:	lsr	x0, x1, x0
  407a28:	and	x0, x0, #0x1
  407a2c:	cmp	x0, #0x0
  407a30:	b.eq	407a3c <readlinkat@plt+0x4d5c>  // b.none
  407a34:	mov	w0, #0x1                   	// #1
  407a38:	b	407a40 <readlinkat@plt+0x4d60>
  407a3c:	mov	w0, #0x0                   	// #0
  407a40:	cmp	w0, #0x0
  407a44:	b.eq	407a58 <readlinkat@plt+0x4d78>  // b.none
  407a48:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407a4c:	add	x0, x0, #0xf10
  407a50:	bl	402c40 <gettext@plt>
  407a54:	b	407a64 <readlinkat@plt+0x4d84>
  407a58:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407a5c:	add	x0, x0, #0xf18
  407a60:	bl	402c40 <gettext@plt>
  407a64:	mov	x3, x0
  407a68:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407a6c:	add	x2, x0, #0xac8
  407a70:	ldr	x1, [sp, #24]
  407a74:	ldr	x0, [sp, #32]
  407a78:	bl	402700 <snprintf@plt>
  407a7c:	b	407b8c <readlinkat@plt+0x4eac>
  407a80:	ldr	x0, [sp, #56]
  407a84:	ldr	x0, [x0, #136]
  407a88:	cmp	x0, #0x0
  407a8c:	b.eq	407b80 <readlinkat@plt+0x4ea0>  // b.none
  407a90:	ldr	x0, [sp, #56]
  407a94:	ldr	x1, [x0, #136]
  407a98:	ldrsw	x0, [sp, #52]
  407a9c:	lsl	x0, x0, #3
  407aa0:	add	x0, x1, x0
  407aa4:	ldr	x0, [x0]
  407aa8:	cmp	x0, #0x0
  407aac:	b.eq	407b80 <readlinkat@plt+0x4ea0>  // b.none
  407ab0:	ldr	x0, [sp, #56]
  407ab4:	ldr	x1, [x0, #136]
  407ab8:	ldrsw	x0, [sp, #52]
  407abc:	lsl	x0, x0, #3
  407ac0:	add	x0, x1, x0
  407ac4:	ldr	x0, [x0]
  407ac8:	ldr	x2, [sp, #24]
  407acc:	mov	x1, x0
  407ad0:	ldr	x0, [sp, #32]
  407ad4:	bl	403740 <readlinkat@plt+0xa60>
  407ad8:	b	407b80 <readlinkat@plt+0x4ea0>
  407adc:	ldr	x0, [sp, #56]
  407ae0:	ldr	x0, [x0, #144]
  407ae4:	cmp	x0, #0x0
  407ae8:	b.eq	407b88 <readlinkat@plt+0x4ea8>  // b.none
  407aec:	ldr	x0, [sp, #56]
  407af0:	ldr	x1, [x0, #144]
  407af4:	ldrsw	x0, [sp, #52]
  407af8:	lsl	x0, x0, #3
  407afc:	add	x0, x1, x0
  407b00:	ldr	x0, [x0]
  407b04:	cmp	x0, #0x0
  407b08:	b.eq	407b88 <readlinkat@plt+0x4ea8>  // b.none
  407b0c:	ldr	x0, [sp, #56]
  407b10:	ldr	x1, [x0, #144]
  407b14:	ldrsw	x0, [sp, #52]
  407b18:	lsl	x0, x0, #3
  407b1c:	add	x0, x1, x0
  407b20:	ldr	x0, [x0]
  407b24:	ldr	x2, [sp, #24]
  407b28:	mov	x1, x0
  407b2c:	ldr	x0, [sp, #32]
  407b30:	bl	403740 <readlinkat@plt+0xa60>
  407b34:	b	407b88 <readlinkat@plt+0x4ea8>
  407b38:	nop
  407b3c:	b	407b8c <readlinkat@plt+0x4eac>
  407b40:	nop
  407b44:	b	407b8c <readlinkat@plt+0x4eac>
  407b48:	nop
  407b4c:	b	407b8c <readlinkat@plt+0x4eac>
  407b50:	nop
  407b54:	b	407b8c <readlinkat@plt+0x4eac>
  407b58:	nop
  407b5c:	b	407b8c <readlinkat@plt+0x4eac>
  407b60:	nop
  407b64:	b	407b8c <readlinkat@plt+0x4eac>
  407b68:	nop
  407b6c:	b	407b8c <readlinkat@plt+0x4eac>
  407b70:	nop
  407b74:	b	407b8c <readlinkat@plt+0x4eac>
  407b78:	nop
  407b7c:	b	407b8c <readlinkat@plt+0x4eac>
  407b80:	nop
  407b84:	b	407b8c <readlinkat@plt+0x4eac>
  407b88:	nop
  407b8c:	ldr	x0, [sp, #32]
  407b90:	ldp	x29, x30, [sp], #160
  407b94:	ret
  407b98:	stp	x29, x30, [sp, #-96]!
  407b9c:	mov	x29, sp
  407ba0:	str	x0, [sp, #56]
  407ba4:	str	w1, [sp, #52]
  407ba8:	str	x2, [sp, #40]
  407bac:	str	x3, [sp, #32]
  407bb0:	str	x4, [sp, #24]
  407bb4:	ldr	x0, [sp, #32]
  407bb8:	strb	wzr, [x0]
  407bbc:	ldr	w0, [sp, #52]
  407bc0:	cmp	w0, #0x6
  407bc4:	b.ne	407d08 <readlinkat@plt+0x5028>  // b.any
  407bc8:	ldr	x0, [sp, #32]
  407bcc:	str	x0, [sp, #88]
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	str	x0, [sp, #80]
  407bd8:	ldr	x0, [sp, #56]
  407bdc:	ldr	w0, [x0, #236]
  407be0:	sub	w0, w0, #0x1
  407be4:	str	w0, [sp, #76]
  407be8:	b	407ce4 <readlinkat@plt+0x5004>
  407bec:	ldr	x0, [sp, #56]
  407bf0:	ldr	x2, [x0, #240]
  407bf4:	ldrsw	x1, [sp, #76]
  407bf8:	mov	x0, x1
  407bfc:	lsl	x0, x0, #2
  407c00:	add	x0, x0, x1
  407c04:	lsl	x0, x0, #4
  407c08:	add	x0, x2, x0
  407c0c:	ldr	x0, [x0]
  407c10:	mov	x3, x0
  407c14:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407c18:	add	x2, x0, #0xac8
  407c1c:	ldr	x1, [sp, #80]
  407c20:	ldr	x0, [sp, #88]
  407c24:	bl	402700 <snprintf@plt>
  407c28:	str	w0, [sp, #72]
  407c2c:	ldr	w0, [sp, #72]
  407c30:	cmp	w0, #0x0
  407c34:	b.lt	407c48 <readlinkat@plt+0x4f68>  // b.tstop
  407c38:	ldrsw	x0, [sp, #72]
  407c3c:	ldr	x1, [sp, #80]
  407c40:	cmp	x1, x0
  407c44:	b.hi	407c50 <readlinkat@plt+0x4f70>  // b.pmore
  407c48:	mov	x0, #0x0                   	// #0
  407c4c:	b	407d48 <readlinkat@plt+0x5068>
  407c50:	ldrsw	x0, [sp, #72]
  407c54:	ldr	x1, [sp, #80]
  407c58:	sub	x0, x1, x0
  407c5c:	str	x0, [sp, #80]
  407c60:	ldrsw	x0, [sp, #72]
  407c64:	ldr	x1, [sp, #88]
  407c68:	add	x0, x1, x0
  407c6c:	str	x0, [sp, #88]
  407c70:	ldr	w0, [sp, #76]
  407c74:	cmp	w0, #0x0
  407c78:	b.le	407cd8 <readlinkat@plt+0x4ff8>
  407c7c:	ldr	x0, [sp, #80]
  407c80:	cmp	x0, #0x1
  407c84:	b.hi	407c90 <readlinkat@plt+0x4fb0>  // b.pmore
  407c88:	mov	x0, #0x0                   	// #0
  407c8c:	b	407d48 <readlinkat@plt+0x5068>
  407c90:	ldr	x0, [sp, #40]
  407c94:	ldrb	w0, [x0, #8]
  407c98:	and	w0, w0, #0x2
  407c9c:	and	w0, w0, #0xff
  407ca0:	cmp	w0, #0x0
  407ca4:	b.eq	407cb0 <readlinkat@plt+0x4fd0>  // b.none
  407ca8:	mov	w1, #0x2c                  	// #44
  407cac:	b	407cb4 <readlinkat@plt+0x4fd4>
  407cb0:	mov	w1, #0x3a                  	// #58
  407cb4:	ldr	x0, [sp, #88]
  407cb8:	add	x2, x0, #0x1
  407cbc:	str	x2, [sp, #88]
  407cc0:	strb	w1, [x0]
  407cc4:	ldr	x0, [sp, #88]
  407cc8:	strb	wzr, [x0]
  407ccc:	ldr	x0, [sp, #80]
  407cd0:	sub	x0, x0, #0x1
  407cd4:	str	x0, [sp, #80]
  407cd8:	ldr	w0, [sp, #76]
  407cdc:	sub	w0, w0, #0x1
  407ce0:	str	w0, [sp, #76]
  407ce4:	ldr	w0, [sp, #76]
  407ce8:	cmp	w0, #0x0
  407cec:	b.ge	407bec <readlinkat@plt+0x4f0c>  // b.tcont
  407cf0:	ldr	x0, [sp, #56]
  407cf4:	ldr	w0, [x0, #236]
  407cf8:	cmp	w0, #0x0
  407cfc:	b.eq	407d08 <readlinkat@plt+0x5028>  // b.none
  407d00:	ldr	x0, [sp, #32]
  407d04:	b	407d48 <readlinkat@plt+0x5068>
  407d08:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  407d0c:	add	x2, x0, #0x4e0
  407d10:	ldrsw	x1, [sp, #52]
  407d14:	mov	x0, x1
  407d18:	lsl	x0, x0, #1
  407d1c:	add	x0, x0, x1
  407d20:	lsl	x0, x0, #3
  407d24:	add	x0, x2, x0
  407d28:	ldr	x0, [x0]
  407d2c:	mov	x3, x0
  407d30:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407d34:	add	x2, x0, #0xac8
  407d38:	ldr	x1, [sp, #24]
  407d3c:	ldr	x0, [sp, #32]
  407d40:	bl	402700 <snprintf@plt>
  407d44:	ldr	x0, [sp, #32]
  407d48:	ldp	x29, x30, [sp], #96
  407d4c:	ret
  407d50:	stp	x29, x30, [sp, #-112]!
  407d54:	mov	x29, sp
  407d58:	str	x0, [sp, #40]
  407d5c:	str	x1, [sp, #32]
  407d60:	str	w2, [sp, #28]
  407d64:	str	x3, [sp, #16]
  407d68:	mov	w0, #0x0                   	// #0
  407d6c:	bl	402c90 <scols_init_debug@plt>
  407d70:	bl	402830 <scols_new_table@plt>
  407d74:	str	x0, [sp, #96]
  407d78:	ldr	x0, [sp, #96]
  407d7c:	cmp	x0, #0x0
  407d80:	b.ne	407d9c <readlinkat@plt+0x50bc>  // b.any
  407d84:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407d88:	add	x0, x0, #0xf20
  407d8c:	bl	402c40 <gettext@plt>
  407d90:	mov	x1, x0
  407d94:	mov	w0, #0x1                   	// #1
  407d98:	bl	402ca0 <err@plt>
  407d9c:	ldr	x0, [sp, #16]
  407da0:	ldrb	w0, [x0, #8]
  407da4:	and	w0, w0, #0x10
  407da8:	and	w0, w0, #0xff
  407dac:	cmp	w0, #0x0
  407db0:	b.eq	407dd0 <readlinkat@plt+0x50f0>  // b.none
  407db4:	mov	w1, #0x1                   	// #1
  407db8:	ldr	x0, [sp, #96]
  407dbc:	bl	402a10 <scols_table_enable_json@plt>
  407dc0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407dc4:	add	x1, x0, #0xf40
  407dc8:	ldr	x0, [sp, #96]
  407dcc:	bl	402630 <scols_table_set_name@plt>
  407dd0:	str	wzr, [sp, #108]
  407dd4:	b	407e5c <readlinkat@plt+0x517c>
  407dd8:	ldrsw	x0, [sp, #108]
  407ddc:	lsl	x0, x0, #2
  407de0:	ldr	x1, [sp, #32]
  407de4:	add	x0, x1, x0
  407de8:	ldr	w0, [x0]
  407dec:	sxtw	x1, w0
  407df0:	mov	x0, x1
  407df4:	lsl	x0, x0, #1
  407df8:	add	x0, x0, x1
  407dfc:	lsl	x0, x0, #3
  407e00:	adrp	x1, 42a000 <readlinkat@plt+0x27320>
  407e04:	add	x1, x1, #0x618
  407e08:	add	x0, x0, x1
  407e0c:	str	x0, [sp, #64]
  407e10:	ldr	x0, [sp, #64]
  407e14:	ldr	x1, [x0]
  407e18:	ldr	x0, [sp, #64]
  407e1c:	ldr	w0, [x0, #16]
  407e20:	mov	w2, w0
  407e24:	movi	d0, #0x0
  407e28:	ldr	x0, [sp, #96]
  407e2c:	bl	402670 <scols_table_new_column@plt>
  407e30:	cmp	x0, #0x0
  407e34:	b.ne	407e50 <readlinkat@plt+0x5170>  // b.any
  407e38:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407e3c:	add	x0, x0, #0xf48
  407e40:	bl	402c40 <gettext@plt>
  407e44:	mov	x1, x0
  407e48:	mov	w0, #0x1                   	// #1
  407e4c:	bl	402ca0 <err@plt>
  407e50:	ldr	w0, [sp, #108]
  407e54:	add	w0, w0, #0x1
  407e58:	str	w0, [sp, #108]
  407e5c:	ldr	w1, [sp, #108]
  407e60:	ldr	w0, [sp, #28]
  407e64:	cmp	w1, w0
  407e68:	b.lt	407dd8 <readlinkat@plt+0x50f8>  // b.tstop
  407e6c:	ldr	x0, [sp, #40]
  407e70:	ldr	w0, [x0, #236]
  407e74:	sub	w0, w0, #0x1
  407e78:	str	w0, [sp, #108]
  407e7c:	b	40831c <readlinkat@plt+0x563c>
  407e80:	ldr	x0, [sp, #40]
  407e84:	ldr	x2, [x0, #240]
  407e88:	ldrsw	x1, [sp, #108]
  407e8c:	mov	x0, x1
  407e90:	lsl	x0, x0, #2
  407e94:	add	x0, x0, x1
  407e98:	lsl	x0, x0, #4
  407e9c:	add	x0, x2, x0
  407ea0:	str	x0, [sp, #88]
  407ea4:	mov	x1, #0x0                   	// #0
  407ea8:	ldr	x0, [sp, #96]
  407eac:	bl	402890 <scols_table_new_line@plt>
  407eb0:	str	x0, [sp, #80]
  407eb4:	ldr	x0, [sp, #80]
  407eb8:	cmp	x0, #0x0
  407ebc:	b.ne	407ed8 <readlinkat@plt+0x51f8>  // b.any
  407ec0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  407ec4:	add	x0, x0, #0xf70
  407ec8:	bl	402c40 <gettext@plt>
  407ecc:	mov	x1, x0
  407ed0:	mov	w0, #0x1                   	// #1
  407ed4:	bl	402ca0 <err@plt>
  407ed8:	str	wzr, [sp, #104]
  407edc:	b	408300 <readlinkat@plt+0x5620>
  407ee0:	str	xzr, [sp, #56]
  407ee4:	ldrsw	x0, [sp, #104]
  407ee8:	lsl	x0, x0, #2
  407eec:	ldr	x1, [sp, #32]
  407ef0:	add	x0, x1, x0
  407ef4:	ldr	w0, [x0]
  407ef8:	str	w0, [sp, #76]
  407efc:	ldr	w0, [sp, #76]
  407f00:	cmp	w0, #0xa
  407f04:	b.eq	408228 <readlinkat@plt+0x5548>  // b.none
  407f08:	ldr	w0, [sp, #76]
  407f0c:	cmp	w0, #0xa
  407f10:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f14:	ldr	w0, [sp, #76]
  407f18:	cmp	w0, #0x9
  407f1c:	b.eq	4081f4 <readlinkat@plt+0x5514>  // b.none
  407f20:	ldr	w0, [sp, #76]
  407f24:	cmp	w0, #0x9
  407f28:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f2c:	ldr	w0, [sp, #76]
  407f30:	cmp	w0, #0x8
  407f34:	b.eq	4081c0 <readlinkat@plt+0x54e0>  // b.none
  407f38:	ldr	w0, [sp, #76]
  407f3c:	cmp	w0, #0x8
  407f40:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f44:	ldr	w0, [sp, #76]
  407f48:	cmp	w0, #0x7
  407f4c:	b.eq	40819c <readlinkat@plt+0x54bc>  // b.none
  407f50:	ldr	w0, [sp, #76]
  407f54:	cmp	w0, #0x7
  407f58:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f5c:	ldr	w0, [sp, #76]
  407f60:	cmp	w0, #0x6
  407f64:	b.eq	408178 <readlinkat@plt+0x5498>  // b.none
  407f68:	ldr	w0, [sp, #76]
  407f6c:	cmp	w0, #0x6
  407f70:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f74:	ldr	w0, [sp, #76]
  407f78:	cmp	w0, #0x5
  407f7c:	b.eq	4080ec <readlinkat@plt+0x540c>  // b.none
  407f80:	ldr	w0, [sp, #76]
  407f84:	cmp	w0, #0x5
  407f88:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407f8c:	ldr	w0, [sp, #76]
  407f90:	cmp	w0, #0x4
  407f94:	b.eq	408120 <readlinkat@plt+0x5440>  // b.none
  407f98:	ldr	w0, [sp, #76]
  407f9c:	cmp	w0, #0x4
  407fa0:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407fa4:	ldr	w0, [sp, #76]
  407fa8:	cmp	w0, #0x3
  407fac:	b.eq	408014 <readlinkat@plt+0x5334>  // b.none
  407fb0:	ldr	w0, [sp, #76]
  407fb4:	cmp	w0, #0x3
  407fb8:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407fbc:	ldr	w0, [sp, #76]
  407fc0:	cmp	w0, #0x2
  407fc4:	b.eq	407ff0 <readlinkat@plt+0x5310>  // b.none
  407fc8:	ldr	w0, [sp, #76]
  407fcc:	cmp	w0, #0x2
  407fd0:	b.gt	4082b0 <readlinkat@plt+0x55d0>
  407fd4:	ldr	w0, [sp, #76]
  407fd8:	cmp	w0, #0x0
  407fdc:	b.eq	40807c <readlinkat@plt+0x539c>  // b.none
  407fe0:	ldr	w0, [sp, #76]
  407fe4:	cmp	w0, #0x1
  407fe8:	b.eq	408144 <readlinkat@plt+0x5464>  // b.none
  407fec:	b	4082b0 <readlinkat@plt+0x55d0>
  407ff0:	ldr	x0, [sp, #88]
  407ff4:	ldr	x0, [x0]
  407ff8:	cmp	x0, #0x0
  407ffc:	b.eq	40825c <readlinkat@plt+0x557c>  // b.none
  408000:	ldr	x0, [sp, #88]
  408004:	ldr	x0, [x0]
  408008:	bl	403598 <readlinkat@plt+0x8b8>
  40800c:	str	x0, [sp, #56]
  408010:	b	40825c <readlinkat@plt+0x557c>
  408014:	ldr	x0, [sp, #88]
  408018:	ldr	x0, [x0, #40]
  40801c:	cmp	x0, #0x0
  408020:	b.eq	408264 <readlinkat@plt+0x5584>  // b.none
  408024:	ldr	x0, [sp, #16]
  408028:	ldrb	w0, [x0, #8]
  40802c:	and	w0, w0, #0x20
  408030:	and	w0, w0, #0xff
  408034:	cmp	w0, #0x0
  408038:	b.eq	408060 <readlinkat@plt+0x5380>  // b.none
  40803c:	ldr	x0, [sp, #88]
  408040:	ldr	x0, [x0, #40]
  408044:	add	x3, sp, #0x38
  408048:	mov	x2, x0
  40804c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408050:	add	x1, x0, #0xf90
  408054:	mov	x0, x3
  408058:	bl	403604 <readlinkat@plt+0x924>
  40805c:	b	4082b0 <readlinkat@plt+0x55d0>
  408060:	ldr	x0, [sp, #88]
  408064:	ldr	x0, [x0, #40]
  408068:	mov	x1, x0
  40806c:	mov	w0, #0x0                   	// #0
  408070:	bl	40dc80 <readlinkat@plt+0xafa0>
  408074:	str	x0, [sp, #56]
  408078:	b	4082b0 <readlinkat@plt+0x55d0>
  40807c:	str	xzr, [sp, #48]
  408080:	add	x0, sp, #0x30
  408084:	mov	x2, x0
  408088:	ldr	x1, [sp, #88]
  40808c:	ldr	x0, [sp, #40]
  408090:	bl	40908c <readlinkat@plt+0x63ac>
  408094:	cmp	w0, #0x0
  408098:	b.ne	40826c <readlinkat@plt+0x558c>  // b.any
  40809c:	ldr	x0, [sp, #16]
  4080a0:	ldrb	w0, [x0, #8]
  4080a4:	and	w0, w0, #0x20
  4080a8:	and	w0, w0, #0xff
  4080ac:	cmp	w0, #0x0
  4080b0:	b.eq	4080d4 <readlinkat@plt+0x53f4>  // b.none
  4080b4:	ldr	x0, [sp, #48]
  4080b8:	add	x3, sp, #0x38
  4080bc:	mov	x2, x0
  4080c0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4080c4:	add	x1, x0, #0xf90
  4080c8:	mov	x0, x3
  4080cc:	bl	403604 <readlinkat@plt+0x924>
  4080d0:	b	4082b0 <readlinkat@plt+0x55d0>
  4080d4:	ldr	x0, [sp, #48]
  4080d8:	mov	x1, x0
  4080dc:	mov	w0, #0x0                   	// #0
  4080e0:	bl	40dc80 <readlinkat@plt+0xafa0>
  4080e4:	str	x0, [sp, #56]
  4080e8:	b	4082b0 <readlinkat@plt+0x55d0>
  4080ec:	ldr	x0, [sp, #88]
  4080f0:	ldr	w0, [x0, #48]
  4080f4:	cmp	w0, #0x0
  4080f8:	b.eq	408274 <readlinkat@plt+0x5594>  // b.none
  4080fc:	ldr	x0, [sp, #88]
  408100:	ldr	w0, [x0, #48]
  408104:	add	x3, sp, #0x38
  408108:	mov	w2, w0
  40810c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408110:	add	x1, x0, #0xf98
  408114:	mov	x0, x3
  408118:	bl	403604 <readlinkat@plt+0x924>
  40811c:	b	408274 <readlinkat@plt+0x5594>
  408120:	ldr	x0, [sp, #88]
  408124:	ldr	x0, [x0, #8]
  408128:	cmp	x0, #0x0
  40812c:	b.eq	40827c <readlinkat@plt+0x559c>  // b.none
  408130:	ldr	x0, [sp, #88]
  408134:	ldr	x0, [x0, #8]
  408138:	bl	403598 <readlinkat@plt+0x8b8>
  40813c:	str	x0, [sp, #56]
  408140:	b	40827c <readlinkat@plt+0x559c>
  408144:	ldr	x0, [sp, #88]
  408148:	ldr	w0, [x0, #32]
  40814c:	cmp	w0, #0x0
  408150:	b.eq	408284 <readlinkat@plt+0x55a4>  // b.none
  408154:	ldr	x0, [sp, #88]
  408158:	ldr	w0, [x0, #32]
  40815c:	add	x3, sp, #0x38
  408160:	mov	w2, w0
  408164:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408168:	add	x1, x0, #0xef0
  40816c:	mov	x0, x3
  408170:	bl	403604 <readlinkat@plt+0x924>
  408174:	b	408284 <readlinkat@plt+0x55a4>
  408178:	ldr	x0, [sp, #88]
  40817c:	ldr	x0, [x0, #16]
  408180:	cmp	x0, #0x0
  408184:	b.eq	40828c <readlinkat@plt+0x55ac>  // b.none
  408188:	ldr	x0, [sp, #88]
  40818c:	ldr	x0, [x0, #16]
  408190:	bl	403598 <readlinkat@plt+0x8b8>
  408194:	str	x0, [sp, #56]
  408198:	b	40828c <readlinkat@plt+0x55ac>
  40819c:	ldr	x0, [sp, #88]
  4081a0:	ldr	x0, [x0, #24]
  4081a4:	cmp	x0, #0x0
  4081a8:	b.eq	408294 <readlinkat@plt+0x55b4>  // b.none
  4081ac:	ldr	x0, [sp, #88]
  4081b0:	ldr	x0, [x0, #24]
  4081b4:	bl	403598 <readlinkat@plt+0x8b8>
  4081b8:	str	x0, [sp, #56]
  4081bc:	b	408294 <readlinkat@plt+0x55b4>
  4081c0:	ldr	x0, [sp, #88]
  4081c4:	ldr	w0, [x0, #52]
  4081c8:	cmp	w0, #0x0
  4081cc:	b.eq	40829c <readlinkat@plt+0x55bc>  // b.none
  4081d0:	ldr	x0, [sp, #88]
  4081d4:	ldr	w0, [x0, #52]
  4081d8:	add	x3, sp, #0x38
  4081dc:	mov	w2, w0
  4081e0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4081e4:	add	x1, x0, #0xf98
  4081e8:	mov	x0, x3
  4081ec:	bl	403604 <readlinkat@plt+0x924>
  4081f0:	b	40829c <readlinkat@plt+0x55bc>
  4081f4:	ldr	x0, [sp, #88]
  4081f8:	ldr	w0, [x0, #56]
  4081fc:	cmp	w0, #0x0
  408200:	b.eq	4082a4 <readlinkat@plt+0x55c4>  // b.none
  408204:	ldr	x0, [sp, #88]
  408208:	ldr	w0, [x0, #56]
  40820c:	add	x3, sp, #0x38
  408210:	mov	w2, w0
  408214:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408218:	add	x1, x0, #0xf98
  40821c:	mov	x0, x3
  408220:	bl	403604 <readlinkat@plt+0x924>
  408224:	b	4082a4 <readlinkat@plt+0x55c4>
  408228:	ldr	x0, [sp, #88]
  40822c:	ldr	w0, [x0, #60]
  408230:	cmp	w0, #0x0
  408234:	b.eq	4082ac <readlinkat@plt+0x55cc>  // b.none
  408238:	ldr	x0, [sp, #88]
  40823c:	ldr	w0, [x0, #60]
  408240:	add	x3, sp, #0x38
  408244:	mov	w2, w0
  408248:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40824c:	add	x1, x0, #0xf98
  408250:	mov	x0, x3
  408254:	bl	403604 <readlinkat@plt+0x924>
  408258:	b	4082ac <readlinkat@plt+0x55cc>
  40825c:	nop
  408260:	b	4082b0 <readlinkat@plt+0x55d0>
  408264:	nop
  408268:	b	4082b0 <readlinkat@plt+0x55d0>
  40826c:	nop
  408270:	b	4082b0 <readlinkat@plt+0x55d0>
  408274:	nop
  408278:	b	4082b0 <readlinkat@plt+0x55d0>
  40827c:	nop
  408280:	b	4082b0 <readlinkat@plt+0x55d0>
  408284:	nop
  408288:	b	4082b0 <readlinkat@plt+0x55d0>
  40828c:	nop
  408290:	b	4082b0 <readlinkat@plt+0x55d0>
  408294:	nop
  408298:	b	4082b0 <readlinkat@plt+0x55d0>
  40829c:	nop
  4082a0:	b	4082b0 <readlinkat@plt+0x55d0>
  4082a4:	nop
  4082a8:	b	4082b0 <readlinkat@plt+0x55d0>
  4082ac:	nop
  4082b0:	ldr	x0, [sp, #56]
  4082b4:	cmp	x0, #0x0
  4082b8:	b.eq	4082f4 <readlinkat@plt+0x5614>  // b.none
  4082bc:	ldrsw	x0, [sp, #104]
  4082c0:	ldr	x1, [sp, #56]
  4082c4:	mov	x2, x1
  4082c8:	mov	x1, x0
  4082cc:	ldr	x0, [sp, #80]
  4082d0:	bl	402600 <scols_line_refer_data@plt>
  4082d4:	cmp	w0, #0x0
  4082d8:	b.eq	4082f4 <readlinkat@plt+0x5614>  // b.none
  4082dc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4082e0:	add	x0, x0, #0xfa0
  4082e4:	bl	402c40 <gettext@plt>
  4082e8:	mov	x1, x0
  4082ec:	mov	w0, #0x1                   	// #1
  4082f0:	bl	402ca0 <err@plt>
  4082f4:	ldr	w0, [sp, #104]
  4082f8:	add	w0, w0, #0x1
  4082fc:	str	w0, [sp, #104]
  408300:	ldr	w1, [sp, #104]
  408304:	ldr	w0, [sp, #28]
  408308:	cmp	w1, w0
  40830c:	b.lt	407ee0 <readlinkat@plt+0x5200>  // b.tstop
  408310:	ldr	w0, [sp, #108]
  408314:	sub	w0, w0, #0x1
  408318:	str	w0, [sp, #108]
  40831c:	ldr	w0, [sp, #108]
  408320:	cmp	w0, #0x0
  408324:	b.ge	407e80 <readlinkat@plt+0x51a0>  // b.tcont
  408328:	ldr	x0, [sp, #96]
  40832c:	bl	402ae0 <scols_print_table@plt>
  408330:	ldr	x0, [sp, #96]
  408334:	bl	4028b0 <scols_unref_table@plt>
  408338:	nop
  40833c:	ldp	x29, x30, [sp], #112
  408340:	ret
  408344:	mov	x12, #0x2070                	// #8304
  408348:	sub	sp, sp, x12
  40834c:	stp	x29, x30, [sp]
  408350:	mov	x29, sp
  408354:	str	x0, [sp, #40]
  408358:	str	x1, [sp, #32]
  40835c:	str	w2, [sp, #28]
  408360:	str	x3, [sp, #16]
  408364:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408368:	add	x0, x0, #0xfc0
  40836c:	bl	402c40 <gettext@plt>
  408370:	bl	402bb0 <printf@plt>
  408374:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408378:	add	x0, x0, #0x750
  40837c:	ldr	x0, [x0]
  408380:	mov	x3, x0
  408384:	mov	x2, #0x2                   	// #2
  408388:	mov	x1, #0x1                   	// #1
  40838c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  408390:	add	x0, x0, #0x60
  408394:	bl	402a90 <fwrite@plt>
  408398:	str	wzr, [sp, #8300]
  40839c:	b	40854c <readlinkat@plt+0x586c>
  4083a0:	ldrsw	x0, [sp, #8300]
  4083a4:	lsl	x0, x0, #2
  4083a8:	ldr	x1, [sp, #32]
  4083ac:	add	x0, x1, x0
  4083b0:	ldr	w0, [x0]
  4083b4:	str	w0, [sp, #8244]
  4083b8:	ldr	w0, [sp, #8244]
  4083bc:	cmp	w0, #0x6
  4083c0:	b.ne	408418 <readlinkat@plt+0x5738>  // b.any
  4083c4:	ldr	x0, [sp, #16]
  4083c8:	ldrb	w0, [x0, #8]
  4083cc:	and	w0, w0, #0x2
  4083d0:	and	w0, w0, #0xff
  4083d4:	cmp	w0, #0x0
  4083d8:	b.eq	4083ec <readlinkat@plt+0x570c>  // b.none
  4083dc:	ldr	x0, [sp, #40]
  4083e0:	ldr	w0, [x0, #236]
  4083e4:	cmp	w0, #0x0
  4083e8:	b.eq	40853c <readlinkat@plt+0x585c>  // b.none
  4083ec:	ldr	x0, [sp, #16]
  4083f0:	ldrb	w0, [x0, #8]
  4083f4:	and	w0, w0, #0x2
  4083f8:	and	w0, w0, #0xff
  4083fc:	cmp	w0, #0x0
  408400:	b.eq	408418 <readlinkat@plt+0x5738>  // b.none
  408404:	ldr	w0, [sp, #8300]
  408408:	cmp	w0, #0x0
  40840c:	b.eq	408418 <readlinkat@plt+0x5738>  // b.none
  408410:	mov	w0, #0x2c                  	// #44
  408414:	bl	402c10 <putchar@plt>
  408418:	ldr	w0, [sp, #8300]
  40841c:	cmp	w0, #0x0
  408420:	b.le	40842c <readlinkat@plt+0x574c>
  408424:	mov	w0, #0x2c                  	// #44
  408428:	bl	402c10 <putchar@plt>
  40842c:	add	x0, sp, #0x30
  408430:	mov	x4, #0x2000                	// #8192
  408434:	mov	x3, x0
  408438:	ldr	x2, [sp, #16]
  40843c:	ldr	w1, [sp, #8244]
  408440:	ldr	x0, [sp, #40]
  408444:	bl	407b98 <readlinkat@plt+0x4eb8>
  408448:	str	x0, [sp, #8248]
  40844c:	ldr	x0, [sp, #8248]
  408450:	cmp	x0, #0x0
  408454:	b.eq	4084fc <readlinkat@plt+0x581c>  // b.none
  408458:	ldr	x0, [sp, #8248]
  40845c:	ldrsb	w0, [x0]
  408460:	cmp	w0, #0x0
  408464:	b.eq	4084fc <readlinkat@plt+0x581c>  // b.none
  408468:	ldr	w0, [sp, #8244]
  40846c:	cmp	w0, #0x6
  408470:	b.eq	4084fc <readlinkat@plt+0x581c>  // b.none
  408474:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408478:	add	x2, x0, #0x4e0
  40847c:	ldrsw	x1, [sp, #8244]
  408480:	mov	x0, x1
  408484:	lsl	x0, x0, #1
  408488:	add	x0, x0, x1
  40848c:	lsl	x0, x0, #3
  408490:	add	x0, x2, x0
  408494:	add	x0, x0, #0x10
  408498:	ldrb	w0, [x0, #4]
  40849c:	ubfx	x0, x0, #0, #1
  4084a0:	and	w0, w0, #0xff
  4084a4:	cmp	w0, #0x0
  4084a8:	b.ne	4084fc <readlinkat@plt+0x581c>  // b.any
  4084ac:	ldr	x0, [sp, #8248]
  4084b0:	add	x0, x0, #0x1
  4084b4:	str	x0, [sp, #8288]
  4084b8:	b	4084e0 <readlinkat@plt+0x5800>
  4084bc:	ldr	x0, [sp, #8288]
  4084c0:	ldrsb	w0, [x0]
  4084c4:	bl	402be0 <tolower@plt>
  4084c8:	sxtb	w1, w0
  4084cc:	ldr	x0, [sp, #8288]
  4084d0:	strb	w1, [x0]
  4084d4:	ldr	x0, [sp, #8288]
  4084d8:	add	x0, x0, #0x1
  4084dc:	str	x0, [sp, #8288]
  4084e0:	ldr	x0, [sp, #8288]
  4084e4:	cmp	x0, #0x0
  4084e8:	b.eq	4084fc <readlinkat@plt+0x581c>  // b.none
  4084ec:	ldr	x0, [sp, #8288]
  4084f0:	ldrsb	w0, [x0]
  4084f4:	cmp	w0, #0x0
  4084f8:	b.ne	4084bc <readlinkat@plt+0x57dc>  // b.any
  4084fc:	ldr	x0, [sp, #8248]
  408500:	cmp	x0, #0x0
  408504:	b.eq	408520 <readlinkat@plt+0x5840>  // b.none
  408508:	ldr	x0, [sp, #8248]
  40850c:	ldrsb	w0, [x0]
  408510:	cmp	w0, #0x0
  408514:	b.eq	408520 <readlinkat@plt+0x5840>  // b.none
  408518:	ldr	x0, [sp, #8248]
  40851c:	b	408528 <readlinkat@plt+0x5848>
  408520:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  408524:	add	x0, x0, #0x68
  408528:	adrp	x1, 42a000 <readlinkat@plt+0x27320>
  40852c:	add	x1, x1, #0x750
  408530:	ldr	x1, [x1]
  408534:	bl	4025c0 <fputs@plt>
  408538:	b	408540 <readlinkat@plt+0x5860>
  40853c:	nop
  408540:	ldr	w0, [sp, #8300]
  408544:	add	w0, w0, #0x1
  408548:	str	w0, [sp, #8300]
  40854c:	ldr	w1, [sp, #8300]
  408550:	ldr	w0, [sp, #28]
  408554:	cmp	w1, w0
  408558:	b.lt	4083a0 <readlinkat@plt+0x56c0>  // b.tstop
  40855c:	mov	w0, #0xa                   	// #10
  408560:	bl	402c10 <putchar@plt>
  408564:	str	wzr, [sp, #8300]
  408568:	b	4088e4 <readlinkat@plt+0x5c04>
  40856c:	ldr	x0, [sp, #40]
  408570:	ldr	x1, [x0, #280]
  408574:	ldrsw	x0, [sp, #8300]
  408578:	lsl	x0, x0, #2
  40857c:	add	x0, x1, x0
  408580:	ldr	w0, [x0]
  408584:	str	w0, [sp, #8280]
  408588:	ldr	x0, [sp, #40]
  40858c:	ldr	x0, [x0, #224]
  408590:	cmp	x0, #0x0
  408594:	b.eq	408700 <readlinkat@plt+0x5a20>  // b.none
  408598:	ldr	x0, [sp, #16]
  40859c:	ldrb	w0, [x0, #8]
  4085a0:	and	w0, w0, #0x8
  4085a4:	and	w0, w0, #0xff
  4085a8:	cmp	w0, #0x0
  4085ac:	b.ne	40864c <readlinkat@plt+0x596c>  // b.any
  4085b0:	ldr	x0, [sp, #40]
  4085b4:	cmp	x0, #0x0
  4085b8:	b.eq	4088c4 <readlinkat@plt+0x5be4>  // b.none
  4085bc:	ldr	x0, [sp, #40]
  4085c0:	ldr	x0, [x0, #224]
  4085c4:	cmp	x0, #0x0
  4085c8:	b.eq	4088c4 <readlinkat@plt+0x5be4>  // b.none
  4085cc:	ldrsw	x0, [sp, #8280]
  4085d0:	str	x0, [sp, #8272]
  4085d4:	ldr	x0, [sp, #8272]
  4085d8:	lsr	x1, x0, #3
  4085dc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4085e0:	add	x0, x0, #0x764
  4085e4:	ldr	w0, [x0]
  4085e8:	sxtw	x0, w0
  4085ec:	add	x0, x0, #0x3f
  4085f0:	lsr	x0, x0, #6
  4085f4:	lsl	x0, x0, #3
  4085f8:	cmp	x1, x0
  4085fc:	b.cs	408640 <readlinkat@plt+0x5960>  // b.hs, b.nlast
  408600:	ldr	x0, [sp, #40]
  408604:	ldr	x0, [x0, #224]
  408608:	mov	x1, x0
  40860c:	ldr	x0, [sp, #8272]
  408610:	lsr	x0, x0, #6
  408614:	lsl	x0, x0, #3
  408618:	add	x0, x1, x0
  40861c:	ldr	x1, [x0]
  408620:	ldr	x0, [sp, #8272]
  408624:	and	w0, w0, #0x3f
  408628:	lsr	x0, x1, x0
  40862c:	and	x0, x0, #0x1
  408630:	cmp	x0, #0x0
  408634:	b.eq	408640 <readlinkat@plt+0x5960>  // b.none
  408638:	mov	w0, #0x1                   	// #1
  40863c:	b	408644 <readlinkat@plt+0x5964>
  408640:	mov	w0, #0x0                   	// #0
  408644:	cmp	w0, #0x0
  408648:	b.eq	4088c4 <readlinkat@plt+0x5be4>  // b.none
  40864c:	ldr	x0, [sp, #16]
  408650:	ldrb	w0, [x0, #8]
  408654:	and	w0, w0, #0x4
  408658:	and	w0, w0, #0xff
  40865c:	cmp	w0, #0x0
  408660:	b.ne	408700 <readlinkat@plt+0x5a20>  // b.any
  408664:	ldr	x0, [sp, #40]
  408668:	cmp	x0, #0x0
  40866c:	b.eq	408700 <readlinkat@plt+0x5a20>  // b.none
  408670:	ldr	x0, [sp, #40]
  408674:	ldr	x0, [x0, #224]
  408678:	cmp	x0, #0x0
  40867c:	b.eq	408700 <readlinkat@plt+0x5a20>  // b.none
  408680:	ldrsw	x0, [sp, #8280]
  408684:	str	x0, [sp, #8264]
  408688:	ldr	x0, [sp, #8264]
  40868c:	lsr	x1, x0, #3
  408690:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408694:	add	x0, x0, #0x764
  408698:	ldr	w0, [x0]
  40869c:	sxtw	x0, w0
  4086a0:	add	x0, x0, #0x3f
  4086a4:	lsr	x0, x0, #6
  4086a8:	lsl	x0, x0, #3
  4086ac:	cmp	x1, x0
  4086b0:	b.cs	4086f4 <readlinkat@plt+0x5a14>  // b.hs, b.nlast
  4086b4:	ldr	x0, [sp, #40]
  4086b8:	ldr	x0, [x0, #224]
  4086bc:	mov	x1, x0
  4086c0:	ldr	x0, [sp, #8264]
  4086c4:	lsr	x0, x0, #6
  4086c8:	lsl	x0, x0, #3
  4086cc:	add	x0, x1, x0
  4086d0:	ldr	x1, [x0]
  4086d4:	ldr	x0, [sp, #8264]
  4086d8:	and	w0, w0, #0x3f
  4086dc:	lsr	x0, x1, x0
  4086e0:	and	x0, x0, #0x1
  4086e4:	cmp	x0, #0x0
  4086e8:	b.eq	4086f4 <readlinkat@plt+0x5a14>  // b.none
  4086ec:	mov	w0, #0x1                   	// #1
  4086f0:	b	4086f8 <readlinkat@plt+0x5a18>
  4086f4:	mov	w0, #0x0                   	// #0
  4086f8:	cmp	w0, #0x0
  4086fc:	b.ne	4088cc <readlinkat@plt+0x5bec>  // b.any
  408700:	ldr	x0, [sp, #40]
  408704:	ldr	x0, [x0, #216]
  408708:	cmp	x0, #0x0
  40870c:	b.eq	4087ac <readlinkat@plt+0x5acc>  // b.none
  408710:	ldr	x0, [sp, #40]
  408714:	cmp	x0, #0x0
  408718:	b.eq	4088d4 <readlinkat@plt+0x5bf4>  // b.none
  40871c:	ldr	x0, [sp, #40]
  408720:	ldr	x0, [x0, #216]
  408724:	cmp	x0, #0x0
  408728:	b.eq	4088d4 <readlinkat@plt+0x5bf4>  // b.none
  40872c:	ldrsw	x0, [sp, #8280]
  408730:	str	x0, [sp, #8256]
  408734:	ldr	x0, [sp, #8256]
  408738:	lsr	x1, x0, #3
  40873c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408740:	add	x0, x0, #0x764
  408744:	ldr	w0, [x0]
  408748:	sxtw	x0, w0
  40874c:	add	x0, x0, #0x3f
  408750:	lsr	x0, x0, #6
  408754:	lsl	x0, x0, #3
  408758:	cmp	x1, x0
  40875c:	b.cs	4087a0 <readlinkat@plt+0x5ac0>  // b.hs, b.nlast
  408760:	ldr	x0, [sp, #40]
  408764:	ldr	x0, [x0, #216]
  408768:	mov	x1, x0
  40876c:	ldr	x0, [sp, #8256]
  408770:	lsr	x0, x0, #6
  408774:	lsl	x0, x0, #3
  408778:	add	x0, x1, x0
  40877c:	ldr	x1, [x0]
  408780:	ldr	x0, [sp, #8256]
  408784:	and	w0, w0, #0x3f
  408788:	lsr	x0, x1, x0
  40878c:	and	x0, x0, #0x1
  408790:	cmp	x0, #0x0
  408794:	b.eq	4087a0 <readlinkat@plt+0x5ac0>  // b.none
  408798:	mov	w0, #0x1                   	// #1
  40879c:	b	4087a4 <readlinkat@plt+0x5ac4>
  4087a0:	mov	w0, #0x0                   	// #0
  4087a4:	cmp	w0, #0x0
  4087a8:	b.eq	4088d4 <readlinkat@plt+0x5bf4>  // b.none
  4087ac:	str	wzr, [sp, #8284]
  4087b0:	b	4088a8 <readlinkat@plt+0x5bc8>
  4087b4:	ldr	x0, [sp, #16]
  4087b8:	ldrb	w0, [x0, #8]
  4087bc:	and	w0, w0, #0x2
  4087c0:	and	w0, w0, #0xff
  4087c4:	cmp	w0, #0x0
  4087c8:	b.eq	40880c <readlinkat@plt+0x5b2c>  // b.none
  4087cc:	ldrsw	x0, [sp, #8284]
  4087d0:	lsl	x0, x0, #2
  4087d4:	ldr	x1, [sp, #32]
  4087d8:	add	x0, x1, x0
  4087dc:	ldr	w0, [x0]
  4087e0:	cmp	w0, #0x6
  4087e4:	b.ne	40880c <readlinkat@plt+0x5b2c>  // b.any
  4087e8:	ldr	x0, [sp, #40]
  4087ec:	ldr	w0, [x0, #236]
  4087f0:	cmp	w0, #0x0
  4087f4:	b.eq	408898 <readlinkat@plt+0x5bb8>  // b.none
  4087f8:	ldr	w0, [sp, #8284]
  4087fc:	cmp	w0, #0x0
  408800:	b.le	40880c <readlinkat@plt+0x5b2c>
  408804:	mov	w0, #0x2c                  	// #44
  408808:	bl	402c10 <putchar@plt>
  40880c:	ldr	w0, [sp, #8284]
  408810:	cmp	w0, #0x0
  408814:	b.le	408820 <readlinkat@plt+0x5b40>
  408818:	mov	w0, #0x2c                  	// #44
  40881c:	bl	402c10 <putchar@plt>
  408820:	ldrsw	x0, [sp, #8284]
  408824:	lsl	x0, x0, #2
  408828:	ldr	x1, [sp, #32]
  40882c:	add	x0, x1, x0
  408830:	ldr	w0, [x0]
  408834:	add	x1, sp, #0x30
  408838:	mov	x5, #0x2000                	// #8192
  40883c:	mov	x4, x1
  408840:	ldr	x3, [sp, #16]
  408844:	mov	w2, w0
  408848:	ldr	w1, [sp, #8300]
  40884c:	ldr	x0, [sp, #40]
  408850:	bl	407030 <readlinkat@plt+0x4350>
  408854:	str	x0, [sp, #8248]
  408858:	ldr	x0, [sp, #8248]
  40885c:	cmp	x0, #0x0
  408860:	b.eq	40887c <readlinkat@plt+0x5b9c>  // b.none
  408864:	ldr	x0, [sp, #8248]
  408868:	ldrsb	w0, [x0]
  40886c:	cmp	w0, #0x0
  408870:	b.eq	40887c <readlinkat@plt+0x5b9c>  // b.none
  408874:	ldr	x0, [sp, #8248]
  408878:	b	408884 <readlinkat@plt+0x5ba4>
  40887c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  408880:	add	x0, x0, #0x68
  408884:	adrp	x1, 42a000 <readlinkat@plt+0x27320>
  408888:	add	x1, x1, #0x750
  40888c:	ldr	x1, [x1]
  408890:	bl	4025c0 <fputs@plt>
  408894:	b	40889c <readlinkat@plt+0x5bbc>
  408898:	nop
  40889c:	ldr	w0, [sp, #8284]
  4088a0:	add	w0, w0, #0x1
  4088a4:	str	w0, [sp, #8284]
  4088a8:	ldr	w1, [sp, #8284]
  4088ac:	ldr	w0, [sp, #28]
  4088b0:	cmp	w1, w0
  4088b4:	b.lt	4087b4 <readlinkat@plt+0x5ad4>  // b.tstop
  4088b8:	mov	w0, #0xa                   	// #10
  4088bc:	bl	402c10 <putchar@plt>
  4088c0:	b	4088d8 <readlinkat@plt+0x5bf8>
  4088c4:	nop
  4088c8:	b	4088d8 <readlinkat@plt+0x5bf8>
  4088cc:	nop
  4088d0:	b	4088d8 <readlinkat@plt+0x5bf8>
  4088d4:	nop
  4088d8:	ldr	w0, [sp, #8300]
  4088dc:	add	w0, w0, #0x1
  4088e0:	str	w0, [sp, #8300]
  4088e4:	ldr	x0, [sp, #40]
  4088e8:	ldr	w0, [x0, #204]
  4088ec:	ldr	w1, [sp, #8300]
  4088f0:	cmp	w1, w0
  4088f4:	b.lt	40856c <readlinkat@plt+0x588c>  // b.tstop
  4088f8:	nop
  4088fc:	nop
  408900:	ldp	x29, x30, [sp]
  408904:	mov	x12, #0x2070                	// #8304
  408908:	add	sp, sp, x12
  40890c:	ret
  408910:	mov	x12, #0x2080                	// #8320
  408914:	sub	sp, sp, x12
  408918:	stp	x29, x30, [sp]
  40891c:	mov	x29, sp
  408920:	str	x0, [sp, #40]
  408924:	str	x1, [sp, #32]
  408928:	str	w2, [sp, #28]
  40892c:	str	x3, [sp, #16]
  408930:	mov	w0, #0x0                   	// #0
  408934:	bl	402c90 <scols_init_debug@plt>
  408938:	bl	402830 <scols_new_table@plt>
  40893c:	str	x0, [sp, #8288]
  408940:	ldr	x0, [sp, #8288]
  408944:	cmp	x0, #0x0
  408948:	b.ne	408964 <readlinkat@plt+0x5c84>  // b.any
  40894c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408950:	add	x0, x0, #0xf20
  408954:	bl	402c40 <gettext@plt>
  408958:	mov	x1, x0
  40895c:	mov	w0, #0x1                   	// #1
  408960:	bl	402ca0 <err@plt>
  408964:	ldr	x0, [sp, #16]
  408968:	ldrb	w0, [x0, #8]
  40896c:	and	w0, w0, #0x10
  408970:	and	w0, w0, #0xff
  408974:	cmp	w0, #0x0
  408978:	b.eq	408998 <readlinkat@plt+0x5cb8>  // b.none
  40897c:	mov	w1, #0x1                   	// #1
  408980:	ldr	x0, [sp, #8288]
  408984:	bl	402a10 <scols_table_enable_json@plt>
  408988:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40898c:	add	x1, x0, #0x70
  408990:	ldr	x0, [sp, #8288]
  408994:	bl	402630 <scols_table_set_name@plt>
  408998:	str	wzr, [sp, #8316]
  40899c:	b	408a4c <readlinkat@plt+0x5d6c>
  4089a0:	ldrsw	x0, [sp, #8316]
  4089a4:	lsl	x0, x0, #2
  4089a8:	ldr	x1, [sp, #32]
  4089ac:	add	x0, x1, x0
  4089b0:	ldr	w0, [x0]
  4089b4:	add	x1, sp, #0x38
  4089b8:	mov	x4, #0x2000                	// #8192
  4089bc:	mov	x3, x1
  4089c0:	ldr	x2, [sp, #16]
  4089c4:	mov	w1, w0
  4089c8:	ldr	x0, [sp, #40]
  4089cc:	bl	407b98 <readlinkat@plt+0x4eb8>
  4089d0:	str	x0, [sp, #8304]
  4089d4:	ldrsw	x0, [sp, #8316]
  4089d8:	lsl	x0, x0, #2
  4089dc:	ldr	x1, [sp, #32]
  4089e0:	add	x0, x1, x0
  4089e4:	ldr	w1, [x0]
  4089e8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4089ec:	add	x2, x0, #0x4e0
  4089f0:	sxtw	x1, w1
  4089f4:	mov	x0, x1
  4089f8:	lsl	x0, x0, #1
  4089fc:	add	x0, x0, x1
  408a00:	lsl	x0, x0, #3
  408a04:	add	x0, x2, x0
  408a08:	ldr	w0, [x0, #16]
  408a0c:	mov	w2, w0
  408a10:	movi	d0, #0x0
  408a14:	ldr	x1, [sp, #8304]
  408a18:	ldr	x0, [sp, #8288]
  408a1c:	bl	402670 <scols_table_new_column@plt>
  408a20:	cmp	x0, #0x0
  408a24:	b.ne	408a40 <readlinkat@plt+0x5d60>  // b.any
  408a28:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408a2c:	add	x0, x0, #0xf48
  408a30:	bl	402c40 <gettext@plt>
  408a34:	mov	x1, x0
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	bl	402ca0 <err@plt>
  408a40:	ldr	w0, [sp, #8316]
  408a44:	add	w0, w0, #0x1
  408a48:	str	w0, [sp, #8316]
  408a4c:	ldr	w1, [sp, #8316]
  408a50:	ldr	w0, [sp, #28]
  408a54:	cmp	w1, w0
  408a58:	b.lt	4089a0 <readlinkat@plt+0x5cc0>  // b.tstop
  408a5c:	str	wzr, [sp, #8316]
  408a60:	b	408db4 <readlinkat@plt+0x60d4>
  408a64:	ldr	x0, [sp, #40]
  408a68:	ldr	x1, [x0, #280]
  408a6c:	ldrsw	x0, [sp, #8316]
  408a70:	lsl	x0, x0, #2
  408a74:	add	x0, x1, x0
  408a78:	ldr	w0, [x0]
  408a7c:	str	w0, [sp, #8284]
  408a80:	ldr	x0, [sp, #40]
  408a84:	ldr	x0, [x0, #224]
  408a88:	cmp	x0, #0x0
  408a8c:	b.eq	408bf8 <readlinkat@plt+0x5f18>  // b.none
  408a90:	ldr	x0, [sp, #16]
  408a94:	ldrb	w0, [x0, #8]
  408a98:	and	w0, w0, #0x8
  408a9c:	and	w0, w0, #0xff
  408aa0:	cmp	w0, #0x0
  408aa4:	b.ne	408b44 <readlinkat@plt+0x5e64>  // b.any
  408aa8:	ldr	x0, [sp, #40]
  408aac:	cmp	x0, #0x0
  408ab0:	b.eq	408d94 <readlinkat@plt+0x60b4>  // b.none
  408ab4:	ldr	x0, [sp, #40]
  408ab8:	ldr	x0, [x0, #224]
  408abc:	cmp	x0, #0x0
  408ac0:	b.eq	408d94 <readlinkat@plt+0x60b4>  // b.none
  408ac4:	ldrsw	x0, [sp, #8284]
  408ac8:	str	x0, [sp, #8272]
  408acc:	ldr	x0, [sp, #8272]
  408ad0:	lsr	x1, x0, #3
  408ad4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408ad8:	add	x0, x0, #0x764
  408adc:	ldr	w0, [x0]
  408ae0:	sxtw	x0, w0
  408ae4:	add	x0, x0, #0x3f
  408ae8:	lsr	x0, x0, #6
  408aec:	lsl	x0, x0, #3
  408af0:	cmp	x1, x0
  408af4:	b.cs	408b38 <readlinkat@plt+0x5e58>  // b.hs, b.nlast
  408af8:	ldr	x0, [sp, #40]
  408afc:	ldr	x0, [x0, #224]
  408b00:	mov	x1, x0
  408b04:	ldr	x0, [sp, #8272]
  408b08:	lsr	x0, x0, #6
  408b0c:	lsl	x0, x0, #3
  408b10:	add	x0, x1, x0
  408b14:	ldr	x1, [x0]
  408b18:	ldr	x0, [sp, #8272]
  408b1c:	and	w0, w0, #0x3f
  408b20:	lsr	x0, x1, x0
  408b24:	and	x0, x0, #0x1
  408b28:	cmp	x0, #0x0
  408b2c:	b.eq	408b38 <readlinkat@plt+0x5e58>  // b.none
  408b30:	mov	w0, #0x1                   	// #1
  408b34:	b	408b3c <readlinkat@plt+0x5e5c>
  408b38:	mov	w0, #0x0                   	// #0
  408b3c:	cmp	w0, #0x0
  408b40:	b.eq	408d94 <readlinkat@plt+0x60b4>  // b.none
  408b44:	ldr	x0, [sp, #16]
  408b48:	ldrb	w0, [x0, #8]
  408b4c:	and	w0, w0, #0x4
  408b50:	and	w0, w0, #0xff
  408b54:	cmp	w0, #0x0
  408b58:	b.ne	408bf8 <readlinkat@plt+0x5f18>  // b.any
  408b5c:	ldr	x0, [sp, #40]
  408b60:	cmp	x0, #0x0
  408b64:	b.eq	408bf8 <readlinkat@plt+0x5f18>  // b.none
  408b68:	ldr	x0, [sp, #40]
  408b6c:	ldr	x0, [x0, #224]
  408b70:	cmp	x0, #0x0
  408b74:	b.eq	408bf8 <readlinkat@plt+0x5f18>  // b.none
  408b78:	ldrsw	x0, [sp, #8284]
  408b7c:	str	x0, [sp, #8264]
  408b80:	ldr	x0, [sp, #8264]
  408b84:	lsr	x1, x0, #3
  408b88:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408b8c:	add	x0, x0, #0x764
  408b90:	ldr	w0, [x0]
  408b94:	sxtw	x0, w0
  408b98:	add	x0, x0, #0x3f
  408b9c:	lsr	x0, x0, #6
  408ba0:	lsl	x0, x0, #3
  408ba4:	cmp	x1, x0
  408ba8:	b.cs	408bec <readlinkat@plt+0x5f0c>  // b.hs, b.nlast
  408bac:	ldr	x0, [sp, #40]
  408bb0:	ldr	x0, [x0, #224]
  408bb4:	mov	x1, x0
  408bb8:	ldr	x0, [sp, #8264]
  408bbc:	lsr	x0, x0, #6
  408bc0:	lsl	x0, x0, #3
  408bc4:	add	x0, x1, x0
  408bc8:	ldr	x1, [x0]
  408bcc:	ldr	x0, [sp, #8264]
  408bd0:	and	w0, w0, #0x3f
  408bd4:	lsr	x0, x1, x0
  408bd8:	and	x0, x0, #0x1
  408bdc:	cmp	x0, #0x0
  408be0:	b.eq	408bec <readlinkat@plt+0x5f0c>  // b.none
  408be4:	mov	w0, #0x1                   	// #1
  408be8:	b	408bf0 <readlinkat@plt+0x5f10>
  408bec:	mov	w0, #0x0                   	// #0
  408bf0:	cmp	w0, #0x0
  408bf4:	b.ne	408d9c <readlinkat@plt+0x60bc>  // b.any
  408bf8:	ldr	x0, [sp, #40]
  408bfc:	ldr	x0, [x0, #216]
  408c00:	cmp	x0, #0x0
  408c04:	b.eq	408ca4 <readlinkat@plt+0x5fc4>  // b.none
  408c08:	ldr	x0, [sp, #40]
  408c0c:	cmp	x0, #0x0
  408c10:	b.eq	408da4 <readlinkat@plt+0x60c4>  // b.none
  408c14:	ldr	x0, [sp, #40]
  408c18:	ldr	x0, [x0, #216]
  408c1c:	cmp	x0, #0x0
  408c20:	b.eq	408da4 <readlinkat@plt+0x60c4>  // b.none
  408c24:	ldrsw	x0, [sp, #8284]
  408c28:	str	x0, [sp, #8256]
  408c2c:	ldr	x0, [sp, #8256]
  408c30:	lsr	x1, x0, #3
  408c34:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408c38:	add	x0, x0, #0x764
  408c3c:	ldr	w0, [x0]
  408c40:	sxtw	x0, w0
  408c44:	add	x0, x0, #0x3f
  408c48:	lsr	x0, x0, #6
  408c4c:	lsl	x0, x0, #3
  408c50:	cmp	x1, x0
  408c54:	b.cs	408c98 <readlinkat@plt+0x5fb8>  // b.hs, b.nlast
  408c58:	ldr	x0, [sp, #40]
  408c5c:	ldr	x0, [x0, #216]
  408c60:	mov	x1, x0
  408c64:	ldr	x0, [sp, #8256]
  408c68:	lsr	x0, x0, #6
  408c6c:	lsl	x0, x0, #3
  408c70:	add	x0, x1, x0
  408c74:	ldr	x1, [x0]
  408c78:	ldr	x0, [sp, #8256]
  408c7c:	and	w0, w0, #0x3f
  408c80:	lsr	x0, x1, x0
  408c84:	and	x0, x0, #0x1
  408c88:	cmp	x0, #0x0
  408c8c:	b.eq	408c98 <readlinkat@plt+0x5fb8>  // b.none
  408c90:	mov	w0, #0x1                   	// #1
  408c94:	b	408c9c <readlinkat@plt+0x5fbc>
  408c98:	mov	w0, #0x0                   	// #0
  408c9c:	cmp	w0, #0x0
  408ca0:	b.eq	408da4 <readlinkat@plt+0x60c4>  // b.none
  408ca4:	mov	x1, #0x0                   	// #0
  408ca8:	ldr	x0, [sp, #8288]
  408cac:	bl	402890 <scols_table_new_line@plt>
  408cb0:	str	x0, [sp, #8248]
  408cb4:	ldr	x0, [sp, #8248]
  408cb8:	cmp	x0, #0x0
  408cbc:	b.ne	408cd8 <readlinkat@plt+0x5ff8>  // b.any
  408cc0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408cc4:	add	x0, x0, #0xf70
  408cc8:	bl	402c40 <gettext@plt>
  408ccc:	mov	x1, x0
  408cd0:	mov	w0, #0x1                   	// #1
  408cd4:	bl	402ca0 <err@plt>
  408cd8:	str	wzr, [sp, #8300]
  408cdc:	b	408d80 <readlinkat@plt+0x60a0>
  408ce0:	ldrsw	x0, [sp, #8300]
  408ce4:	lsl	x0, x0, #2
  408ce8:	ldr	x1, [sp, #32]
  408cec:	add	x0, x1, x0
  408cf0:	ldr	w0, [x0]
  408cf4:	add	x1, sp, #0x38
  408cf8:	mov	x5, #0x2000                	// #8192
  408cfc:	mov	x4, x1
  408d00:	ldr	x3, [sp, #16]
  408d04:	mov	w2, w0
  408d08:	ldr	w1, [sp, #8316]
  408d0c:	ldr	x0, [sp, #40]
  408d10:	bl	407030 <readlinkat@plt+0x4350>
  408d14:	str	x0, [sp, #8304]
  408d18:	ldr	x0, [sp, #8304]
  408d1c:	cmp	x0, #0x0
  408d20:	b.eq	408d34 <readlinkat@plt+0x6054>  // b.none
  408d24:	ldr	x0, [sp, #8304]
  408d28:	ldrsb	w0, [x0]
  408d2c:	cmp	w0, #0x0
  408d30:	b.ne	408d40 <readlinkat@plt+0x6060>  // b.any
  408d34:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408d38:	add	x0, x0, #0x128
  408d3c:	str	x0, [sp, #8304]
  408d40:	ldrsw	x0, [sp, #8300]
  408d44:	ldr	x2, [sp, #8304]
  408d48:	mov	x1, x0
  408d4c:	ldr	x0, [sp, #8248]
  408d50:	bl	4025d0 <scols_line_set_data@plt>
  408d54:	cmp	w0, #0x0
  408d58:	b.eq	408d74 <readlinkat@plt+0x6094>  // b.none
  408d5c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408d60:	add	x0, x0, #0xfa0
  408d64:	bl	402c40 <gettext@plt>
  408d68:	mov	x1, x0
  408d6c:	mov	w0, #0x1                   	// #1
  408d70:	bl	402ca0 <err@plt>
  408d74:	ldr	w0, [sp, #8300]
  408d78:	add	w0, w0, #0x1
  408d7c:	str	w0, [sp, #8300]
  408d80:	ldr	w1, [sp, #8300]
  408d84:	ldr	w0, [sp, #28]
  408d88:	cmp	w1, w0
  408d8c:	b.lt	408ce0 <readlinkat@plt+0x6000>  // b.tstop
  408d90:	b	408da8 <readlinkat@plt+0x60c8>
  408d94:	nop
  408d98:	b	408da8 <readlinkat@plt+0x60c8>
  408d9c:	nop
  408da0:	b	408da8 <readlinkat@plt+0x60c8>
  408da4:	nop
  408da8:	ldr	w0, [sp, #8316]
  408dac:	add	w0, w0, #0x1
  408db0:	str	w0, [sp, #8316]
  408db4:	ldr	x0, [sp, #40]
  408db8:	ldr	w0, [x0, #204]
  408dbc:	ldr	w1, [sp, #8316]
  408dc0:	cmp	w1, w0
  408dc4:	b.lt	408a64 <readlinkat@plt+0x5d84>  // b.tstop
  408dc8:	ldr	x0, [sp, #8288]
  408dcc:	bl	402ae0 <scols_print_table@plt>
  408dd0:	ldr	x0, [sp, #8288]
  408dd4:	bl	4028b0 <scols_unref_table@plt>
  408dd8:	nop
  408ddc:	ldp	x29, x30, [sp]
  408de0:	mov	x12, #0x2080                	// #8320
  408de4:	add	sp, sp, x12
  408de8:	ret
  408dec:	stp	x29, x30, [sp, #-304]!
  408df0:	mov	x29, sp
  408df4:	str	x0, [sp, #72]
  408df8:	str	x1, [sp, #64]
  408dfc:	str	x2, [sp, #56]
  408e00:	str	x3, [sp, #264]
  408e04:	str	x4, [sp, #272]
  408e08:	str	x5, [sp, #280]
  408e0c:	str	x6, [sp, #288]
  408e10:	str	x7, [sp, #296]
  408e14:	str	q0, [sp, #128]
  408e18:	str	q1, [sp, #144]
  408e1c:	str	q2, [sp, #160]
  408e20:	str	q3, [sp, #176]
  408e24:	str	q4, [sp, #192]
  408e28:	str	q5, [sp, #208]
  408e2c:	str	q6, [sp, #224]
  408e30:	str	q7, [sp, #240]
  408e34:	mov	x1, #0x0                   	// #0
  408e38:	ldr	x0, [sp, #72]
  408e3c:	bl	402890 <scols_table_new_line@plt>
  408e40:	str	x0, [sp, #120]
  408e44:	ldr	x0, [sp, #120]
  408e48:	cmp	x0, #0x0
  408e4c:	b.ne	408e68 <readlinkat@plt+0x6188>  // b.any
  408e50:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408e54:	add	x0, x0, #0xf70
  408e58:	bl	402c40 <gettext@plt>
  408e5c:	mov	x1, x0
  408e60:	mov	w0, #0x1                   	// #1
  408e64:	bl	402ca0 <err@plt>
  408e68:	ldr	x0, [sp, #64]
  408e6c:	cmp	x0, #0x0
  408e70:	b.eq	408ea4 <readlinkat@plt+0x61c4>  // b.none
  408e74:	ldr	x2, [sp, #64]
  408e78:	mov	x1, #0x0                   	// #0
  408e7c:	ldr	x0, [sp, #120]
  408e80:	bl	4025d0 <scols_line_set_data@plt>
  408e84:	cmp	w0, #0x0
  408e88:	b.eq	408ea4 <readlinkat@plt+0x61c4>  // b.none
  408e8c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408e90:	add	x0, x0, #0xfa0
  408e94:	bl	402c40 <gettext@plt>
  408e98:	mov	x1, x0
  408e9c:	mov	w0, #0x1                   	// #1
  408ea0:	bl	402ca0 <err@plt>
  408ea4:	add	x0, sp, #0x130
  408ea8:	str	x0, [sp, #80]
  408eac:	add	x0, sp, #0x130
  408eb0:	str	x0, [sp, #88]
  408eb4:	add	x0, sp, #0x100
  408eb8:	str	x0, [sp, #96]
  408ebc:	mov	w0, #0xffffffd8            	// #-40
  408ec0:	str	w0, [sp, #104]
  408ec4:	mov	w0, #0xffffff80            	// #-128
  408ec8:	str	w0, [sp, #108]
  408ecc:	add	x2, sp, #0x10
  408ed0:	add	x3, sp, #0x50
  408ed4:	ldp	x0, x1, [x3]
  408ed8:	stp	x0, x1, [x2]
  408edc:	ldp	x0, x1, [x3, #16]
  408ee0:	stp	x0, x1, [x2, #16]
  408ee4:	add	x1, sp, #0x10
  408ee8:	add	x0, sp, #0x70
  408eec:	mov	x2, x1
  408ef0:	ldr	x1, [sp, #56]
  408ef4:	bl	4036cc <readlinkat@plt+0x9ec>
  408ef8:	ldr	x0, [sp, #112]
  408efc:	cmp	x0, #0x0
  408f00:	b.eq	408f38 <readlinkat@plt+0x6258>  // b.none
  408f04:	ldr	x0, [sp, #112]
  408f08:	mov	x2, x0
  408f0c:	mov	x1, #0x1                   	// #1
  408f10:	ldr	x0, [sp, #120]
  408f14:	bl	402600 <scols_line_refer_data@plt>
  408f18:	cmp	w0, #0x0
  408f1c:	b.eq	408f38 <readlinkat@plt+0x6258>  // b.none
  408f20:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  408f24:	add	x0, x0, #0xfa0
  408f28:	bl	402c40 <gettext@plt>
  408f2c:	mov	x1, x0
  408f30:	mov	w0, #0x1                   	// #1
  408f34:	bl	402ca0 <err@plt>
  408f38:	nop
  408f3c:	ldp	x29, x30, [sp], #304
  408f40:	ret
  408f44:	stp	x29, x30, [sp, #-112]!
  408f48:	mov	x29, sp
  408f4c:	str	x19, [sp, #16]
  408f50:	str	x0, [x29, #56]
  408f54:	str	x1, [x29, #48]
  408f58:	str	x2, [x29, #40]
  408f5c:	str	w3, [x29, #36]
  408f60:	mov	x0, sp
  408f64:	mov	x19, x0
  408f68:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408f6c:	add	x0, x0, #0x764
  408f70:	ldr	w0, [x0]
  408f74:	sxtw	x0, w0
  408f78:	add	x0, x0, #0x3f
  408f7c:	lsr	x0, x0, #6
  408f80:	lsl	x0, x0, #3
  408f84:	str	x0, [x29, #104]
  408f88:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  408f8c:	add	x0, x0, #0x764
  408f90:	ldr	w1, [x0]
  408f94:	mov	w0, w1
  408f98:	lsl	w0, w0, #3
  408f9c:	sub	w0, w0, w1
  408fa0:	sxtw	x0, w0
  408fa4:	str	x0, [x29, #96]
  408fa8:	ldr	x0, [x29, #96]
  408fac:	mov	x1, x0
  408fb0:	sub	x1, x1, #0x1
  408fb4:	str	x1, [x29, #88]
  408fb8:	mov	x10, x0
  408fbc:	mov	x11, #0x0                   	// #0
  408fc0:	lsr	x1, x10, #61
  408fc4:	lsl	x7, x11, #3
  408fc8:	orr	x7, x1, x7
  408fcc:	lsl	x6, x10, #3
  408fd0:	mov	x8, x0
  408fd4:	mov	x9, #0x0                   	// #0
  408fd8:	lsr	x1, x8, #61
  408fdc:	lsl	x5, x9, #3
  408fe0:	orr	x5, x1, x5
  408fe4:	lsl	x4, x8, #3
  408fe8:	add	x0, x0, #0xf
  408fec:	lsr	x0, x0, #4
  408ff0:	lsl	x0, x0, #4
  408ff4:	sub	sp, sp, x0
  408ff8:	mov	x0, sp
  408ffc:	add	x0, x0, #0x0
  409000:	str	x0, [x29, #80]
  409004:	ldr	w0, [x29, #36]
  409008:	cmp	w0, #0x0
  40900c:	b.eq	409044 <readlinkat@plt+0x6364>  // b.none
  409010:	ldr	x0, [x29, #80]
  409014:	ldr	x3, [x29, #104]
  409018:	ldr	x2, [x29, #40]
  40901c:	ldr	x1, [x29, #96]
  409020:	bl	40f50c <readlinkat@plt+0xc82c>
  409024:	str	x0, [x29, #72]
  409028:	ldr	x3, [x29, #72]
  40902c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409030:	add	x2, x0, #0xac8
  409034:	ldr	x1, [x29, #48]
  409038:	ldr	x0, [x29, #56]
  40903c:	bl	408dec <readlinkat@plt+0x610c>
  409040:	b	409074 <readlinkat@plt+0x6394>
  409044:	ldr	x0, [x29, #80]
  409048:	ldr	x3, [x29, #104]
  40904c:	ldr	x2, [x29, #40]
  409050:	ldr	x1, [x29, #96]
  409054:	bl	40f294 <readlinkat@plt+0xc5b4>
  409058:	str	x0, [x29, #72]
  40905c:	ldr	x3, [x29, #72]
  409060:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409064:	add	x2, x0, #0xac8
  409068:	ldr	x1, [x29, #48]
  40906c:	ldr	x0, [x29, #56]
  409070:	bl	408dec <readlinkat@plt+0x610c>
  409074:	mov	sp, x19
  409078:	nop
  40907c:	mov	sp, x29
  409080:	ldr	x19, [sp, #16]
  409084:	ldp	x29, x30, [sp], #112
  409088:	ret
  40908c:	sub	sp, sp, #0x50
  409090:	str	x0, [sp, #24]
  409094:	str	x1, [sp, #16]
  409098:	str	x2, [sp, #8]
  40909c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4090a0:	add	x0, x0, #0x764
  4090a4:	ldr	w0, [x0]
  4090a8:	sxtw	x0, w0
  4090ac:	add	x0, x0, #0x3f
  4090b0:	lsr	x0, x0, #6
  4090b4:	lsl	x0, x0, #3
  4090b8:	str	x0, [sp, #64]
  4090bc:	str	wzr, [sp, #72]
  4090c0:	str	wzr, [sp, #76]
  4090c4:	b	40921c <readlinkat@plt+0x653c>
  4090c8:	ldr	x0, [sp, #24]
  4090cc:	ldr	x1, [x0, #280]
  4090d0:	ldrsw	x0, [sp, #76]
  4090d4:	lsl	x0, x0, #2
  4090d8:	add	x0, x1, x0
  4090dc:	ldr	w0, [x0]
  4090e0:	str	w0, [sp, #60]
  4090e4:	ldr	x0, [sp, #24]
  4090e8:	ldr	x0, [x0, #216]
  4090ec:	cmp	x0, #0x0
  4090f0:	b.eq	409190 <readlinkat@plt+0x64b0>  // b.none
  4090f4:	ldr	x0, [sp, #24]
  4090f8:	cmp	x0, #0x0
  4090fc:	b.eq	40920c <readlinkat@plt+0x652c>  // b.none
  409100:	ldr	x0, [sp, #24]
  409104:	ldr	x0, [x0, #216]
  409108:	cmp	x0, #0x0
  40910c:	b.eq	40920c <readlinkat@plt+0x652c>  // b.none
  409110:	ldrsw	x0, [sp, #60]
  409114:	str	x0, [sp, #48]
  409118:	ldr	x0, [sp, #48]
  40911c:	lsr	x1, x0, #3
  409120:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  409124:	add	x0, x0, #0x764
  409128:	ldr	w0, [x0]
  40912c:	sxtw	x0, w0
  409130:	add	x0, x0, #0x3f
  409134:	lsr	x0, x0, #6
  409138:	lsl	x0, x0, #3
  40913c:	cmp	x1, x0
  409140:	b.cs	409184 <readlinkat@plt+0x64a4>  // b.hs, b.nlast
  409144:	ldr	x0, [sp, #24]
  409148:	ldr	x0, [x0, #216]
  40914c:	mov	x1, x0
  409150:	ldr	x0, [sp, #48]
  409154:	lsr	x0, x0, #6
  409158:	lsl	x0, x0, #3
  40915c:	add	x0, x1, x0
  409160:	ldr	x1, [x0]
  409164:	ldr	x0, [sp, #48]
  409168:	and	w0, w0, #0x3f
  40916c:	lsr	x0, x1, x0
  409170:	and	x0, x0, #0x1
  409174:	cmp	x0, #0x0
  409178:	b.eq	409184 <readlinkat@plt+0x64a4>  // b.none
  40917c:	mov	w0, #0x1                   	// #1
  409180:	b	409188 <readlinkat@plt+0x64a8>
  409184:	mov	w0, #0x0                   	// #0
  409188:	cmp	w0, #0x0
  40918c:	b.eq	40920c <readlinkat@plt+0x652c>  // b.none
  409190:	ldrsw	x0, [sp, #60]
  409194:	str	x0, [sp, #40]
  409198:	ldr	x0, [sp, #40]
  40919c:	lsr	x0, x0, #3
  4091a0:	ldr	x1, [sp, #64]
  4091a4:	cmp	x1, x0
  4091a8:	b.ls	4091f0 <readlinkat@plt+0x6510>  // b.plast
  4091ac:	ldr	x0, [sp, #16]
  4091b0:	ldr	x0, [x0, #72]
  4091b4:	ldr	x0, [x0]
  4091b8:	mov	x1, x0
  4091bc:	ldr	x0, [sp, #40]
  4091c0:	lsr	x0, x0, #6
  4091c4:	lsl	x0, x0, #3
  4091c8:	add	x0, x1, x0
  4091cc:	ldr	x1, [x0]
  4091d0:	ldr	x0, [sp, #40]
  4091d4:	and	w0, w0, #0x3f
  4091d8:	lsr	x0, x1, x0
  4091dc:	and	x0, x0, #0x1
  4091e0:	cmp	x0, #0x0
  4091e4:	b.eq	4091f0 <readlinkat@plt+0x6510>  // b.none
  4091e8:	mov	w0, #0x1                   	// #1
  4091ec:	b	4091f4 <readlinkat@plt+0x6514>
  4091f0:	mov	w0, #0x0                   	// #0
  4091f4:	cmp	w0, #0x0
  4091f8:	b.eq	409210 <readlinkat@plt+0x6530>  // b.none
  4091fc:	ldr	w0, [sp, #72]
  409200:	add	w0, w0, #0x1
  409204:	str	w0, [sp, #72]
  409208:	b	409210 <readlinkat@plt+0x6530>
  40920c:	nop
  409210:	ldr	w0, [sp, #76]
  409214:	add	w0, w0, #0x1
  409218:	str	w0, [sp, #76]
  40921c:	ldr	x0, [sp, #24]
  409220:	ldr	w0, [x0, #204]
  409224:	ldr	w1, [sp, #76]
  409228:	cmp	w1, w0
  40922c:	b.lt	4090c8 <readlinkat@plt+0x63e8>  // b.tstop
  409230:	ldr	x0, [sp, #24]
  409234:	ldr	w1, [x0, #232]
  409238:	ldr	x0, [sp, #24]
  40923c:	ldr	w0, [x0, #384]
  409240:	cmp	w1, w0
  409244:	b.le	409268 <readlinkat@plt+0x6588>
  409248:	ldr	x0, [sp, #24]
  40924c:	ldr	w1, [x0, #232]
  409250:	ldr	x0, [sp, #24]
  409254:	ldr	w0, [x0, #384]
  409258:	sdiv	w0, w1, w0
  40925c:	ldr	w1, [sp, #72]
  409260:	sdiv	w0, w1, w0
  409264:	str	w0, [sp, #72]
  409268:	ldr	w0, [sp, #72]
  40926c:	cmp	w0, #0x0
  409270:	b.gt	40927c <readlinkat@plt+0x659c>
  409274:	mov	w0, #0x1                   	// #1
  409278:	str	w0, [sp, #72]
  40927c:	ldr	x0, [sp, #24]
  409280:	ldr	w1, [x0, #384]
  409284:	ldr	w0, [sp, #72]
  409288:	sdiv	w0, w1, w0
  40928c:	sxtw	x1, w0
  409290:	ldr	x0, [sp, #16]
  409294:	ldr	x0, [x0, #40]
  409298:	mul	x1, x1, x0
  40929c:	ldr	x0, [sp, #8]
  4092a0:	str	x1, [x0]
  4092a4:	mov	w0, #0x0                   	// #0
  4092a8:	add	sp, sp, #0x50
  4092ac:	ret
  4092b0:	mov	x12, #0x20d0                	// #8400
  4092b4:	sub	sp, sp, x12
  4092b8:	stp	x29, x30, [sp]
  4092bc:	mov	x29, sp
  4092c0:	str	x19, [sp, #16]
  4092c4:	str	x0, [sp, #40]
  4092c8:	str	x1, [sp, #32]
  4092cc:	str	wzr, [sp, #8396]
  4092d0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4092d4:	add	x0, x0, #0x764
  4092d8:	ldr	w0, [x0]
  4092dc:	sxtw	x0, w0
  4092e0:	add	x0, x0, #0x3f
  4092e4:	lsr	x0, x0, #6
  4092e8:	lsl	x0, x0, #3
  4092ec:	str	x0, [sp, #8368]
  4092f0:	mov	w0, #0x0                   	// #0
  4092f4:	bl	402c90 <scols_init_debug@plt>
  4092f8:	bl	402830 <scols_new_table@plt>
  4092fc:	str	x0, [sp, #8360]
  409300:	ldr	x0, [sp, #8360]
  409304:	cmp	x0, #0x0
  409308:	b.ne	409324 <readlinkat@plt+0x6644>  // b.any
  40930c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409310:	add	x0, x0, #0xf20
  409314:	bl	402c40 <gettext@plt>
  409318:	mov	x1, x0
  40931c:	mov	w0, #0x1                   	// #1
  409320:	bl	402ca0 <err@plt>
  409324:	mov	w1, #0x1                   	// #1
  409328:	ldr	x0, [sp, #8360]
  40932c:	bl	402660 <scols_table_enable_noheadings@plt>
  409330:	ldr	x0, [sp, #32]
  409334:	ldrb	w0, [x0, #8]
  409338:	and	w0, w0, #0x10
  40933c:	and	w0, w0, #0xff
  409340:	cmp	w0, #0x0
  409344:	b.eq	409364 <readlinkat@plt+0x6684>  // b.none
  409348:	mov	w1, #0x1                   	// #1
  40934c:	ldr	x0, [sp, #8360]
  409350:	bl	402a10 <scols_table_enable_json@plt>
  409354:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409358:	add	x1, x0, #0x78
  40935c:	ldr	x0, [sp, #8360]
  409360:	bl	402630 <scols_table_set_name@plt>
  409364:	mov	w2, #0x0                   	// #0
  409368:	movi	d0, #0x0
  40936c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409370:	add	x1, x0, #0x80
  409374:	ldr	x0, [sp, #8360]
  409378:	bl	402670 <scols_table_new_column@plt>
  40937c:	cmp	x0, #0x0
  409380:	b.eq	4093a4 <readlinkat@plt+0x66c4>  // b.none
  409384:	mov	w2, #0x50                  	// #80
  409388:	movi	d0, #0x0
  40938c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409390:	add	x1, x0, #0x88
  409394:	ldr	x0, [sp, #8360]
  409398:	bl	402670 <scols_table_new_column@plt>
  40939c:	cmp	x0, #0x0
  4093a0:	b.ne	4093bc <readlinkat@plt+0x66dc>  // b.any
  4093a4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4093a8:	add	x0, x0, #0x90
  4093ac:	bl	402c40 <gettext@plt>
  4093b0:	mov	x1, x0
  4093b4:	mov	w0, #0x1                   	// #1
  4093b8:	bl	402ca0 <err@plt>
  4093bc:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4093c0:	add	x0, x0, #0xb8
  4093c4:	bl	402c40 <gettext@plt>
  4093c8:	mov	x1, x0
  4093cc:	ldr	x0, [sp, #40]
  4093d0:	ldr	x0, [x0, #24]
  4093d4:	mov	x3, x0
  4093d8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4093dc:	add	x2, x0, #0xac8
  4093e0:	ldr	x0, [sp, #8360]
  4093e4:	bl	408dec <readlinkat@plt+0x610c>
  4093e8:	ldr	x0, [sp, #40]
  4093ec:	ldr	w0, [x0, #200]
  4093f0:	cmp	w0, #0x0
  4093f4:	b.eq	4094b4 <readlinkat@plt+0x67d4>  // b.none
  4093f8:	add	x0, sp, #0x68
  4093fc:	str	x0, [sp, #8384]
  409400:	ldr	x0, [sp, #40]
  409404:	ldr	w0, [x0, #200]
  409408:	and	w0, w0, #0x2
  40940c:	cmp	w0, #0x0
  409410:	b.eq	409440 <readlinkat@plt+0x6760>  // b.none
  409414:	ldr	x2, [sp, #8384]
  409418:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40941c:	add	x1, x0, #0xc8
  409420:	mov	x0, x2
  409424:	ldr	x2, [x1]
  409428:	str	x2, [x0]
  40942c:	ldrb	w1, [x1, #8]
  409430:	strb	w1, [x0, #8]
  409434:	ldr	x0, [sp, #8384]
  409438:	add	x0, x0, #0x8
  40943c:	str	x0, [sp, #8384]
  409440:	ldr	x0, [sp, #40]
  409444:	ldr	w0, [x0, #200]
  409448:	and	w0, w0, #0x4
  40944c:	cmp	w0, #0x0
  409450:	b.eq	409480 <readlinkat@plt+0x67a0>  // b.none
  409454:	ldr	x2, [sp, #8384]
  409458:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40945c:	add	x1, x0, #0xd8
  409460:	mov	x0, x2
  409464:	ldr	x2, [x1]
  409468:	str	x2, [x0]
  40946c:	ldrb	w1, [x1, #8]
  409470:	strb	w1, [x0, #8]
  409474:	ldr	x0, [sp, #8384]
  409478:	add	x0, x0, #0x8
  40947c:	str	x0, [sp, #8384]
  409480:	ldr	x0, [sp, #8384]
  409484:	sub	x0, x0, #0x2
  409488:	strb	wzr, [x0]
  40948c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409490:	add	x0, x0, #0xe8
  409494:	bl	402c40 <gettext@plt>
  409498:	mov	x1, x0
  40949c:	add	x0, sp, #0x68
  4094a0:	mov	x3, x0
  4094a4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4094a8:	add	x2, x0, #0xac8
  4094ac:	ldr	x0, [sp, #8360]
  4094b0:	bl	408dec <readlinkat@plt+0x610c>
  4094b4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4094b8:	add	x0, x0, #0xf8
  4094bc:	bl	402c40 <gettext@plt>
  4094c0:	mov	x1, x0
  4094c4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4094c8:	add	x3, x0, #0x108
  4094cc:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4094d0:	add	x2, x0, #0xac8
  4094d4:	ldr	x0, [sp, #8360]
  4094d8:	bl	408dec <readlinkat@plt+0x610c>
  4094dc:	ldr	x0, [sp, #40]
  4094e0:	ldr	x0, [x0, #184]
  4094e4:	cmp	x0, #0x0
  4094e8:	b.eq	409518 <readlinkat@plt+0x6838>  // b.none
  4094ec:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4094f0:	add	x0, x0, #0x118
  4094f4:	bl	402c40 <gettext@plt>
  4094f8:	mov	x1, x0
  4094fc:	ldr	x0, [sp, #40]
  409500:	ldr	x0, [x0, #184]
  409504:	mov	x3, x0
  409508:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40950c:	add	x2, x0, #0xac8
  409510:	ldr	x0, [sp, #8360]
  409514:	bl	408dec <readlinkat@plt+0x610c>
  409518:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40951c:	add	x0, x0, #0x128
  409520:	bl	402c40 <gettext@plt>
  409524:	mov	x1, x0
  409528:	ldr	x0, [sp, #40]
  40952c:	ldr	w0, [x0, #208]
  409530:	mov	w3, w0
  409534:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409538:	add	x2, x0, #0xef0
  40953c:	ldr	x0, [sp, #8360]
  409540:	bl	408dec <readlinkat@plt+0x610c>
  409544:	ldr	x0, [sp, #40]
  409548:	ldr	x0, [x0, #224]
  40954c:	cmp	x0, #0x0
  409550:	b.eq	4095b0 <readlinkat@plt+0x68d0>  // b.none
  409554:	ldr	x0, [sp, #32]
  409558:	ldrb	w0, [x0, #8]
  40955c:	and	w0, w0, #0x1
  409560:	and	w0, w0, #0xff
  409564:	cmp	w0, #0x0
  409568:	b.eq	40957c <readlinkat@plt+0x689c>  // b.none
  40956c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409570:	add	x0, x0, #0x130
  409574:	bl	402c40 <gettext@plt>
  409578:	b	409588 <readlinkat@plt+0x68a8>
  40957c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409580:	add	x0, x0, #0x148
  409584:	bl	402c40 <gettext@plt>
  409588:	ldr	x1, [sp, #40]
  40958c:	ldr	x2, [x1, #224]
  409590:	ldr	x1, [sp, #32]
  409594:	ldrb	w1, [x1, #8]
  409598:	ubfx	x1, x1, #0, #1
  40959c:	and	w1, w1, #0xff
  4095a0:	mov	w3, w1
  4095a4:	mov	x1, x0
  4095a8:	ldr	x0, [sp, #8360]
  4095ac:	bl	408f44 <readlinkat@plt+0x6264>
  4095b0:	ldr	x0, [sp, #40]
  4095b4:	ldr	x0, [x0, #224]
  4095b8:	cmp	x0, #0x0
  4095bc:	b.eq	409878 <readlinkat@plt+0x6b98>  // b.none
  4095c0:	ldr	x0, [sp, #40]
  4095c4:	ldr	x0, [x0, #224]
  4095c8:	mov	x1, x0
  4095cc:	ldr	x0, [sp, #8368]
  4095d0:	bl	402aa0 <__sched_cpucount@plt>
  4095d4:	mov	w1, w0
  4095d8:	ldr	x0, [sp, #40]
  4095dc:	ldr	w0, [x0, #208]
  4095e0:	cmp	w1, w0
  4095e4:	b.eq	409878 <readlinkat@plt+0x6b98>  // b.none
  4095e8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4095ec:	add	x0, x0, #0x764
  4095f0:	ldr	w0, [x0]
  4095f4:	mov	x2, #0x0                   	// #0
  4095f8:	mov	x1, #0x0                   	// #0
  4095fc:	bl	40f1f0 <readlinkat@plt+0xc510>
  409600:	str	x0, [sp, #8352]
  409604:	ldr	x0, [sp, #8352]
  409608:	cmp	x0, #0x0
  40960c:	b.ne	409628 <readlinkat@plt+0x6948>  // b.any
  409610:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409614:	add	x0, x0, #0x160
  409618:	bl	402c40 <gettext@plt>
  40961c:	mov	x1, x0
  409620:	mov	w0, #0x1                   	// #1
  409624:	bl	402ca0 <err@plt>
  409628:	ldr	x0, [sp, #8352]
  40962c:	mov	x3, x0
  409630:	ldr	x0, [sp, #8368]
  409634:	mov	x2, x0
  409638:	mov	w1, #0x0                   	// #0
  40963c:	mov	x0, x3
  409640:	bl	402810 <memset@plt>
  409644:	str	wzr, [sp, #8396]
  409648:	b	409804 <readlinkat@plt+0x6b24>
  40964c:	ldr	x0, [sp, #40]
  409650:	ldr	x1, [x0, #280]
  409654:	ldrsw	x0, [sp, #8396]
  409658:	lsl	x0, x0, #2
  40965c:	add	x0, x1, x0
  409660:	ldr	w0, [x0]
  409664:	str	w0, [sp, #8348]
  409668:	ldr	x0, [sp, #40]
  40966c:	cmp	x0, #0x0
  409670:	b.eq	409704 <readlinkat@plt+0x6a24>  // b.none
  409674:	ldr	x0, [sp, #40]
  409678:	ldr	x0, [x0, #224]
  40967c:	cmp	x0, #0x0
  409680:	b.eq	409704 <readlinkat@plt+0x6a24>  // b.none
  409684:	ldrsw	x0, [sp, #8348]
  409688:	str	x0, [sp, #8336]
  40968c:	ldr	x0, [sp, #8336]
  409690:	lsr	x1, x0, #3
  409694:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  409698:	add	x0, x0, #0x764
  40969c:	ldr	w0, [x0]
  4096a0:	sxtw	x0, w0
  4096a4:	add	x0, x0, #0x3f
  4096a8:	lsr	x0, x0, #6
  4096ac:	lsl	x0, x0, #3
  4096b0:	cmp	x1, x0
  4096b4:	b.cs	4096f8 <readlinkat@plt+0x6a18>  // b.hs, b.nlast
  4096b8:	ldr	x0, [sp, #40]
  4096bc:	ldr	x0, [x0, #224]
  4096c0:	mov	x1, x0
  4096c4:	ldr	x0, [sp, #8336]
  4096c8:	lsr	x0, x0, #6
  4096cc:	lsl	x0, x0, #3
  4096d0:	add	x0, x1, x0
  4096d4:	ldr	x1, [x0]
  4096d8:	ldr	x0, [sp, #8336]
  4096dc:	and	w0, w0, #0x3f
  4096e0:	lsr	x0, x1, x0
  4096e4:	and	x0, x0, #0x1
  4096e8:	cmp	x0, #0x0
  4096ec:	b.eq	4096f8 <readlinkat@plt+0x6a18>  // b.none
  4096f0:	mov	w0, #0x1                   	// #1
  4096f4:	b	4096fc <readlinkat@plt+0x6a1c>
  4096f8:	mov	w0, #0x0                   	// #0
  4096fc:	cmp	w0, #0x0
  409700:	b.ne	4097f8 <readlinkat@plt+0x6b18>  // b.any
  409704:	ldr	x0, [sp, #40]
  409708:	cmp	x0, #0x0
  40970c:	b.eq	4097f8 <readlinkat@plt+0x6b18>  // b.none
  409710:	ldr	x0, [sp, #40]
  409714:	ldr	x0, [x0, #216]
  409718:	cmp	x0, #0x0
  40971c:	b.eq	4097f8 <readlinkat@plt+0x6b18>  // b.none
  409720:	ldrsw	x0, [sp, #8348]
  409724:	str	x0, [sp, #8328]
  409728:	ldr	x0, [sp, #8328]
  40972c:	lsr	x1, x0, #3
  409730:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  409734:	add	x0, x0, #0x764
  409738:	ldr	w0, [x0]
  40973c:	sxtw	x0, w0
  409740:	add	x0, x0, #0x3f
  409744:	lsr	x0, x0, #6
  409748:	lsl	x0, x0, #3
  40974c:	cmp	x1, x0
  409750:	b.cs	409794 <readlinkat@plt+0x6ab4>  // b.hs, b.nlast
  409754:	ldr	x0, [sp, #40]
  409758:	ldr	x0, [x0, #216]
  40975c:	mov	x1, x0
  409760:	ldr	x0, [sp, #8328]
  409764:	lsr	x0, x0, #6
  409768:	lsl	x0, x0, #3
  40976c:	add	x0, x1, x0
  409770:	ldr	x1, [x0]
  409774:	ldr	x0, [sp, #8328]
  409778:	and	w0, w0, #0x3f
  40977c:	lsr	x0, x1, x0
  409780:	and	x0, x0, #0x1
  409784:	cmp	x0, #0x0
  409788:	b.eq	409794 <readlinkat@plt+0x6ab4>  // b.none
  40978c:	mov	w0, #0x1                   	// #1
  409790:	b	409798 <readlinkat@plt+0x6ab8>
  409794:	mov	w0, #0x0                   	// #0
  409798:	cmp	w0, #0x0
  40979c:	b.eq	4097f8 <readlinkat@plt+0x6b18>  // b.none
  4097a0:	ldrsw	x0, [sp, #8348]
  4097a4:	str	x0, [sp, #8320]
  4097a8:	ldr	x0, [sp, #8320]
  4097ac:	lsr	x0, x0, #3
  4097b0:	ldr	x1, [sp, #8368]
  4097b4:	cmp	x1, x0
  4097b8:	b.ls	4097f8 <readlinkat@plt+0x6b18>  // b.plast
  4097bc:	ldr	x2, [sp, #8352]
  4097c0:	ldr	x0, [sp, #8320]
  4097c4:	lsr	x0, x0, #6
  4097c8:	lsl	x1, x0, #3
  4097cc:	add	x1, x2, x1
  4097d0:	ldr	x2, [x1]
  4097d4:	ldr	x1, [sp, #8320]
  4097d8:	and	w1, w1, #0x3f
  4097dc:	mov	x3, #0x1                   	// #1
  4097e0:	lsl	x1, x3, x1
  4097e4:	ldr	x3, [sp, #8352]
  4097e8:	lsl	x0, x0, #3
  4097ec:	add	x0, x3, x0
  4097f0:	orr	x1, x2, x1
  4097f4:	str	x1, [x0]
  4097f8:	ldr	w0, [sp, #8396]
  4097fc:	add	w0, w0, #0x1
  409800:	str	w0, [sp, #8396]
  409804:	ldr	x0, [sp, #40]
  409808:	ldr	w0, [x0, #204]
  40980c:	ldr	w1, [sp, #8396]
  409810:	cmp	w1, w0
  409814:	b.lt	40964c <readlinkat@plt+0x696c>  // b.tstop
  409818:	ldr	x0, [sp, #32]
  40981c:	ldrb	w0, [x0, #8]
  409820:	and	w0, w0, #0x1
  409824:	and	w0, w0, #0xff
  409828:	cmp	w0, #0x0
  40982c:	b.eq	409840 <readlinkat@plt+0x6b60>  // b.none
  409830:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409834:	add	x0, x0, #0x180
  409838:	bl	402c40 <gettext@plt>
  40983c:	b	40984c <readlinkat@plt+0x6b6c>
  409840:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409844:	add	x0, x0, #0x198
  409848:	bl	402c40 <gettext@plt>
  40984c:	ldr	x1, [sp, #32]
  409850:	ldrb	w1, [x1, #8]
  409854:	ubfx	x1, x1, #0, #1
  409858:	and	w1, w1, #0xff
  40985c:	mov	w3, w1
  409860:	ldr	x2, [sp, #8352]
  409864:	mov	x1, x0
  409868:	ldr	x0, [sp, #8360]
  40986c:	bl	408f44 <readlinkat@plt+0x6264>
  409870:	ldr	x0, [sp, #8352]
  409874:	bl	40f274 <readlinkat@plt+0xc594>
  409878:	ldr	x0, [sp, #40]
  40987c:	ldr	w0, [x0, #360]
  409880:	cmp	w0, #0x0
  409884:	b.eq	409b7c <readlinkat@plt+0x6e9c>  // b.none
  409888:	str	wzr, [sp, #96]
  40988c:	ldr	w0, [sp, #96]
  409890:	str	w0, [sp, #100]
  409894:	ldr	w0, [sp, #100]
  409898:	str	w0, [sp, #8380]
  40989c:	str	wzr, [sp, #88]
  4098a0:	ldr	w0, [sp, #88]
  4098a4:	str	w0, [sp, #92]
  4098a8:	ldr	x0, [sp, #40]
  4098ac:	ldr	x3, [x0, #16]
  4098b0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4098b4:	add	x2, x0, #0x918
  4098b8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4098bc:	add	x1, x0, #0x698
  4098c0:	mov	x0, x3
  4098c4:	bl	411a84 <readlinkat@plt+0xeda4>
  4098c8:	str	x0, [sp, #8312]
  4098cc:	ldr	x0, [sp, #8312]
  4098d0:	cmp	x0, #0x0
  4098d4:	b.eq	409968 <readlinkat@plt+0x6c88>  // b.none
  4098d8:	b	409928 <readlinkat@plt+0x6c48>
  4098dc:	add	x5, sp, #0x64
  4098e0:	add	x4, sp, #0x60
  4098e4:	add	x3, sp, #0x5c
  4098e8:	add	x2, sp, #0x58
  4098ec:	add	x1, sp, #0x50
  4098f0:	add	x0, sp, #0x54
  4098f4:	add	x8, sp, #0x68
  4098f8:	mov	x7, x5
  4098fc:	mov	x6, x4
  409900:	mov	x5, x3
  409904:	mov	x4, x2
  409908:	mov	x3, x1
  40990c:	mov	x2, x0
  409910:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409914:	add	x1, x0, #0x1b0
  409918:	mov	x0, x8
  40991c:	bl	402b20 <__isoc99_sscanf@plt>
  409920:	cmp	w0, #0x6
  409924:	b.eq	409950 <readlinkat@plt+0x6c70>  // b.none
  409928:	ldr	x0, [sp, #8312]
  40992c:	cmp	x0, #0x0
  409930:	b.eq	409954 <readlinkat@plt+0x6c74>  // b.none
  409934:	add	x0, sp, #0x68
  409938:	ldr	x2, [sp, #8312]
  40993c:	mov	w1, #0x2000                	// #8192
  409940:	bl	402c80 <fgets@plt>
  409944:	cmp	x0, #0x0
  409948:	b.ne	4098dc <readlinkat@plt+0x6bfc>  // b.any
  40994c:	b	409954 <readlinkat@plt+0x6c74>
  409950:	nop
  409954:	ldr	x0, [sp, #8312]
  409958:	cmp	x0, #0x0
  40995c:	b.eq	409968 <readlinkat@plt+0x6c88>  // b.none
  409960:	ldr	x0, [sp, #8312]
  409964:	bl	402740 <fclose@plt>
  409968:	ldr	x0, [sp, #40]
  40996c:	ldr	x0, [x0, #176]
  409970:	cmp	x0, #0x0
  409974:	b.eq	40998c <readlinkat@plt+0x6cac>  // b.none
  409978:	ldr	x0, [sp, #40]
  40997c:	ldr	x0, [x0, #176]
  409980:	bl	402750 <atoi@plt>
  409984:	add	w0, w0, #0x1
  409988:	str	w0, [sp, #8380]
  40998c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409990:	add	x0, x0, #0x1d0
  409994:	bl	402c40 <gettext@plt>
  409998:	mov	x4, x0
  40999c:	ldr	w0, [sp, #8380]
  4099a0:	cmp	w0, #0x0
  4099a4:	b.ne	4099bc <readlinkat@plt+0x6cdc>  // b.any
  4099a8:	ldr	x0, [sp, #40]
  4099ac:	ldr	w1, [x0, #232]
  4099b0:	ldr	x0, [sp, #40]
  4099b4:	ldr	w0, [x0, #384]
  4099b8:	sdiv	w0, w1, w0
  4099bc:	mov	w3, w0
  4099c0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  4099c4:	add	x2, x0, #0xef0
  4099c8:	mov	x1, x4
  4099cc:	ldr	x0, [sp, #8360]
  4099d0:	bl	408dec <readlinkat@plt+0x610c>
  4099d4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  4099d8:	add	x0, x0, #0x1e8
  4099dc:	bl	402c40 <gettext@plt>
  4099e0:	mov	x4, x0
  4099e4:	ldr	w0, [sp, #100]
  4099e8:	cmp	w0, #0x0
  4099ec:	b.ne	409a04 <readlinkat@plt+0x6d24>  // b.any
  4099f0:	ldr	x0, [sp, #40]
  4099f4:	ldr	w1, [x0, #384]
  4099f8:	ldr	x0, [sp, #40]
  4099fc:	ldr	w0, [x0, #360]
  409a00:	sdiv	w0, w1, w0
  409a04:	mov	w3, w0
  409a08:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409a0c:	add	x2, x0, #0xef0
  409a10:	mov	x1, x4
  409a14:	ldr	x0, [sp, #8360]
  409a18:	bl	408dec <readlinkat@plt+0x610c>
  409a1c:	ldr	x0, [sp, #40]
  409a20:	ldr	w0, [x0, #336]
  409a24:	cmp	w0, #0x0
  409a28:	b.eq	409b44 <readlinkat@plt+0x6e64>  // b.none
  409a2c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409a30:	add	x0, x0, #0x200
  409a34:	bl	402c40 <gettext@plt>
  409a38:	mov	x4, x0
  409a3c:	ldr	w0, [sp, #96]
  409a40:	cmp	w0, #0x0
  409a44:	b.ne	409a5c <readlinkat@plt+0x6d7c>  // b.any
  409a48:	ldr	x0, [sp, #40]
  409a4c:	ldr	w1, [x0, #360]
  409a50:	ldr	x0, [sp, #40]
  409a54:	ldr	w0, [x0, #336]
  409a58:	sdiv	w0, w1, w0
  409a5c:	mov	w3, w0
  409a60:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409a64:	add	x2, x0, #0xef0
  409a68:	mov	x1, x4
  409a6c:	ldr	x0, [sp, #8360]
  409a70:	bl	408dec <readlinkat@plt+0x610c>
  409a74:	ldr	x0, [sp, #40]
  409a78:	ldr	w0, [x0, #312]
  409a7c:	cmp	w0, #0x0
  409a80:	b.eq	409b08 <readlinkat@plt+0x6e28>  // b.none
  409a84:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409a88:	add	x0, x0, #0x218
  409a8c:	bl	402c40 <gettext@plt>
  409a90:	mov	x4, x0
  409a94:	ldr	w0, [sp, #92]
  409a98:	cmp	w0, #0x0
  409a9c:	b.ne	409ab4 <readlinkat@plt+0x6dd4>  // b.any
  409aa0:	ldr	x0, [sp, #40]
  409aa4:	ldr	w1, [x0, #336]
  409aa8:	ldr	x0, [sp, #40]
  409aac:	ldr	w0, [x0, #312]
  409ab0:	sdiv	w0, w1, w0
  409ab4:	mov	w3, w0
  409ab8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409abc:	add	x2, x0, #0xef0
  409ac0:	mov	x1, x4
  409ac4:	ldr	x0, [sp, #8360]
  409ac8:	bl	408dec <readlinkat@plt+0x610c>
  409acc:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409ad0:	add	x0, x0, #0x230
  409ad4:	bl	402c40 <gettext@plt>
  409ad8:	mov	x1, x0
  409adc:	ldr	w0, [sp, #88]
  409ae0:	cmp	w0, #0x0
  409ae4:	b.ne	409af0 <readlinkat@plt+0x6e10>  // b.any
  409ae8:	ldr	x0, [sp, #40]
  409aec:	ldr	w0, [x0, #312]
  409af0:	mov	w3, w0
  409af4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409af8:	add	x2, x0, #0xef0
  409afc:	ldr	x0, [sp, #8360]
  409b00:	bl	408dec <readlinkat@plt+0x610c>
  409b04:	b	409b7c <readlinkat@plt+0x6e9c>
  409b08:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409b0c:	add	x0, x0, #0x240
  409b10:	bl	402c40 <gettext@plt>
  409b14:	mov	x1, x0
  409b18:	ldr	w0, [sp, #92]
  409b1c:	cmp	w0, #0x0
  409b20:	b.ne	409b2c <readlinkat@plt+0x6e4c>  // b.any
  409b24:	ldr	x0, [sp, #40]
  409b28:	ldr	w0, [x0, #336]
  409b2c:	mov	w3, w0
  409b30:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409b34:	add	x2, x0, #0xef0
  409b38:	ldr	x0, [sp, #8360]
  409b3c:	bl	408dec <readlinkat@plt+0x610c>
  409b40:	b	409b7c <readlinkat@plt+0x6e9c>
  409b44:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409b48:	add	x0, x0, #0x250
  409b4c:	bl	402c40 <gettext@plt>
  409b50:	mov	x1, x0
  409b54:	ldr	w0, [sp, #96]
  409b58:	cmp	w0, #0x0
  409b5c:	b.ne	409b68 <readlinkat@plt+0x6e88>  // b.any
  409b60:	ldr	x0, [sp, #40]
  409b64:	ldr	w0, [x0, #360]
  409b68:	mov	w3, w0
  409b6c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409b70:	add	x2, x0, #0xef0
  409b74:	ldr	x0, [sp, #8360]
  409b78:	bl	408dec <readlinkat@plt+0x610c>
  409b7c:	ldr	x0, [sp, #40]
  409b80:	ldr	w0, [x0, #288]
  409b84:	cmp	w0, #0x0
  409b88:	b.eq	409bb8 <readlinkat@plt+0x6ed8>  // b.none
  409b8c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409b90:	add	x0, x0, #0x260
  409b94:	bl	402c40 <gettext@plt>
  409b98:	mov	x1, x0
  409b9c:	ldr	x0, [sp, #40]
  409ba0:	ldr	w0, [x0, #288]
  409ba4:	mov	w3, w0
  409ba8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409bac:	add	x2, x0, #0xef0
  409bb0:	ldr	x0, [sp, #8360]
  409bb4:	bl	408dec <readlinkat@plt+0x610c>
  409bb8:	ldr	x0, [sp, #40]
  409bbc:	ldr	x0, [x0, #32]
  409bc0:	cmp	x0, #0x0
  409bc4:	b.eq	409bf4 <readlinkat@plt+0x6f14>  // b.none
  409bc8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409bcc:	add	x0, x0, #0x270
  409bd0:	bl	402c40 <gettext@plt>
  409bd4:	mov	x1, x0
  409bd8:	ldr	x0, [sp, #40]
  409bdc:	ldr	x0, [x0, #32]
  409be0:	mov	x3, x0
  409be4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409be8:	add	x2, x0, #0xac8
  409bec:	ldr	x0, [sp, #8360]
  409bf0:	bl	408dec <readlinkat@plt+0x610c>
  409bf4:	ldr	x0, [sp, #40]
  409bf8:	ldr	x0, [x0, #40]
  409bfc:	cmp	x0, #0x0
  409c00:	b.eq	409c30 <readlinkat@plt+0x6f50>  // b.none
  409c04:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409c08:	add	x0, x0, #0x280
  409c0c:	bl	402c40 <gettext@plt>
  409c10:	mov	x1, x0
  409c14:	ldr	x0, [sp, #40]
  409c18:	ldr	x0, [x0, #40]
  409c1c:	mov	x3, x0
  409c20:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409c24:	add	x2, x0, #0xac8
  409c28:	ldr	x0, [sp, #8360]
  409c2c:	bl	408dec <readlinkat@plt+0x610c>
  409c30:	ldr	x0, [sp, #40]
  409c34:	ldr	x0, [x0, #48]
  409c38:	cmp	x0, #0x0
  409c3c:	b.eq	409c6c <readlinkat@plt+0x6f8c>  // b.none
  409c40:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409c44:	add	x0, x0, #0x290
  409c48:	bl	402c40 <gettext@plt>
  409c4c:	mov	x1, x0
  409c50:	ldr	x0, [sp, #40]
  409c54:	ldr	x0, [x0, #48]
  409c58:	mov	x3, x0
  409c5c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409c60:	add	x2, x0, #0xac8
  409c64:	ldr	x0, [sp, #8360]
  409c68:	bl	408dec <readlinkat@plt+0x610c>
  409c6c:	ldr	x0, [sp, #40]
  409c70:	ldr	x0, [x0, #56]
  409c74:	cmp	x0, #0x0
  409c78:	b.ne	409c8c <readlinkat@plt+0x6fac>  // b.any
  409c7c:	ldr	x0, [sp, #40]
  409c80:	ldr	x0, [x0, #72]
  409c84:	cmp	x0, #0x0
  409c88:	b.eq	409cd4 <readlinkat@plt+0x6ff4>  // b.none
  409c8c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409c90:	add	x0, x0, #0x2a0
  409c94:	bl	402c40 <gettext@plt>
  409c98:	mov	x1, x0
  409c9c:	ldr	x0, [sp, #40]
  409ca0:	ldr	x0, [x0, #72]
  409ca4:	cmp	x0, #0x0
  409ca8:	b.eq	409cb8 <readlinkat@plt+0x6fd8>  // b.none
  409cac:	ldr	x0, [sp, #40]
  409cb0:	ldr	x0, [x0, #72]
  409cb4:	b	409cc0 <readlinkat@plt+0x6fe0>
  409cb8:	ldr	x0, [sp, #40]
  409cbc:	ldr	x0, [x0, #56]
  409cc0:	mov	x3, x0
  409cc4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409cc8:	add	x2, x0, #0xac8
  409ccc:	ldr	x0, [sp, #8360]
  409cd0:	bl	408dec <readlinkat@plt+0x610c>
  409cd4:	ldr	x0, [sp, #40]
  409cd8:	ldr	x0, [x0, #64]
  409cdc:	cmp	x0, #0x0
  409ce0:	b.ne	409cf4 <readlinkat@plt+0x7014>  // b.any
  409ce4:	ldr	x0, [sp, #40]
  409ce8:	ldr	x0, [x0, #80]
  409cec:	cmp	x0, #0x0
  409cf0:	b.eq	409d3c <readlinkat@plt+0x705c>  // b.none
  409cf4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409cf8:	add	x0, x0, #0x2a8
  409cfc:	bl	402c40 <gettext@plt>
  409d00:	mov	x1, x0
  409d04:	ldr	x0, [sp, #40]
  409d08:	ldr	x0, [x0, #80]
  409d0c:	cmp	x0, #0x0
  409d10:	b.eq	409d20 <readlinkat@plt+0x7040>  // b.none
  409d14:	ldr	x0, [sp, #40]
  409d18:	ldr	x0, [x0, #80]
  409d1c:	b	409d28 <readlinkat@plt+0x7048>
  409d20:	ldr	x0, [sp, #40]
  409d24:	ldr	x0, [x0, #64]
  409d28:	mov	x3, x0
  409d2c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409d30:	add	x2, x0, #0xac8
  409d34:	ldr	x0, [sp, #8360]
  409d38:	bl	408dec <readlinkat@plt+0x610c>
  409d3c:	ldr	x0, [sp, #40]
  409d40:	ldr	x0, [x0, #152]
  409d44:	cmp	x0, #0x0
  409d48:	b.eq	409d78 <readlinkat@plt+0x7098>  // b.none
  409d4c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409d50:	add	x0, x0, #0x2b8
  409d54:	bl	402c40 <gettext@plt>
  409d58:	mov	x1, x0
  409d5c:	ldr	x0, [sp, #40]
  409d60:	ldr	x0, [x0, #152]
  409d64:	mov	x3, x0
  409d68:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409d6c:	add	x2, x0, #0xac8
  409d70:	ldr	x0, [sp, #8360]
  409d74:	bl	408dec <readlinkat@plt+0x610c>
  409d78:	ldr	x0, [sp, #40]
  409d7c:	ldr	w0, [x0, #196]
  409d80:	cmp	w0, #0x0
  409d84:	b.lt	409ddc <readlinkat@plt+0x70fc>  // b.tstop
  409d88:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409d8c:	add	x0, x0, #0x2c8
  409d90:	bl	402c40 <gettext@plt>
  409d94:	mov	x19, x0
  409d98:	ldr	x0, [sp, #40]
  409d9c:	ldr	w0, [x0, #196]
  409da0:	cmp	w0, #0x0
  409da4:	b.eq	409db8 <readlinkat@plt+0x70d8>  // b.none
  409da8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409dac:	add	x0, x0, #0x2e0
  409db0:	bl	402c40 <gettext@plt>
  409db4:	b	409dc4 <readlinkat@plt+0x70e4>
  409db8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409dbc:	add	x0, x0, #0x2e8
  409dc0:	bl	402c40 <gettext@plt>
  409dc4:	mov	x3, x0
  409dc8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409dcc:	add	x2, x0, #0xac8
  409dd0:	mov	x1, x19
  409dd4:	ldr	x0, [sp, #8360]
  409dd8:	bl	408dec <readlinkat@plt+0x610c>
  409ddc:	ldr	x0, [sp, #40]
  409de0:	ldr	x0, [x0, #112]
  409de4:	cmp	x0, #0x0
  409de8:	b.eq	409e18 <readlinkat@plt+0x7138>  // b.none
  409dec:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409df0:	add	x0, x0, #0x2f8
  409df4:	bl	402c40 <gettext@plt>
  409df8:	mov	x1, x0
  409dfc:	ldr	x0, [sp, #40]
  409e00:	ldr	x0, [x0, #112]
  409e04:	mov	x3, x0
  409e08:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409e0c:	add	x2, x0, #0xac8
  409e10:	ldr	x0, [sp, #8360]
  409e14:	bl	408dec <readlinkat@plt+0x610c>
  409e18:	ldr	x0, [sp, #40]
  409e1c:	ldr	x0, [x0, #120]
  409e20:	cmp	x0, #0x0
  409e24:	b.eq	409e54 <readlinkat@plt+0x7174>  // b.none
  409e28:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409e2c:	add	x0, x0, #0x308
  409e30:	bl	402c40 <gettext@plt>
  409e34:	mov	x1, x0
  409e38:	ldr	x0, [sp, #40]
  409e3c:	ldr	x0, [x0, #120]
  409e40:	mov	x3, x0
  409e44:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409e48:	add	x2, x0, #0xac8
  409e4c:	ldr	x0, [sp, #8360]
  409e50:	bl	408dec <readlinkat@plt+0x610c>
  409e54:	ldr	x0, [sp, #40]
  409e58:	ldr	x0, [x0, #128]
  409e5c:	cmp	x0, #0x0
  409e60:	b.eq	409e90 <readlinkat@plt+0x71b0>  // b.none
  409e64:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409e68:	add	x0, x0, #0x320
  409e6c:	bl	402c40 <gettext@plt>
  409e70:	mov	x1, x0
  409e74:	ldr	x0, [sp, #40]
  409e78:	ldr	x0, [x0, #128]
  409e7c:	mov	x3, x0
  409e80:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409e84:	add	x2, x0, #0xac8
  409e88:	ldr	x0, [sp, #8360]
  409e8c:	bl	408dec <readlinkat@plt+0x610c>
  409e90:	ldr	x0, [sp, #40]
  409e94:	ldr	x0, [x0, #136]
  409e98:	cmp	x0, #0x0
  409e9c:	b.eq	409edc <readlinkat@plt+0x71fc>  // b.none
  409ea0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409ea4:	add	x0, x0, #0x330
  409ea8:	bl	402c40 <gettext@plt>
  409eac:	mov	x19, x0
  409eb0:	add	x0, sp, #0x68
  409eb4:	mov	x2, #0x2000                	// #8192
  409eb8:	mov	x1, x0
  409ebc:	ldr	x0, [sp, #40]
  409ec0:	bl	4063d0 <readlinkat@plt+0x36f0>
  409ec4:	mov	x3, x0
  409ec8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409ecc:	add	x2, x0, #0xac8
  409ed0:	mov	x1, x19
  409ed4:	ldr	x0, [sp, #8360]
  409ed8:	bl	408dec <readlinkat@plt+0x610c>
  409edc:	ldr	x0, [sp, #40]
  409ee0:	ldr	x0, [x0, #144]
  409ee4:	cmp	x0, #0x0
  409ee8:	b.eq	409f28 <readlinkat@plt+0x7248>  // b.none
  409eec:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409ef0:	add	x0, x0, #0x340
  409ef4:	bl	402c40 <gettext@plt>
  409ef8:	mov	x19, x0
  409efc:	add	x0, sp, #0x68
  409f00:	mov	x2, #0x2000                	// #8192
  409f04:	mov	x1, x0
  409f08:	ldr	x0, [sp, #40]
  409f0c:	bl	406544 <readlinkat@plt+0x3864>
  409f10:	mov	x3, x0
  409f14:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409f18:	add	x2, x0, #0xac8
  409f1c:	mov	x1, x19
  409f20:	ldr	x0, [sp, #8360]
  409f24:	bl	408dec <readlinkat@plt+0x610c>
  409f28:	ldr	x0, [sp, #40]
  409f2c:	ldr	x0, [x0, #160]
  409f30:	cmp	x0, #0x0
  409f34:	b.eq	409f64 <readlinkat@plt+0x7284>  // b.none
  409f38:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409f3c:	add	x0, x0, #0x350
  409f40:	bl	402c40 <gettext@plt>
  409f44:	mov	x1, x0
  409f48:	ldr	x0, [sp, #40]
  409f4c:	ldr	x0, [x0, #160]
  409f50:	mov	x3, x0
  409f54:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409f58:	add	x2, x0, #0xac8
  409f5c:	ldr	x0, [sp, #8360]
  409f60:	bl	408dec <readlinkat@plt+0x610c>
  409f64:	ldr	x0, [sp, #40]
  409f68:	ldr	x0, [x0, #88]
  409f6c:	cmp	x0, #0x0
  409f70:	b.eq	40a008 <readlinkat@plt+0x7328>  // b.none
  409f74:	ldr	x0, [sp, #40]
  409f78:	ldr	x2, [x0, #88]
  409f7c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409f80:	add	x1, x0, #0x830
  409f84:	mov	x0, x2
  409f88:	bl	402990 <strcmp@plt>
  409f8c:	cmp	w0, #0x0
  409f90:	b.ne	409fc0 <readlinkat@plt+0x72e0>  // b.any
  409f94:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409f98:	add	x0, x0, #0x360
  409f9c:	bl	402c40 <gettext@plt>
  409fa0:	mov	x1, x0
  409fa4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409fa8:	add	x3, x0, #0x370
  409fac:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409fb0:	add	x2, x0, #0xac8
  409fb4:	ldr	x0, [sp, #8360]
  409fb8:	bl	408dec <readlinkat@plt+0x610c>
  409fbc:	b	40a008 <readlinkat@plt+0x7328>
  409fc0:	ldr	x0, [sp, #40]
  409fc4:	ldr	x2, [x0, #88]
  409fc8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409fcc:	add	x1, x0, #0x840
  409fd0:	mov	x0, x2
  409fd4:	bl	402990 <strcmp@plt>
  409fd8:	cmp	w0, #0x0
  409fdc:	b.ne	40a008 <readlinkat@plt+0x7328>  // b.any
  409fe0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409fe4:	add	x0, x0, #0x360
  409fe8:	bl	402c40 <gettext@plt>
  409fec:	mov	x1, x0
  409ff0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  409ff4:	add	x3, x0, #0x378
  409ff8:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  409ffc:	add	x2, x0, #0xac8
  40a000:	ldr	x0, [sp, #8360]
  40a004:	bl	408dec <readlinkat@plt+0x610c>
  40a008:	ldr	x0, [sp, #40]
  40a00c:	ldr	x0, [x0, #96]
  40a010:	cmp	x0, #0x0
  40a014:	b.eq	40a044 <readlinkat@plt+0x7364>  // b.none
  40a018:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a01c:	add	x0, x0, #0x380
  40a020:	bl	402c40 <gettext@plt>
  40a024:	mov	x1, x0
  40a028:	ldr	x0, [sp, #40]
  40a02c:	ldr	x0, [x0, #96]
  40a030:	mov	x3, x0
  40a034:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a038:	add	x2, x0, #0xac8
  40a03c:	ldr	x0, [sp, #8360]
  40a040:	bl	408dec <readlinkat@plt+0x610c>
  40a044:	ldr	x0, [sp, #40]
  40a048:	ldr	w0, [x0, #104]
  40a04c:	cmp	w0, #0x0
  40a050:	b.eq	40a0d8 <readlinkat@plt+0x73f8>  // b.none
  40a054:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a058:	add	x0, x0, #0x390
  40a05c:	bl	402c40 <gettext@plt>
  40a060:	mov	x4, x0
  40a064:	ldr	x0, [sp, #40]
  40a068:	ldr	w1, [x0, #104]
  40a06c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a070:	add	x0, x0, #0x400
  40a074:	sxtw	x1, w1
  40a078:	ldr	x0, [x0, x1, lsl #3]
  40a07c:	mov	x3, x0
  40a080:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a084:	add	x2, x0, #0xac8
  40a088:	mov	x1, x4
  40a08c:	ldr	x0, [sp, #8360]
  40a090:	bl	408dec <readlinkat@plt+0x610c>
  40a094:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a098:	add	x0, x0, #0x3a8
  40a09c:	bl	402c40 <gettext@plt>
  40a0a0:	mov	x19, x0
  40a0a4:	ldr	x0, [sp, #40]
  40a0a8:	ldr	w1, [x0, #108]
  40a0ac:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a0b0:	add	x0, x0, #0x3e0
  40a0b4:	sxtw	x1, w1
  40a0b8:	ldr	x0, [x0, x1, lsl #3]
  40a0bc:	bl	402c40 <gettext@plt>
  40a0c0:	mov	x3, x0
  40a0c4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a0c8:	add	x2, x0, #0xac8
  40a0cc:	mov	x1, x19
  40a0d0:	ldr	x0, [sp, #8360]
  40a0d4:	bl	408dec <readlinkat@plt+0x610c>
  40a0d8:	ldr	x0, [sp, #40]
  40a0dc:	ldr	w0, [x0, #192]
  40a0e0:	cmp	w0, #0x0
  40a0e4:	b.lt	40a12c <readlinkat@plt+0x744c>  // b.tstop
  40a0e8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a0ec:	add	x0, x0, #0x3c0
  40a0f0:	bl	402c40 <gettext@plt>
  40a0f4:	mov	x19, x0
  40a0f8:	ldr	x0, [sp, #40]
  40a0fc:	ldr	w1, [x0, #192]
  40a100:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a104:	add	x0, x0, #0x480
  40a108:	sxtw	x1, w1
  40a10c:	ldr	x0, [x0, x1, lsl #3]
  40a110:	bl	402c40 <gettext@plt>
  40a114:	mov	x3, x0
  40a118:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a11c:	add	x2, x0, #0xac8
  40a120:	mov	x1, x19
  40a124:	ldr	x0, [sp, #8360]
  40a128:	bl	408dec <readlinkat@plt+0x610c>
  40a12c:	ldr	x0, [sp, #40]
  40a130:	ldr	w0, [x0, #236]
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a270 <readlinkat@plt+0x7590>  // b.none
  40a13c:	ldr	x0, [sp, #40]
  40a140:	ldr	w0, [x0, #236]
  40a144:	sub	w0, w0, #0x1
  40a148:	str	w0, [sp, #8396]
  40a14c:	b	40a264 <readlinkat@plt+0x7584>
  40a150:	str	xzr, [sp, #72]
  40a154:	ldr	x0, [sp, #40]
  40a158:	ldr	x2, [x0, #240]
  40a15c:	ldrsw	x1, [sp, #8396]
  40a160:	mov	x0, x1
  40a164:	lsl	x0, x0, #2
  40a168:	add	x0, x0, x1
  40a16c:	lsl	x0, x0, #4
  40a170:	add	x0, x2, x0
  40a174:	str	x0, [sp, #8304]
  40a178:	ldr	x0, [sp, #8304]
  40a17c:	ldr	x0, [x0, #40]
  40a180:	cmp	x0, #0x0
  40a184:	b.eq	40a24c <readlinkat@plt+0x756c>  // b.none
  40a188:	add	x0, sp, #0x48
  40a18c:	mov	x2, x0
  40a190:	ldr	x1, [sp, #8304]
  40a194:	ldr	x0, [sp, #40]
  40a198:	bl	40908c <readlinkat@plt+0x63ac>
  40a19c:	cmp	w0, #0x0
  40a1a0:	b.ne	40a254 <readlinkat@plt+0x7574>  // b.any
  40a1a4:	ldr	x0, [sp, #72]
  40a1a8:	cmp	x0, #0x0
  40a1ac:	b.eq	40a254 <readlinkat@plt+0x7574>  // b.none
  40a1b0:	ldr	x0, [sp, #32]
  40a1b4:	ldrb	w0, [x0, #8]
  40a1b8:	and	w0, w0, #0x20
  40a1bc:	and	w0, w0, #0xff
  40a1c0:	cmp	w0, #0x0
  40a1c4:	b.eq	40a1e8 <readlinkat@plt+0x7508>  // b.none
  40a1c8:	ldr	x0, [sp, #72]
  40a1cc:	add	x3, sp, #0x40
  40a1d0:	mov	x2, x0
  40a1d4:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a1d8:	add	x1, x0, #0xf90
  40a1dc:	mov	x0, x3
  40a1e0:	bl	403604 <readlinkat@plt+0x924>
  40a1e4:	b	40a1fc <readlinkat@plt+0x751c>
  40a1e8:	ldr	x0, [sp, #72]
  40a1ec:	mov	x1, x0
  40a1f0:	mov	w0, #0x3                   	// #3
  40a1f4:	bl	40dc80 <readlinkat@plt+0xafa0>
  40a1f8:	str	x0, [sp, #64]
  40a1fc:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a200:	add	x0, x0, #0x3d8
  40a204:	bl	402c40 <gettext@plt>
  40a208:	mov	x2, x0
  40a20c:	ldr	x0, [sp, #8304]
  40a210:	ldr	x1, [x0]
  40a214:	add	x0, sp, #0x68
  40a218:	mov	x3, x1
  40a21c:	mov	x1, #0x2000                	// #8192
  40a220:	bl	402700 <snprintf@plt>
  40a224:	ldr	x0, [sp, #64]
  40a228:	add	x1, sp, #0x68
  40a22c:	mov	x3, x0
  40a230:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a234:	add	x2, x0, #0xac8
  40a238:	ldr	x0, [sp, #8360]
  40a23c:	bl	408dec <readlinkat@plt+0x610c>
  40a240:	ldr	x0, [sp, #64]
  40a244:	bl	4029f0 <free@plt>
  40a248:	b	40a258 <readlinkat@plt+0x7578>
  40a24c:	nop
  40a250:	b	40a258 <readlinkat@plt+0x7578>
  40a254:	nop
  40a258:	ldr	w0, [sp, #8396]
  40a25c:	sub	w0, w0, #0x1
  40a260:	str	w0, [sp, #8396]
  40a264:	ldr	w0, [sp, #8396]
  40a268:	cmp	w0, #0x0
  40a26c:	b.ge	40a150 <readlinkat@plt+0x7470>  // b.tcont
  40a270:	ldr	x0, [sp, #40]
  40a274:	ldr	w0, [x0, #248]
  40a278:	cmp	w0, #0x0
  40a27c:	b.eq	40a388 <readlinkat@plt+0x76a8>  // b.none
  40a280:	ldr	x0, [sp, #40]
  40a284:	ldr	w0, [x0, #248]
  40a288:	sub	w0, w0, #0x1
  40a28c:	str	w0, [sp, #8396]
  40a290:	b	40a37c <readlinkat@plt+0x769c>
  40a294:	ldr	x0, [sp, #40]
  40a298:	ldr	x2, [x0, #256]
  40a29c:	ldrsw	x1, [sp, #8396]
  40a2a0:	mov	x0, x1
  40a2a4:	lsl	x0, x0, #2
  40a2a8:	add	x0, x0, x1
  40a2ac:	lsl	x0, x0, #4
  40a2b0:	add	x0, x2, x0
  40a2b4:	str	x0, [sp, #8296]
  40a2b8:	ldr	x0, [sp, #8296]
  40a2bc:	ldr	x0, [x0, #40]
  40a2c0:	cmp	x0, #0x0
  40a2c4:	b.eq	40a36c <readlinkat@plt+0x768c>  // b.none
  40a2c8:	ldr	x0, [sp, #32]
  40a2cc:	ldrb	w0, [x0, #8]
  40a2d0:	and	w0, w0, #0x20
  40a2d4:	and	w0, w0, #0xff
  40a2d8:	cmp	w0, #0x0
  40a2dc:	b.eq	40a304 <readlinkat@plt+0x7624>  // b.none
  40a2e0:	ldr	x0, [sp, #8296]
  40a2e4:	ldr	x0, [x0, #40]
  40a2e8:	add	x3, sp, #0x38
  40a2ec:	mov	x2, x0
  40a2f0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a2f4:	add	x1, x0, #0xf90
  40a2f8:	mov	x0, x3
  40a2fc:	bl	403604 <readlinkat@plt+0x924>
  40a300:	b	40a31c <readlinkat@plt+0x763c>
  40a304:	ldr	x0, [sp, #8296]
  40a308:	ldr	x0, [x0, #40]
  40a30c:	mov	x1, x0
  40a310:	mov	w0, #0x3                   	// #3
  40a314:	bl	40dc80 <readlinkat@plt+0xafa0>
  40a318:	str	x0, [sp, #56]
  40a31c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a320:	add	x0, x0, #0x3d8
  40a324:	bl	402c40 <gettext@plt>
  40a328:	mov	x2, x0
  40a32c:	ldr	x0, [sp, #8296]
  40a330:	ldr	x1, [x0]
  40a334:	add	x0, sp, #0x68
  40a338:	mov	x3, x1
  40a33c:	mov	x1, #0x2000                	// #8192
  40a340:	bl	402700 <snprintf@plt>
  40a344:	ldr	x0, [sp, #56]
  40a348:	add	x1, sp, #0x68
  40a34c:	mov	x3, x0
  40a350:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a354:	add	x2, x0, #0xac8
  40a358:	ldr	x0, [sp, #8360]
  40a35c:	bl	408dec <readlinkat@plt+0x610c>
  40a360:	ldr	x0, [sp, #56]
  40a364:	bl	4029f0 <free@plt>
  40a368:	b	40a370 <readlinkat@plt+0x7690>
  40a36c:	nop
  40a370:	ldr	w0, [sp, #8396]
  40a374:	sub	w0, w0, #0x1
  40a378:	str	w0, [sp, #8396]
  40a37c:	ldr	w0, [sp, #8396]
  40a380:	cmp	w0, #0x0
  40a384:	b.ge	40a294 <readlinkat@plt+0x75b4>  // b.tcont
  40a388:	str	wzr, [sp, #8396]
  40a38c:	b	40a418 <readlinkat@plt+0x7738>
  40a390:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a394:	add	x0, x0, #0x3e8
  40a398:	bl	402c40 <gettext@plt>
  40a39c:	mov	x2, x0
  40a3a0:	ldr	x0, [sp, #40]
  40a3a4:	ldr	x1, [x0, #296]
  40a3a8:	ldrsw	x0, [sp, #8396]
  40a3ac:	lsl	x0, x0, #2
  40a3b0:	add	x0, x1, x0
  40a3b4:	ldr	w1, [x0]
  40a3b8:	add	x0, sp, #0x68
  40a3bc:	mov	w3, w1
  40a3c0:	mov	x1, #0x2000                	// #8192
  40a3c4:	bl	402700 <snprintf@plt>
  40a3c8:	ldr	x0, [sp, #40]
  40a3cc:	ldr	x1, [x0, #304]
  40a3d0:	ldrsw	x0, [sp, #8396]
  40a3d4:	lsl	x0, x0, #3
  40a3d8:	add	x0, x1, x0
  40a3dc:	ldr	x1, [x0]
  40a3e0:	ldr	x0, [sp, #32]
  40a3e4:	ldrb	w0, [x0, #8]
  40a3e8:	ubfx	x0, x0, #0, #1
  40a3ec:	and	w0, w0, #0xff
  40a3f0:	mov	w2, w0
  40a3f4:	add	x0, sp, #0x68
  40a3f8:	mov	w3, w2
  40a3fc:	mov	x2, x1
  40a400:	mov	x1, x0
  40a404:	ldr	x0, [sp, #8360]
  40a408:	bl	408f44 <readlinkat@plt+0x6264>
  40a40c:	ldr	w0, [sp, #8396]
  40a410:	add	w0, w0, #0x1
  40a414:	str	w0, [sp, #8396]
  40a418:	ldr	x0, [sp, #40]
  40a41c:	ldr	w0, [x0, #288]
  40a420:	ldr	w1, [sp, #8396]
  40a424:	cmp	w1, w0
  40a428:	b.lt	40a390 <readlinkat@plt+0x76b0>  // b.tstop
  40a42c:	ldr	x0, [sp, #40]
  40a430:	ldr	w0, [x0, #432]
  40a434:	cmp	w0, #0x0
  40a438:	b.eq	40a4c0 <readlinkat@plt+0x77e0>  // b.none
  40a43c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a440:	add	x0, x0, #0x400
  40a444:	bl	402c40 <gettext@plt>
  40a448:	mov	x1, x0
  40a44c:	ldr	x0, [sp, #40]
  40a450:	ldr	w0, [x0, #432]
  40a454:	mov	w3, w0
  40a458:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a45c:	add	x2, x0, #0xef0
  40a460:	ldr	x0, [sp, #8360]
  40a464:	bl	408dec <readlinkat@plt+0x610c>
  40a468:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a46c:	add	x0, x0, #0x418
  40a470:	bl	402c40 <gettext@plt>
  40a474:	mov	x1, x0
  40a478:	ldr	x0, [sp, #40]
  40a47c:	ldr	w0, [x0, #436]
  40a480:	mov	w3, w0
  40a484:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a488:	add	x2, x0, #0xef0
  40a48c:	ldr	x0, [sp, #8360]
  40a490:	bl	408dec <readlinkat@plt+0x610c>
  40a494:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a498:	add	x0, x0, #0x428
  40a49c:	bl	402c40 <gettext@plt>
  40a4a0:	mov	x1, x0
  40a4a4:	ldr	x0, [sp, #40]
  40a4a8:	ldr	w0, [x0, #440]
  40a4ac:	mov	w3, w0
  40a4b0:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a4b4:	add	x2, x0, #0xef0
  40a4b8:	ldr	x0, [sp, #8360]
  40a4bc:	bl	408dec <readlinkat@plt+0x610c>
  40a4c0:	ldr	x0, [sp, #40]
  40a4c4:	ldr	x0, [x0, #264]
  40a4c8:	cmp	x0, #0x0
  40a4cc:	b.eq	40a55c <readlinkat@plt+0x787c>  // b.none
  40a4d0:	str	wzr, [sp, #8396]
  40a4d4:	b	40a548 <readlinkat@plt+0x7868>
  40a4d8:	ldr	x0, [sp, #40]
  40a4dc:	ldr	x1, [x0, #264]
  40a4e0:	ldrsw	x0, [sp, #8396]
  40a4e4:	lsl	x0, x0, #4
  40a4e8:	add	x0, x1, x0
  40a4ec:	ldr	x0, [x0]
  40a4f0:	add	x4, sp, #0x68
  40a4f4:	mov	x3, x0
  40a4f8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a4fc:	add	x2, x0, #0x440
  40a500:	mov	x1, #0x2000                	// #8192
  40a504:	mov	x0, x4
  40a508:	bl	402700 <snprintf@plt>
  40a50c:	ldr	x0, [sp, #40]
  40a510:	ldr	x1, [x0, #264]
  40a514:	ldrsw	x0, [sp, #8396]
  40a518:	lsl	x0, x0, #4
  40a51c:	add	x0, x1, x0
  40a520:	ldr	x0, [x0, #8]
  40a524:	add	x1, sp, #0x68
  40a528:	mov	x3, x0
  40a52c:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a530:	add	x2, x0, #0xac8
  40a534:	ldr	x0, [sp, #8360]
  40a538:	bl	408dec <readlinkat@plt+0x610c>
  40a53c:	ldr	w0, [sp, #8396]
  40a540:	add	w0, w0, #0x1
  40a544:	str	w0, [sp, #8396]
  40a548:	ldr	x0, [sp, #40]
  40a54c:	ldr	w0, [x0, #272]
  40a550:	ldr	w1, [sp, #8396]
  40a554:	cmp	w1, w0
  40a558:	b.lt	40a4d8 <readlinkat@plt+0x77f8>  // b.tstop
  40a55c:	ldr	x0, [sp, #40]
  40a560:	ldr	x0, [x0, #168]
  40a564:	cmp	x0, #0x0
  40a568:	b.eq	40a598 <readlinkat@plt+0x78b8>  // b.none
  40a56c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a570:	add	x0, x0, #0x458
  40a574:	bl	402c40 <gettext@plt>
  40a578:	mov	x1, x0
  40a57c:	ldr	x0, [sp, #40]
  40a580:	ldr	x0, [x0, #168]
  40a584:	mov	x3, x0
  40a588:	adrp	x0, 414000 <readlinkat@plt+0x11320>
  40a58c:	add	x2, x0, #0xac8
  40a590:	ldr	x0, [sp, #8360]
  40a594:	bl	408dec <readlinkat@plt+0x610c>
  40a598:	ldr	x0, [sp, #8360]
  40a59c:	bl	402ae0 <scols_print_table@plt>
  40a5a0:	ldr	x0, [sp, #8360]
  40a5a4:	bl	4028b0 <scols_unref_table@plt>
  40a5a8:	nop
  40a5ac:	ldr	x19, [sp, #16]
  40a5b0:	ldp	x29, x30, [sp]
  40a5b4:	mov	x12, #0x20d0                	// #8400
  40a5b8:	add	sp, sp, x12
  40a5bc:	ret
  40a5c0:	stp	x29, x30, [sp, #-48]!
  40a5c4:	mov	x29, sp
  40a5c8:	str	x19, [sp, #16]
  40a5cc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a5d0:	add	x0, x0, #0x750
  40a5d4:	ldr	x0, [x0]
  40a5d8:	str	x0, [sp, #32]
  40a5dc:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a5e0:	add	x0, x0, #0x460
  40a5e4:	bl	402c40 <gettext@plt>
  40a5e8:	ldr	x1, [sp, #32]
  40a5ec:	bl	4025c0 <fputs@plt>
  40a5f0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a5f4:	add	x0, x0, #0x470
  40a5f8:	bl	402c40 <gettext@plt>
  40a5fc:	mov	x1, x0
  40a600:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a604:	add	x0, x0, #0x758
  40a608:	ldr	x0, [x0]
  40a60c:	mov	x2, x0
  40a610:	ldr	x0, [sp, #32]
  40a614:	bl	402c70 <fprintf@plt>
  40a618:	ldr	x1, [sp, #32]
  40a61c:	mov	w0, #0xa                   	// #10
  40a620:	bl	4026c0 <fputc@plt>
  40a624:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a628:	add	x0, x0, #0x480
  40a62c:	bl	402c40 <gettext@plt>
  40a630:	ldr	x1, [sp, #32]
  40a634:	bl	4025c0 <fputs@plt>
  40a638:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a63c:	add	x0, x0, #0x4b8
  40a640:	bl	402c40 <gettext@plt>
  40a644:	ldr	x1, [sp, #32]
  40a648:	bl	4025c0 <fputs@plt>
  40a64c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a650:	add	x0, x0, #0x4c8
  40a654:	bl	402c40 <gettext@plt>
  40a658:	ldr	x1, [sp, #32]
  40a65c:	bl	4025c0 <fputs@plt>
  40a660:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a664:	add	x0, x0, #0x518
  40a668:	bl	402c40 <gettext@plt>
  40a66c:	ldr	x1, [sp, #32]
  40a670:	bl	4025c0 <fputs@plt>
  40a674:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a678:	add	x0, x0, #0x560
  40a67c:	bl	402c40 <gettext@plt>
  40a680:	ldr	x1, [sp, #32]
  40a684:	bl	4025c0 <fputs@plt>
  40a688:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a68c:	add	x0, x0, #0x5b8
  40a690:	bl	402c40 <gettext@plt>
  40a694:	ldr	x1, [sp, #32]
  40a698:	bl	4025c0 <fputs@plt>
  40a69c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a6a0:	add	x0, x0, #0x600
  40a6a4:	bl	402c40 <gettext@plt>
  40a6a8:	ldr	x1, [sp, #32]
  40a6ac:	bl	4025c0 <fputs@plt>
  40a6b0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a6b4:	add	x0, x0, #0x638
  40a6b8:	bl	402c40 <gettext@plt>
  40a6bc:	ldr	x1, [sp, #32]
  40a6c0:	bl	4025c0 <fputs@plt>
  40a6c4:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a6c8:	add	x0, x0, #0x680
  40a6cc:	bl	402c40 <gettext@plt>
  40a6d0:	ldr	x1, [sp, #32]
  40a6d4:	bl	4025c0 <fputs@plt>
  40a6d8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a6dc:	add	x0, x0, #0x6c0
  40a6e0:	bl	402c40 <gettext@plt>
  40a6e4:	ldr	x1, [sp, #32]
  40a6e8:	bl	4025c0 <fputs@plt>
  40a6ec:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a6f0:	add	x0, x0, #0x6f8
  40a6f4:	bl	402c40 <gettext@plt>
  40a6f8:	ldr	x1, [sp, #32]
  40a6fc:	bl	4025c0 <fputs@plt>
  40a700:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a704:	add	x0, x0, #0x740
  40a708:	bl	402c40 <gettext@plt>
  40a70c:	ldr	x1, [sp, #32]
  40a710:	bl	4025c0 <fputs@plt>
  40a714:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a718:	add	x0, x0, #0x790
  40a71c:	bl	402c40 <gettext@plt>
  40a720:	ldr	x1, [sp, #32]
  40a724:	bl	4025c0 <fputs@plt>
  40a728:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a72c:	add	x0, x0, #0x7d0
  40a730:	bl	402c40 <gettext@plt>
  40a734:	ldr	x1, [sp, #32]
  40a738:	bl	4025c0 <fputs@plt>
  40a73c:	ldr	x1, [sp, #32]
  40a740:	mov	w0, #0xa                   	// #10
  40a744:	bl	4026c0 <fputc@plt>
  40a748:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a74c:	add	x0, x0, #0x818
  40a750:	bl	402c40 <gettext@plt>
  40a754:	mov	x19, x0
  40a758:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a75c:	add	x0, x0, #0x830
  40a760:	bl	402c40 <gettext@plt>
  40a764:	mov	x4, x0
  40a768:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a76c:	add	x3, x0, #0x840
  40a770:	mov	x2, x19
  40a774:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a778:	add	x1, x0, #0x850
  40a77c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a780:	add	x0, x0, #0x860
  40a784:	bl	402bb0 <printf@plt>
  40a788:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a78c:	add	x0, x0, #0x878
  40a790:	bl	402c40 <gettext@plt>
  40a794:	ldr	x1, [sp, #32]
  40a798:	bl	4025c0 <fputs@plt>
  40a79c:	str	xzr, [sp, #40]
  40a7a0:	b	40a814 <readlinkat@plt+0x7b34>
  40a7a4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a7a8:	add	x2, x0, #0x4e0
  40a7ac:	ldr	x1, [sp, #40]
  40a7b0:	mov	x0, x1
  40a7b4:	lsl	x0, x0, #1
  40a7b8:	add	x0, x0, x1
  40a7bc:	lsl	x0, x0, #3
  40a7c0:	add	x0, x2, x0
  40a7c4:	ldr	x19, [x0]
  40a7c8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a7cc:	add	x2, x0, #0x4e0
  40a7d0:	ldr	x1, [sp, #40]
  40a7d4:	mov	x0, x1
  40a7d8:	lsl	x0, x0, #1
  40a7dc:	add	x0, x0, x1
  40a7e0:	lsl	x0, x0, #3
  40a7e4:	add	x0, x2, x0
  40a7e8:	ldr	x0, [x0, #8]
  40a7ec:	bl	402c40 <gettext@plt>
  40a7f0:	mov	x3, x0
  40a7f4:	mov	x2, x19
  40a7f8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a7fc:	add	x1, x0, #0x8a8
  40a800:	ldr	x0, [sp, #32]
  40a804:	bl	402c70 <fprintf@plt>
  40a808:	ldr	x0, [sp, #40]
  40a80c:	add	x0, x0, #0x1
  40a810:	str	x0, [sp, #40]
  40a814:	ldr	x0, [sp, #40]
  40a818:	cmp	x0, #0xc
  40a81c:	b.ls	40a7a4 <readlinkat@plt+0x7ac4>  // b.plast
  40a820:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a824:	add	x0, x0, #0x8b8
  40a828:	bl	402c40 <gettext@plt>
  40a82c:	ldr	x1, [sp, #32]
  40a830:	bl	4025c0 <fputs@plt>
  40a834:	str	xzr, [sp, #40]
  40a838:	b	40a8ac <readlinkat@plt+0x7bcc>
  40a83c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a840:	add	x2, x0, #0x618
  40a844:	ldr	x1, [sp, #40]
  40a848:	mov	x0, x1
  40a84c:	lsl	x0, x0, #1
  40a850:	add	x0, x0, x1
  40a854:	lsl	x0, x0, #3
  40a858:	add	x0, x2, x0
  40a85c:	ldr	x19, [x0]
  40a860:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40a864:	add	x2, x0, #0x618
  40a868:	ldr	x1, [sp, #40]
  40a86c:	mov	x0, x1
  40a870:	lsl	x0, x0, #1
  40a874:	add	x0, x0, x1
  40a878:	lsl	x0, x0, #3
  40a87c:	add	x0, x2, x0
  40a880:	ldr	x0, [x0, #8]
  40a884:	bl	402c40 <gettext@plt>
  40a888:	mov	x3, x0
  40a88c:	mov	x2, x19
  40a890:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a894:	add	x1, x0, #0x8a8
  40a898:	ldr	x0, [sp, #32]
  40a89c:	bl	402c70 <fprintf@plt>
  40a8a0:	ldr	x0, [sp, #40]
  40a8a4:	add	x0, x0, #0x1
  40a8a8:	str	x0, [sp, #40]
  40a8ac:	ldr	x0, [sp, #40]
  40a8b0:	cmp	x0, #0xa
  40a8b4:	b.ls	40a83c <readlinkat@plt+0x7b5c>  // b.plast
  40a8b8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a8bc:	add	x0, x0, #0x8e0
  40a8c0:	bl	402c40 <gettext@plt>
  40a8c4:	mov	x2, x0
  40a8c8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a8cc:	add	x1, x0, #0x900
  40a8d0:	mov	x0, x2
  40a8d4:	bl	402bb0 <printf@plt>
  40a8d8:	mov	w0, #0x0                   	// #0
  40a8dc:	bl	4025e0 <exit@plt>
  40a8e0:	sub	sp, sp, #0x290
  40a8e4:	stp	x29, x30, [sp]
  40a8e8:	mov	x29, sp
  40a8ec:	str	x19, [sp, #16]
  40a8f0:	str	w0, [sp, #44]
  40a8f4:	str	x1, [sp, #32]
  40a8f8:	str	xzr, [sp, #568]
  40a8fc:	str	wzr, [sp, #576]
  40a900:	add	x0, sp, #0x238
  40a904:	str	x0, [sp, #624]
  40a908:	add	x0, sp, #0x78
  40a90c:	mov	x1, #0x1c0                 	// #448
  40a910:	mov	x2, x1
  40a914:	mov	w1, #0x0                   	// #0
  40a918:	bl	402810 <memset@plt>
  40a91c:	add	x0, sp, #0x78
  40a920:	str	x0, [sp, #616]
  40a924:	str	wzr, [sp, #648]
  40a928:	str	wzr, [sp, #644]
  40a92c:	str	wzr, [sp, #640]
  40a930:	str	xzr, [sp, #48]
  40a934:	str	wzr, [sp, #56]
  40a938:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a93c:	add	x1, x0, #0x68
  40a940:	mov	w0, #0x6                   	// #6
  40a944:	bl	402cb0 <setlocale@plt>
  40a948:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a94c:	add	x1, x0, #0x910
  40a950:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a954:	add	x0, x0, #0x928
  40a958:	bl	4027e0 <bindtextdomain@plt>
  40a95c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a960:	add	x0, x0, #0x928
  40a964:	bl	402970 <textdomain@plt>
  40a968:	bl	402ffc <readlinkat@plt+0x31c>
  40a96c:	b	40ad70 <readlinkat@plt+0x8090>
  40a970:	add	x0, sp, #0x30
  40a974:	mov	x3, x0
  40a978:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a97c:	add	x2, x0, #0xcf8
  40a980:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40a984:	add	x1, x0, #0xb18
  40a988:	ldr	w0, [sp, #612]
  40a98c:	bl	4030d8 <readlinkat@plt+0x3f8>
  40a990:	ldr	w0, [sp, #612]
  40a994:	cmp	w0, #0x80
  40a998:	b.eq	40acf0 <readlinkat@plt+0x8010>  // b.none
  40a99c:	ldr	w0, [sp, #612]
  40a9a0:	cmp	w0, #0x80
  40a9a4:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40a9a8:	ldr	w0, [sp, #612]
  40a9ac:	cmp	w0, #0x79
  40a9b0:	b.eq	40acdc <readlinkat@plt+0x7ffc>  // b.none
  40a9b4:	ldr	w0, [sp, #612]
  40a9b8:	cmp	w0, #0x79
  40a9bc:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40a9c0:	ldr	w0, [sp, #612]
  40a9c4:	cmp	w0, #0x78
  40a9c8:	b.eq	40acc8 <readlinkat@plt+0x7fe8>  // b.none
  40a9cc:	ldr	w0, [sp, #612]
  40a9d0:	cmp	w0, #0x78
  40a9d4:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40a9d8:	ldr	w0, [sp, #612]
  40a9dc:	cmp	w0, #0x73
  40a9e0:	b.eq	40aca4 <readlinkat@plt+0x7fc4>  // b.none
  40a9e4:	ldr	w0, [sp, #612]
  40a9e8:	cmp	w0, #0x73
  40a9ec:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40a9f0:	ldr	w0, [sp, #612]
  40a9f4:	cmp	w0, #0x70
  40a9f8:	b.eq	40abfc <readlinkat@plt+0x7f1c>  // b.none
  40a9fc:	ldr	w0, [sp, #612]
  40aa00:	cmp	w0, #0x70
  40aa04:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa08:	ldr	w0, [sp, #612]
  40aa0c:	cmp	w0, #0x68
  40aa10:	b.eq	40acfc <readlinkat@plt+0x801c>  // b.none
  40aa14:	ldr	w0, [sp, #612]
  40aa18:	cmp	w0, #0x68
  40aa1c:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa20:	ldr	w0, [sp, #612]
  40aa24:	cmp	w0, #0x65
  40aa28:	b.eq	40abfc <readlinkat@plt+0x7f1c>  // b.none
  40aa2c:	ldr	w0, [sp, #612]
  40aa30:	cmp	w0, #0x65
  40aa34:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa38:	ldr	w0, [sp, #612]
  40aa3c:	cmp	w0, #0x63
  40aa40:	b.eq	40ab38 <readlinkat@plt+0x7e58>  // b.none
  40aa44:	ldr	w0, [sp, #612]
  40aa48:	cmp	w0, #0x63
  40aa4c:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa50:	ldr	w0, [sp, #612]
  40aa54:	cmp	w0, #0x62
  40aa58:	b.eq	40ab1c <readlinkat@plt+0x7e3c>  // b.none
  40aa5c:	ldr	w0, [sp, #612]
  40aa60:	cmp	w0, #0x62
  40aa64:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa68:	ldr	w0, [sp, #612]
  40aa6c:	cmp	w0, #0x61
  40aa70:	b.eq	40aacc <readlinkat@plt+0x7dec>  // b.none
  40aa74:	ldr	w0, [sp, #612]
  40aa78:	cmp	w0, #0x61
  40aa7c:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa80:	ldr	w0, [sp, #612]
  40aa84:	cmp	w0, #0x56
  40aa88:	b.eq	40ad00 <readlinkat@plt+0x8020>  // b.none
  40aa8c:	ldr	w0, [sp, #612]
  40aa90:	cmp	w0, #0x56
  40aa94:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aa98:	ldr	w0, [sp, #612]
  40aa9c:	cmp	w0, #0x4a
  40aaa0:	b.eq	40abe8 <readlinkat@plt+0x7f08>  // b.none
  40aaa4:	ldr	w0, [sp, #612]
  40aaa8:	cmp	w0, #0x4a
  40aaac:	b.gt	40ad34 <readlinkat@plt+0x8054>
  40aab0:	ldr	w0, [sp, #612]
  40aab4:	cmp	w0, #0x42
  40aab8:	b.eq	40ab08 <readlinkat@plt+0x7e28>  // b.none
  40aabc:	ldr	w0, [sp, #612]
  40aac0:	cmp	w0, #0x43
  40aac4:	b.eq	40ab54 <readlinkat@plt+0x7e74>  // b.none
  40aac8:	b	40ad34 <readlinkat@plt+0x8054>
  40aacc:	ldr	x0, [sp, #624]
  40aad0:	ldrb	w1, [x0, #8]
  40aad4:	orr	w1, w1, #0x8
  40aad8:	strb	w1, [x0, #8]
  40aadc:	ldr	x0, [sp, #624]
  40aae0:	ldrb	w0, [x0, #8]
  40aae4:	ubfx	x0, x0, #3, #1
  40aae8:	and	w2, w0, #0xff
  40aaec:	ldr	x1, [sp, #624]
  40aaf0:	ldrb	w0, [x1, #8]
  40aaf4:	bfi	w0, w2, #2, #1
  40aaf8:	strb	w0, [x1, #8]
  40aafc:	mov	w0, #0x1                   	// #1
  40ab00:	str	w0, [sp, #640]
  40ab04:	b	40ad70 <readlinkat@plt+0x8090>
  40ab08:	ldr	x0, [sp, #624]
  40ab0c:	ldrb	w1, [x0, #8]
  40ab10:	orr	w1, w1, #0x20
  40ab14:	strb	w1, [x0, #8]
  40ab18:	b	40ad70 <readlinkat@plt+0x8090>
  40ab1c:	ldr	x0, [sp, #624]
  40ab20:	ldrb	w1, [x0, #8]
  40ab24:	orr	w1, w1, #0x4
  40ab28:	strb	w1, [x0, #8]
  40ab2c:	mov	w0, #0x1                   	// #1
  40ab30:	str	w0, [sp, #640]
  40ab34:	b	40ad70 <readlinkat@plt+0x8090>
  40ab38:	ldr	x0, [sp, #624]
  40ab3c:	ldrb	w1, [x0, #8]
  40ab40:	orr	w1, w1, #0x8
  40ab44:	strb	w1, [x0, #8]
  40ab48:	mov	w0, #0x1                   	// #1
  40ab4c:	str	w0, [sp, #640]
  40ab50:	b	40ad70 <readlinkat@plt+0x8090>
  40ab54:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ab58:	add	x0, x0, #0x740
  40ab5c:	ldr	x0, [x0]
  40ab60:	cmp	x0, #0x0
  40ab64:	b.eq	40abd8 <readlinkat@plt+0x7ef8>  // b.none
  40ab68:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ab6c:	add	x0, x0, #0x740
  40ab70:	ldr	x0, [x0]
  40ab74:	ldrsb	w0, [x0]
  40ab78:	cmp	w0, #0x3d
  40ab7c:	b.ne	40ab9c <readlinkat@plt+0x7ebc>  // b.any
  40ab80:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ab84:	add	x0, x0, #0x740
  40ab88:	ldr	x0, [x0]
  40ab8c:	add	x1, x0, #0x1
  40ab90:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ab94:	add	x0, x0, #0x740
  40ab98:	str	x1, [x0]
  40ab9c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40aba0:	add	x0, x0, #0x740
  40aba4:	ldr	x4, [x0]
  40aba8:	add	x1, sp, #0x40
  40abac:	adrp	x0, 403000 <readlinkat@plt+0x320>
  40abb0:	add	x3, x0, #0x9b4
  40abb4:	mov	x2, #0xd                   	// #13
  40abb8:	mov	x0, x4
  40abbc:	bl	40df70 <readlinkat@plt+0xb290>
  40abc0:	str	w0, [sp, #644]
  40abc4:	ldr	w0, [sp, #644]
  40abc8:	cmp	w0, #0x0
  40abcc:	b.ge	40abd8 <readlinkat@plt+0x7ef8>  // b.tcont
  40abd0:	mov	w0, #0x1                   	// #1
  40abd4:	b	40b6ec <readlinkat@plt+0x8a0c>
  40abd8:	ldr	x0, [sp, #624]
  40abdc:	mov	w1, #0x3                   	// #3
  40abe0:	str	w1, [x0]
  40abe4:	b	40ad70 <readlinkat@plt+0x8090>
  40abe8:	ldr	x0, [sp, #624]
  40abec:	ldrb	w1, [x0, #8]
  40abf0:	orr	w1, w1, #0x10
  40abf4:	strb	w1, [x0, #8]
  40abf8:	b	40ad70 <readlinkat@plt+0x8090>
  40abfc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ac00:	add	x0, x0, #0x740
  40ac04:	ldr	x0, [x0]
  40ac08:	cmp	x0, #0x0
  40ac0c:	b.eq	40ac80 <readlinkat@plt+0x7fa0>  // b.none
  40ac10:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ac14:	add	x0, x0, #0x740
  40ac18:	ldr	x0, [x0]
  40ac1c:	ldrsb	w0, [x0]
  40ac20:	cmp	w0, #0x3d
  40ac24:	b.ne	40ac44 <readlinkat@plt+0x7f64>  // b.any
  40ac28:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ac2c:	add	x0, x0, #0x740
  40ac30:	ldr	x0, [x0]
  40ac34:	add	x1, x0, #0x1
  40ac38:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ac3c:	add	x0, x0, #0x740
  40ac40:	str	x1, [x0]
  40ac44:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ac48:	add	x0, x0, #0x740
  40ac4c:	ldr	x4, [x0]
  40ac50:	add	x1, sp, #0x40
  40ac54:	adrp	x0, 403000 <readlinkat@plt+0x320>
  40ac58:	add	x3, x0, #0x904
  40ac5c:	mov	x2, #0xd                   	// #13
  40ac60:	mov	x0, x4
  40ac64:	bl	40df70 <readlinkat@plt+0xb290>
  40ac68:	str	w0, [sp, #644]
  40ac6c:	ldr	w0, [sp, #644]
  40ac70:	cmp	w0, #0x0
  40ac74:	b.ge	40ac80 <readlinkat@plt+0x7fa0>  // b.tcont
  40ac78:	mov	w0, #0x1                   	// #1
  40ac7c:	b	40b6ec <readlinkat@plt+0x8a0c>
  40ac80:	ldr	w0, [sp, #612]
  40ac84:	cmp	w0, #0x70
  40ac88:	b.ne	40ac94 <readlinkat@plt+0x7fb4>  // b.any
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	b	40ac98 <readlinkat@plt+0x7fb8>
  40ac94:	mov	w0, #0x2                   	// #2
  40ac98:	ldr	x1, [sp, #624]
  40ac9c:	str	w0, [x1]
  40aca0:	b	40ad70 <readlinkat@plt+0x8090>
  40aca4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40aca8:	add	x0, x0, #0x740
  40acac:	ldr	x1, [x0]
  40acb0:	ldr	x0, [sp, #616]
  40acb4:	str	x1, [x0]
  40acb8:	ldr	x0, [sp, #624]
  40acbc:	mov	w1, #0x1                   	// #1
  40acc0:	str	w1, [x0, #4]
  40acc4:	b	40ad70 <readlinkat@plt+0x8090>
  40acc8:	ldr	x0, [sp, #624]
  40accc:	ldrb	w1, [x0, #8]
  40acd0:	orr	w1, w1, #0x1
  40acd4:	strb	w1, [x0, #8]
  40acd8:	b	40ad70 <readlinkat@plt+0x8090>
  40acdc:	ldr	x0, [sp, #624]
  40ace0:	ldrb	w1, [x0, #8]
  40ace4:	orr	w1, w1, #0x40
  40ace8:	strb	w1, [x0, #8]
  40acec:	b	40ad70 <readlinkat@plt+0x8090>
  40acf0:	mov	w0, #0x1                   	// #1
  40acf4:	str	w0, [sp, #648]
  40acf8:	b	40ad70 <readlinkat@plt+0x8090>
  40acfc:	bl	40a5c0 <readlinkat@plt+0x78e0>
  40ad00:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ad04:	add	x0, x0, #0x938
  40ad08:	bl	402c40 <gettext@plt>
  40ad0c:	mov	x3, x0
  40ad10:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ad14:	add	x0, x0, #0x758
  40ad18:	ldr	x1, [x0]
  40ad1c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ad20:	add	x2, x0, #0x948
  40ad24:	mov	x0, x3
  40ad28:	bl	402bb0 <printf@plt>
  40ad2c:	mov	w0, #0x0                   	// #0
  40ad30:	bl	4025e0 <exit@plt>
  40ad34:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ad38:	add	x0, x0, #0x738
  40ad3c:	ldr	x19, [x0]
  40ad40:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ad44:	add	x0, x0, #0x960
  40ad48:	bl	402c40 <gettext@plt>
  40ad4c:	mov	x1, x0
  40ad50:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ad54:	add	x0, x0, #0x758
  40ad58:	ldr	x0, [x0]
  40ad5c:	mov	x2, x0
  40ad60:	mov	x0, x19
  40ad64:	bl	402c70 <fprintf@plt>
  40ad68:	mov	w0, #0x1                   	// #1
  40ad6c:	bl	4025e0 <exit@plt>
  40ad70:	mov	x4, #0x0                   	// #0
  40ad74:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ad78:	add	x3, x0, #0xb18
  40ad7c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ad80:	add	x2, x0, #0x988
  40ad84:	ldr	x1, [sp, #32]
  40ad88:	ldr	w0, [sp, #44]
  40ad8c:	bl	402980 <getopt_long@plt>
  40ad90:	str	w0, [sp, #612]
  40ad94:	ldr	w0, [sp, #612]
  40ad98:	cmn	w0, #0x1
  40ad9c:	b.ne	40a970 <readlinkat@plt+0x7c90>  // b.any
  40ada0:	ldr	w0, [sp, #648]
  40ada4:	cmp	w0, #0x0
  40ada8:	b.eq	40ae20 <readlinkat@plt+0x8140>  // b.none
  40adac:	ldr	w0, [sp, #644]
  40adb0:	cmp	w0, #0x0
  40adb4:	b.ne	40ae20 <readlinkat@plt+0x8140>  // b.any
  40adb8:	ldr	x0, [sp, #624]
  40adbc:	ldr	w0, [x0]
  40adc0:	cmp	w0, #0x3
  40adc4:	b.ne	40add0 <readlinkat@plt+0x80f0>  // b.any
  40adc8:	mov	x0, #0xb                   	// #11
  40adcc:	b	40add4 <readlinkat@plt+0x80f4>
  40add0:	mov	x0, #0xd                   	// #13
  40add4:	str	x0, [sp, #600]
  40add8:	str	xzr, [sp, #632]
  40addc:	b	40ae10 <readlinkat@plt+0x8130>
  40ade0:	ldr	w0, [sp, #644]
  40ade4:	add	w1, w0, #0x1
  40ade8:	str	w1, [sp, #644]
  40adec:	ldr	x1, [sp, #632]
  40adf0:	mov	w2, w1
  40adf4:	sxtw	x0, w0
  40adf8:	lsl	x0, x0, #2
  40adfc:	add	x1, sp, #0x40
  40ae00:	str	w2, [x1, x0]
  40ae04:	ldr	x0, [sp, #632]
  40ae08:	add	x0, x0, #0x1
  40ae0c:	str	x0, [sp, #632]
  40ae10:	ldr	x1, [sp, #632]
  40ae14:	ldr	x0, [sp, #600]
  40ae18:	cmp	x1, x0
  40ae1c:	b.cc	40ade0 <readlinkat@plt+0x8100>  // b.lo, b.ul, b.last
  40ae20:	ldr	w0, [sp, #640]
  40ae24:	cmp	w0, #0x0
  40ae28:	b.eq	40ae78 <readlinkat@plt+0x8198>  // b.none
  40ae2c:	ldr	x0, [sp, #624]
  40ae30:	ldr	w0, [x0]
  40ae34:	cmp	w0, #0x0
  40ae38:	b.ne	40ae78 <readlinkat@plt+0x8198>  // b.any
  40ae3c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ae40:	add	x0, x0, #0x738
  40ae44:	ldr	x19, [x0]
  40ae48:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ae4c:	add	x0, x0, #0x9a0
  40ae50:	bl	402c40 <gettext@plt>
  40ae54:	mov	x1, x0
  40ae58:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ae5c:	add	x0, x0, #0x758
  40ae60:	ldr	x0, [x0]
  40ae64:	mov	x2, x0
  40ae68:	mov	x0, x19
  40ae6c:	bl	402c70 <fprintf@plt>
  40ae70:	mov	w0, #0x1                   	// #1
  40ae74:	b	40b6ec <readlinkat@plt+0x8a0c>
  40ae78:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ae7c:	add	x0, x0, #0x748
  40ae80:	ldr	w0, [x0]
  40ae84:	ldr	w1, [sp, #44]
  40ae88:	cmp	w1, w0
  40ae8c:	b.eq	40aedc <readlinkat@plt+0x81fc>  // b.none
  40ae90:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40ae94:	add	x0, x0, #0xa00
  40ae98:	bl	402c40 <gettext@plt>
  40ae9c:	bl	402af0 <warnx@plt>
  40aea0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40aea4:	add	x0, x0, #0x738
  40aea8:	ldr	x19, [x0]
  40aeac:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40aeb0:	add	x0, x0, #0x960
  40aeb4:	bl	402c40 <gettext@plt>
  40aeb8:	mov	x1, x0
  40aebc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40aec0:	add	x0, x0, #0x758
  40aec4:	ldr	x0, [x0]
  40aec8:	mov	x2, x0
  40aecc:	mov	x0, x19
  40aed0:	bl	402c70 <fprintf@plt>
  40aed4:	mov	w0, #0x1                   	// #1
  40aed8:	bl	4025e0 <exit@plt>
  40aedc:	ldr	x0, [sp, #624]
  40aee0:	ldrb	w0, [x0, #8]
  40aee4:	and	w0, w0, #0x4
  40aee8:	and	w0, w0, #0xff
  40aeec:	cmp	w0, #0x0
  40aef0:	b.ne	40af40 <readlinkat@plt+0x8260>  // b.any
  40aef4:	ldr	x0, [sp, #624]
  40aef8:	ldrb	w0, [x0, #8]
  40aefc:	and	w0, w0, #0x8
  40af00:	and	w0, w0, #0xff
  40af04:	cmp	w0, #0x0
  40af08:	b.ne	40af40 <readlinkat@plt+0x8260>  // b.any
  40af0c:	ldr	x0, [sp, #624]
  40af10:	ldrb	w1, [x0, #8]
  40af14:	orr	w1, w1, #0x4
  40af18:	strb	w1, [x0, #8]
  40af1c:	ldr	x0, [sp, #624]
  40af20:	ldr	w0, [x0]
  40af24:	cmp	w0, #0x2
  40af28:	cset	w0, eq  // eq = none
  40af2c:	and	w2, w0, #0xff
  40af30:	ldr	x1, [sp, #624]
  40af34:	ldrb	w0, [x1, #8]
  40af38:	bfi	w0, w2, #3, #1
  40af3c:	strb	w0, [x1, #8]
  40af40:	bl	41046c <readlinkat@plt+0xd78c>
  40af44:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40af48:	add	x0, x0, #0xa10
  40af4c:	bl	4105a8 <readlinkat@plt+0xd8c8>
  40af50:	mov	x1, x0
  40af54:	ldr	x0, [sp, #616]
  40af58:	str	x1, [x0, #8]
  40af5c:	ldr	x0, [sp, #616]
  40af60:	ldr	x0, [x0, #8]
  40af64:	cmp	x0, #0x0
  40af68:	b.ne	40af84 <readlinkat@plt+0x82a4>  // b.any
  40af6c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40af70:	add	x0, x0, #0xa28
  40af74:	bl	402c40 <gettext@plt>
  40af78:	mov	x1, x0
  40af7c:	mov	w0, #0x1                   	// #1
  40af80:	bl	402ca0 <err@plt>
  40af84:	ldr	x0, [sp, #616]
  40af88:	ldr	x0, [x0]
  40af8c:	cmp	x0, #0x0
  40af90:	b.eq	40afb0 <readlinkat@plt+0x82d0>  // b.none
  40af94:	ldr	x0, [sp, #616]
  40af98:	ldr	x2, [x0, #8]
  40af9c:	ldr	x0, [sp, #616]
  40afa0:	ldr	x0, [x0]
  40afa4:	mov	x1, x0
  40afa8:	mov	x0, x2
  40afac:	bl	41086c <readlinkat@plt+0xdb8c>
  40afb0:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40afb4:	add	x0, x0, #0xa50
  40afb8:	bl	4105a8 <readlinkat@plt+0xd8c8>
  40afbc:	mov	x1, x0
  40afc0:	ldr	x0, [sp, #616]
  40afc4:	str	x1, [x0, #16]
  40afc8:	ldr	x0, [sp, #616]
  40afcc:	ldr	x0, [x0, #16]
  40afd0:	cmp	x0, #0x0
  40afd4:	b.ne	40aff0 <readlinkat@plt+0x8310>  // b.any
  40afd8:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40afdc:	add	x0, x0, #0xa58
  40afe0:	bl	402c40 <gettext@plt>
  40afe4:	mov	x1, x0
  40afe8:	mov	w0, #0x1                   	// #1
  40afec:	bl	402ca0 <err@plt>
  40aff0:	ldr	x0, [sp, #616]
  40aff4:	ldr	x0, [x0]
  40aff8:	cmp	x0, #0x0
  40affc:	b.eq	40b01c <readlinkat@plt+0x833c>  // b.none
  40b000:	ldr	x0, [sp, #616]
  40b004:	ldr	x2, [x0, #16]
  40b008:	ldr	x0, [sp, #616]
  40b00c:	ldr	x0, [x0]
  40b010:	mov	x1, x0
  40b014:	mov	x0, x2
  40b018:	bl	41086c <readlinkat@plt+0xdb8c>
  40b01c:	ldr	x1, [sp, #624]
  40b020:	ldr	x0, [sp, #616]
  40b024:	bl	4042f4 <readlinkat@plt+0x1614>
  40b028:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40b02c:	add	x0, x0, #0x764
  40b030:	ldr	w0, [x0]
  40b034:	sxtw	x0, w0
  40b038:	add	x0, x0, #0x3f
  40b03c:	lsr	x0, x0, #6
  40b040:	lsl	x0, x0, #3
  40b044:	str	x0, [sp, #592]
  40b048:	str	wzr, [sp, #652]
  40b04c:	b	40b148 <readlinkat@plt+0x8468>
  40b050:	ldr	x0, [sp, #616]
  40b054:	ldr	x0, [x0, #216]
  40b058:	cmp	x0, #0x0
  40b05c:	b.eq	40b0e0 <readlinkat@plt+0x8400>  // b.none
  40b060:	ldr	x0, [sp, #616]
  40b064:	ldr	x1, [x0, #280]
  40b068:	ldrsw	x0, [sp, #652]
  40b06c:	lsl	x0, x0, #2
  40b070:	add	x0, x1, x0
  40b074:	ldr	w0, [x0]
  40b078:	sxtw	x0, w0
  40b07c:	str	x0, [sp, #584]
  40b080:	ldr	x0, [sp, #584]
  40b084:	lsr	x0, x0, #3
  40b088:	ldr	x1, [sp, #592]
  40b08c:	cmp	x1, x0
  40b090:	b.ls	40b0d4 <readlinkat@plt+0x83f4>  // b.plast
  40b094:	ldr	x0, [sp, #616]
  40b098:	ldr	x0, [x0, #216]
  40b09c:	mov	x1, x0
  40b0a0:	ldr	x0, [sp, #584]
  40b0a4:	lsr	x0, x0, #6
  40b0a8:	lsl	x0, x0, #3
  40b0ac:	add	x0, x1, x0
  40b0b0:	ldr	x1, [x0]
  40b0b4:	ldr	x0, [sp, #584]
  40b0b8:	and	w0, w0, #0x3f
  40b0bc:	lsr	x0, x1, x0
  40b0c0:	and	x0, x0, #0x1
  40b0c4:	cmp	x0, #0x0
  40b0c8:	b.eq	40b0d4 <readlinkat@plt+0x83f4>  // b.none
  40b0cc:	mov	w0, #0x1                   	// #1
  40b0d0:	b	40b0d8 <readlinkat@plt+0x83f8>
  40b0d4:	mov	w0, #0x0                   	// #0
  40b0d8:	cmp	w0, #0x0
  40b0dc:	b.eq	40b138 <readlinkat@plt+0x8458>  // b.none
  40b0e0:	ldr	w1, [sp, #652]
  40b0e4:	ldr	x0, [sp, #616]
  40b0e8:	bl	405a14 <readlinkat@plt+0x2d34>
  40b0ec:	ldr	w1, [sp, #652]
  40b0f0:	ldr	x0, [sp, #616]
  40b0f4:	bl	4068ac <readlinkat@plt+0x3bcc>
  40b0f8:	ldr	w1, [sp, #652]
  40b0fc:	ldr	x0, [sp, #616]
  40b100:	bl	406070 <readlinkat@plt+0x3390>
  40b104:	ldr	w1, [sp, #652]
  40b108:	ldr	x0, [sp, #616]
  40b10c:	bl	406248 <readlinkat@plt+0x3568>
  40b110:	ldr	w1, [sp, #652]
  40b114:	ldr	x0, [sp, #616]
  40b118:	bl	40630c <readlinkat@plt+0x362c>
  40b11c:	ldr	w1, [sp, #652]
  40b120:	ldr	x0, [sp, #616]
  40b124:	bl	4066c8 <readlinkat@plt+0x39e8>
  40b128:	ldr	w1, [sp, #652]
  40b12c:	ldr	x0, [sp, #616]
  40b130:	bl	406798 <readlinkat@plt+0x3ab8>
  40b134:	b	40b13c <readlinkat@plt+0x845c>
  40b138:	nop
  40b13c:	ldr	w0, [sp, #652]
  40b140:	add	w0, w0, #0x1
  40b144:	str	w0, [sp, #652]
  40b148:	ldr	x0, [sp, #616]
  40b14c:	ldr	w0, [x0, #204]
  40b150:	ldr	w1, [sp, #652]
  40b154:	cmp	w1, w0
  40b158:	b.lt	40b050 <readlinkat@plt+0x8370>  // b.tstop
  40b15c:	ldr	x0, [sp, #616]
  40b160:	ldr	x0, [x0, #240]
  40b164:	cmp	x0, #0x0
  40b168:	b.eq	40b194 <readlinkat@plt+0x84b4>  // b.none
  40b16c:	ldr	x0, [sp, #616]
  40b170:	ldr	x4, [x0, #240]
  40b174:	ldr	x0, [sp, #616]
  40b178:	ldr	w0, [x0, #236]
  40b17c:	sxtw	x1, w0
  40b180:	adrp	x0, 406000 <readlinkat@plt+0x3320>
  40b184:	add	x3, x0, #0x868
  40b188:	mov	x2, #0x50                  	// #80
  40b18c:	mov	x0, x4
  40b190:	bl	4026d0 <qsort@plt>
  40b194:	ldr	x0, [sp, #616]
  40b198:	ldr	x0, [x0, #256]
  40b19c:	cmp	x0, #0x0
  40b1a0:	b.eq	40b1cc <readlinkat@plt+0x84ec>  // b.none
  40b1a4:	ldr	x0, [sp, #616]
  40b1a8:	ldr	x4, [x0, #256]
  40b1ac:	ldr	x0, [sp, #616]
  40b1b0:	ldr	w0, [x0, #248]
  40b1b4:	sxtw	x1, w0
  40b1b8:	adrp	x0, 406000 <readlinkat@plt+0x3320>
  40b1bc:	add	x3, x0, #0x868
  40b1c0:	mov	x2, #0x50                  	// #80
  40b1c4:	mov	x0, x4
  40b1c8:	bl	4026d0 <qsort@plt>
  40b1cc:	ldr	x0, [sp, #616]
  40b1d0:	bl	406dac <readlinkat@plt+0x40cc>
  40b1d4:	ldr	x1, [sp, #624]
  40b1d8:	ldr	x0, [sp, #616]
  40b1dc:	bl	405164 <readlinkat@plt+0x2484>
  40b1e0:	ldr	x0, [sp, #616]
  40b1e4:	bl	40b768 <readlinkat@plt+0x8a88>
  40b1e8:	ldr	x0, [sp, #624]
  40b1ec:	ldr	w0, [x0]
  40b1f0:	cmp	w0, #0x3
  40b1f4:	b.eq	40b234 <readlinkat@plt+0x8554>  // b.none
  40b1f8:	cmp	w0, #0x3
  40b1fc:	b.gt	40b6d0 <readlinkat@plt+0x89f0>
  40b200:	cmp	w0, #0x2
  40b204:	b.eq	40b44c <readlinkat@plt+0x876c>  // b.none
  40b208:	cmp	w0, #0x2
  40b20c:	b.gt	40b6d0 <readlinkat@plt+0x89f0>
  40b210:	cmp	w0, #0x0
  40b214:	b.eq	40b224 <readlinkat@plt+0x8544>  // b.none
  40b218:	cmp	w0, #0x1
  40b21c:	b.eq	40b378 <readlinkat@plt+0x8698>  // b.none
  40b220:	b	40b6d0 <readlinkat@plt+0x89f0>
  40b224:	ldr	x1, [sp, #624]
  40b228:	ldr	x0, [sp, #616]
  40b22c:	bl	4092b0 <readlinkat@plt+0x65d0>
  40b230:	b	40b6d0 <readlinkat@plt+0x89f0>
  40b234:	ldr	w0, [sp, #644]
  40b238:	cmp	w0, #0x0
  40b23c:	b.ne	40b35c <readlinkat@plt+0x867c>  // b.any
  40b240:	ldr	w0, [sp, #644]
  40b244:	add	w1, w0, #0x1
  40b248:	str	w1, [sp, #644]
  40b24c:	sxtw	x0, w0
  40b250:	lsl	x0, x0, #2
  40b254:	add	x1, sp, #0x40
  40b258:	mov	w2, #0x2                   	// #2
  40b25c:	str	w2, [x1, x0]
  40b260:	ldr	w0, [sp, #644]
  40b264:	add	w1, w0, #0x1
  40b268:	str	w1, [sp, #644]
  40b26c:	sxtw	x0, w0
  40b270:	lsl	x0, x0, #2
  40b274:	add	x1, sp, #0x40
  40b278:	mov	w2, #0x3                   	// #3
  40b27c:	str	w2, [x1, x0]
  40b280:	ldr	w0, [sp, #644]
  40b284:	add	w1, w0, #0x1
  40b288:	str	w1, [sp, #644]
  40b28c:	sxtw	x0, w0
  40b290:	lsl	x0, x0, #2
  40b294:	add	x1, sp, #0x40
  40b298:	str	wzr, [x1, x0]
  40b29c:	ldr	w0, [sp, #644]
  40b2a0:	add	w1, w0, #0x1
  40b2a4:	str	w1, [sp, #644]
  40b2a8:	sxtw	x0, w0
  40b2ac:	lsl	x0, x0, #2
  40b2b0:	add	x1, sp, #0x40
  40b2b4:	mov	w2, #0x5                   	// #5
  40b2b8:	str	w2, [x1, x0]
  40b2bc:	ldr	w0, [sp, #644]
  40b2c0:	add	w1, w0, #0x1
  40b2c4:	str	w1, [sp, #644]
  40b2c8:	sxtw	x0, w0
  40b2cc:	lsl	x0, x0, #2
  40b2d0:	add	x1, sp, #0x40
  40b2d4:	mov	w2, #0x4                   	// #4
  40b2d8:	str	w2, [x1, x0]
  40b2dc:	ldr	w0, [sp, #644]
  40b2e0:	add	w1, w0, #0x1
  40b2e4:	str	w1, [sp, #644]
  40b2e8:	sxtw	x0, w0
  40b2ec:	lsl	x0, x0, #2
  40b2f0:	add	x1, sp, #0x40
  40b2f4:	mov	w2, #0x1                   	// #1
  40b2f8:	str	w2, [x1, x0]
  40b2fc:	ldr	w0, [sp, #644]
  40b300:	add	w1, w0, #0x1
  40b304:	str	w1, [sp, #644]
  40b308:	sxtw	x0, w0
  40b30c:	lsl	x0, x0, #2
  40b310:	add	x1, sp, #0x40
  40b314:	mov	w2, #0x9                   	// #9
  40b318:	str	w2, [x1, x0]
  40b31c:	ldr	w0, [sp, #644]
  40b320:	add	w1, w0, #0x1
  40b324:	str	w1, [sp, #644]
  40b328:	sxtw	x0, w0
  40b32c:	lsl	x0, x0, #2
  40b330:	add	x1, sp, #0x40
  40b334:	mov	w2, #0x8                   	// #8
  40b338:	str	w2, [x1, x0]
  40b33c:	ldr	w0, [sp, #644]
  40b340:	add	w1, w0, #0x1
  40b344:	str	w1, [sp, #644]
  40b348:	sxtw	x0, w0
  40b34c:	lsl	x0, x0, #2
  40b350:	add	x1, sp, #0x40
  40b354:	mov	w2, #0xa                   	// #10
  40b358:	str	w2, [x1, x0]
  40b35c:	add	x0, sp, #0x40
  40b360:	ldr	x3, [sp, #624]
  40b364:	ldr	w2, [sp, #644]
  40b368:	mov	x1, x0
  40b36c:	ldr	x0, [sp, #616]
  40b370:	bl	407d50 <readlinkat@plt+0x5070>
  40b374:	b	40b6d0 <readlinkat@plt+0x89f0>
  40b378:	ldr	w0, [sp, #644]
  40b37c:	cmp	w0, #0x0
  40b380:	b.ne	40b430 <readlinkat@plt+0x8750>  // b.any
  40b384:	ldr	w0, [sp, #644]
  40b388:	add	w1, w0, #0x1
  40b38c:	str	w1, [sp, #644]
  40b390:	sxtw	x0, w0
  40b394:	lsl	x0, x0, #2
  40b398:	add	x1, sp, #0x40
  40b39c:	str	wzr, [x1, x0]
  40b3a0:	ldr	w0, [sp, #644]
  40b3a4:	add	w1, w0, #0x1
  40b3a8:	str	w1, [sp, #644]
  40b3ac:	sxtw	x0, w0
  40b3b0:	lsl	x0, x0, #2
  40b3b4:	add	x1, sp, #0x40
  40b3b8:	mov	w2, #0x1                   	// #1
  40b3bc:	str	w2, [x1, x0]
  40b3c0:	ldr	w0, [sp, #644]
  40b3c4:	add	w1, w0, #0x1
  40b3c8:	str	w1, [sp, #644]
  40b3cc:	sxtw	x0, w0
  40b3d0:	lsl	x0, x0, #2
  40b3d4:	add	x1, sp, #0x40
  40b3d8:	mov	w2, #0x2                   	// #2
  40b3dc:	str	w2, [x1, x0]
  40b3e0:	ldr	w0, [sp, #644]
  40b3e4:	add	w1, w0, #0x1
  40b3e8:	str	w1, [sp, #644]
  40b3ec:	sxtw	x0, w0
  40b3f0:	lsl	x0, x0, #2
  40b3f4:	add	x1, sp, #0x40
  40b3f8:	mov	w2, #0x3                   	// #3
  40b3fc:	str	w2, [x1, x0]
  40b400:	ldr	w0, [sp, #644]
  40b404:	add	w1, w0, #0x1
  40b408:	str	w1, [sp, #644]
  40b40c:	sxtw	x0, w0
  40b410:	lsl	x0, x0, #2
  40b414:	add	x1, sp, #0x40
  40b418:	mov	w2, #0x6                   	// #6
  40b41c:	str	w2, [x1, x0]
  40b420:	ldr	x0, [sp, #624]
  40b424:	ldrb	w1, [x0, #8]
  40b428:	orr	w1, w1, #0x2
  40b42c:	strb	w1, [x0, #8]
  40b430:	add	x0, sp, #0x40
  40b434:	ldr	x3, [sp, #624]
  40b438:	ldr	w2, [sp, #644]
  40b43c:	mov	x1, x0
  40b440:	ldr	x0, [sp, #616]
  40b444:	bl	408344 <readlinkat@plt+0x5664>
  40b448:	b	40b6d0 <readlinkat@plt+0x89f0>
  40b44c:	ldr	w0, [sp, #644]
  40b450:	cmp	w0, #0x0
  40b454:	b.ne	40b6b4 <readlinkat@plt+0x89d4>  // b.any
  40b458:	ldr	w0, [sp, #644]
  40b45c:	add	w1, w0, #0x1
  40b460:	str	w1, [sp, #644]
  40b464:	sxtw	x0, w0
  40b468:	lsl	x0, x0, #2
  40b46c:	add	x1, sp, #0x40
  40b470:	str	wzr, [x1, x0]
  40b474:	ldr	x0, [sp, #616]
  40b478:	ldr	x0, [x0, #304]
  40b47c:	cmp	x0, #0x0
  40b480:	b.eq	40b4a4 <readlinkat@plt+0x87c4>  // b.none
  40b484:	ldr	w0, [sp, #644]
  40b488:	add	w1, w0, #0x1
  40b48c:	str	w1, [sp, #644]
  40b490:	sxtw	x0, w0
  40b494:	lsl	x0, x0, #2
  40b498:	add	x1, sp, #0x40
  40b49c:	mov	w2, #0x3                   	// #3
  40b4a0:	str	w2, [x1, x0]
  40b4a4:	ldr	x0, [sp, #616]
  40b4a8:	ldr	x0, [x0, #320]
  40b4ac:	cmp	x0, #0x0
  40b4b0:	b.eq	40b4d4 <readlinkat@plt+0x87f4>  // b.none
  40b4b4:	ldr	w0, [sp, #644]
  40b4b8:	add	w1, w0, #0x1
  40b4bc:	str	w1, [sp, #644]
  40b4c0:	sxtw	x0, w0
  40b4c4:	lsl	x0, x0, #2
  40b4c8:	add	x1, sp, #0x40
  40b4cc:	mov	w2, #0x5                   	// #5
  40b4d0:	str	w2, [x1, x0]
  40b4d4:	ldr	x0, [sp, #616]
  40b4d8:	ldr	x0, [x0, #344]
  40b4dc:	cmp	x0, #0x0
  40b4e0:	b.eq	40b504 <readlinkat@plt+0x8824>  // b.none
  40b4e4:	ldr	w0, [sp, #644]
  40b4e8:	add	w1, w0, #0x1
  40b4ec:	str	w1, [sp, #644]
  40b4f0:	sxtw	x0, w0
  40b4f4:	lsl	x0, x0, #2
  40b4f8:	add	x1, sp, #0x40
  40b4fc:	mov	w2, #0x4                   	// #4
  40b500:	str	w2, [x1, x0]
  40b504:	ldr	x0, [sp, #616]
  40b508:	ldr	x0, [x0, #368]
  40b50c:	cmp	x0, #0x0
  40b510:	b.eq	40b534 <readlinkat@plt+0x8854>  // b.none
  40b514:	ldr	w0, [sp, #644]
  40b518:	add	w1, w0, #0x1
  40b51c:	str	w1, [sp, #644]
  40b520:	sxtw	x0, w0
  40b524:	lsl	x0, x0, #2
  40b528:	add	x1, sp, #0x40
  40b52c:	mov	w2, #0x2                   	// #2
  40b530:	str	w2, [x1, x0]
  40b534:	ldr	x0, [sp, #616]
  40b538:	ldr	x0, [x0, #392]
  40b53c:	cmp	x0, #0x0
  40b540:	b.eq	40b564 <readlinkat@plt+0x8884>  // b.none
  40b544:	ldr	w0, [sp, #644]
  40b548:	add	w1, w0, #0x1
  40b54c:	str	w1, [sp, #644]
  40b550:	sxtw	x0, w0
  40b554:	lsl	x0, x0, #2
  40b558:	add	x1, sp, #0x40
  40b55c:	mov	w2, #0x1                   	// #1
  40b560:	str	w2, [x1, x0]
  40b564:	ldr	x0, [sp, #616]
  40b568:	ldr	x0, [x0, #240]
  40b56c:	cmp	x0, #0x0
  40b570:	b.eq	40b594 <readlinkat@plt+0x88b4>  // b.none
  40b574:	ldr	w0, [sp, #644]
  40b578:	add	w1, w0, #0x1
  40b57c:	str	w1, [sp, #644]
  40b580:	sxtw	x0, w0
  40b584:	lsl	x0, x0, #2
  40b588:	add	x1, sp, #0x40
  40b58c:	mov	w2, #0x6                   	// #6
  40b590:	str	w2, [x1, x0]
  40b594:	ldr	x0, [sp, #616]
  40b598:	ldr	x0, [x0, #224]
  40b59c:	cmp	x0, #0x0
  40b5a0:	b.eq	40b5c4 <readlinkat@plt+0x88e4>  // b.none
  40b5a4:	ldr	w0, [sp, #644]
  40b5a8:	add	w1, w0, #0x1
  40b5ac:	str	w1, [sp, #644]
  40b5b0:	sxtw	x0, w0
  40b5b4:	lsl	x0, x0, #2
  40b5b8:	add	x1, sp, #0x40
  40b5bc:	mov	w2, #0xa                   	// #10
  40b5c0:	str	w2, [x1, x0]
  40b5c4:	ldr	x0, [sp, #616]
  40b5c8:	ldr	x0, [x0, #424]
  40b5cc:	cmp	x0, #0x0
  40b5d0:	b.eq	40b5f4 <readlinkat@plt+0x8914>  // b.none
  40b5d4:	ldr	w0, [sp, #644]
  40b5d8:	add	w1, w0, #0x1
  40b5dc:	str	w1, [sp, #644]
  40b5e0:	sxtw	x0, w0
  40b5e4:	lsl	x0, x0, #2
  40b5e8:	add	x1, sp, #0x40
  40b5ec:	mov	w2, #0x9                   	// #9
  40b5f0:	str	w2, [x1, x0]
  40b5f4:	ldr	x0, [sp, #616]
  40b5f8:	ldr	x0, [x0, #408]
  40b5fc:	cmp	x0, #0x0
  40b600:	b.eq	40b624 <readlinkat@plt+0x8944>  // b.none
  40b604:	ldr	w0, [sp, #644]
  40b608:	add	w1, w0, #0x1
  40b60c:	str	w1, [sp, #644]
  40b610:	sxtw	x0, w0
  40b614:	lsl	x0, x0, #2
  40b618:	add	x1, sp, #0x40
  40b61c:	mov	w2, #0x7                   	// #7
  40b620:	str	w2, [x1, x0]
  40b624:	ldr	x0, [sp, #616]
  40b628:	ldr	x0, [x0, #416]
  40b62c:	cmp	x0, #0x0
  40b630:	b.eq	40b654 <readlinkat@plt+0x8974>  // b.none
  40b634:	ldr	w0, [sp, #644]
  40b638:	add	w1, w0, #0x1
  40b63c:	str	w1, [sp, #644]
  40b640:	sxtw	x0, w0
  40b644:	lsl	x0, x0, #2
  40b648:	add	x1, sp, #0x40
  40b64c:	mov	w2, #0x8                   	// #8
  40b650:	str	w2, [x1, x0]
  40b654:	ldr	x0, [sp, #616]
  40b658:	ldr	x0, [x0, #136]
  40b65c:	cmp	x0, #0x0
  40b660:	b.eq	40b684 <readlinkat@plt+0x89a4>  // b.none
  40b664:	ldr	w0, [sp, #644]
  40b668:	add	w1, w0, #0x1
  40b66c:	str	w1, [sp, #644]
  40b670:	sxtw	x0, w0
  40b674:	lsl	x0, x0, #2
  40b678:	add	x1, sp, #0x40
  40b67c:	mov	w2, #0xb                   	// #11
  40b680:	str	w2, [x1, x0]
  40b684:	ldr	x0, [sp, #616]
  40b688:	ldr	x0, [x0, #144]
  40b68c:	cmp	x0, #0x0
  40b690:	b.eq	40b6b4 <readlinkat@plt+0x89d4>  // b.none
  40b694:	ldr	w0, [sp, #644]
  40b698:	add	w1, w0, #0x1
  40b69c:	str	w1, [sp, #644]
  40b6a0:	sxtw	x0, w0
  40b6a4:	lsl	x0, x0, #2
  40b6a8:	add	x1, sp, #0x40
  40b6ac:	mov	w2, #0xc                   	// #12
  40b6b0:	str	w2, [x1, x0]
  40b6b4:	add	x0, sp, #0x40
  40b6b8:	ldr	x3, [sp, #624]
  40b6bc:	ldr	w2, [sp, #644]
  40b6c0:	mov	x1, x0
  40b6c4:	ldr	x0, [sp, #616]
  40b6c8:	bl	408910 <readlinkat@plt+0x5c30>
  40b6cc:	nop
  40b6d0:	ldr	x0, [sp, #616]
  40b6d4:	ldr	x0, [x0, #8]
  40b6d8:	bl	410770 <readlinkat@plt+0xda90>
  40b6dc:	ldr	x0, [sp, #616]
  40b6e0:	ldr	x0, [x0, #16]
  40b6e4:	bl	410770 <readlinkat@plt+0xda90>
  40b6e8:	mov	w0, #0x0                   	// #0
  40b6ec:	ldr	x19, [sp, #16]
  40b6f0:	ldp	x29, x30, [sp]
  40b6f4:	add	sp, sp, #0x290
  40b6f8:	ret
  40b6fc:	stp	x29, x30, [sp, #-48]!
  40b700:	mov	x29, sp
  40b704:	str	x0, [sp, #24]
  40b708:	ldr	x0, [sp, #24]
  40b70c:	cmp	x0, #0x0
  40b710:	b.ne	40b734 <readlinkat@plt+0x8a54>  // b.any
  40b714:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b718:	add	x3, x0, #0xb58
  40b71c:	mov	w2, #0x4a                  	// #74
  40b720:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40b724:	add	x1, x0, #0xdd0
  40b728:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40b72c:	add	x0, x0, #0xde8
  40b730:	bl	402bc0 <__assert_fail@plt>
  40b734:	ldr	x0, [sp, #24]
  40b738:	bl	402880 <strdup@plt>
  40b73c:	str	x0, [sp, #40]
  40b740:	ldr	x0, [sp, #40]
  40b744:	cmp	x0, #0x0
  40b748:	b.ne	40b75c <readlinkat@plt+0x8a7c>  // b.any
  40b74c:	adrp	x0, 415000 <readlinkat@plt+0x12320>
  40b750:	add	x1, x0, #0xdf0
  40b754:	mov	w0, #0x1                   	// #1
  40b758:	bl	402ca0 <err@plt>
  40b75c:	ldr	x0, [sp, #40]
  40b760:	ldp	x29, x30, [sp], #48
  40b764:	ret
  40b768:	stp	x29, x30, [sp, #-80]!
  40b76c:	mov	x29, sp
  40b770:	str	x0, [sp, #24]
  40b774:	str	xzr, [sp, #64]
  40b778:	ldr	x0, [sp, #24]
  40b77c:	ldr	x0, [x0, #32]
  40b780:	cmp	x0, #0x0
  40b784:	b.eq	40ba98 <readlinkat@plt+0x8db8>  // b.none
  40b788:	ldr	x0, [sp, #24]
  40b78c:	ldr	x0, [x0, #56]
  40b790:	cmp	x0, #0x0
  40b794:	b.eq	40ba98 <readlinkat@plt+0x8db8>  // b.none
  40b798:	ldr	x0, [sp, #24]
  40b79c:	ldr	x3, [x0, #32]
  40b7a0:	mov	x2, #0x2                   	// #2
  40b7a4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b7a8:	add	x1, x0, #0xb48
  40b7ac:	mov	x0, x3
  40b7b0:	bl	4027d0 <strncmp@plt>
  40b7b4:	cmp	w0, #0x0
  40b7b8:	b.ne	40baa0 <readlinkat@plt+0x8dc0>  // b.any
  40b7bc:	ldr	x0, [sp, #24]
  40b7c0:	ldr	x3, [x0, #56]
  40b7c4:	mov	x2, #0x2                   	// #2
  40b7c8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b7cc:	add	x1, x0, #0xb48
  40b7d0:	mov	x0, x3
  40b7d4:	bl	4027d0 <strncmp@plt>
  40b7d8:	cmp	w0, #0x0
  40b7dc:	b.ne	40baa0 <readlinkat@plt+0x8dc0>  // b.any
  40b7e0:	bl	402bd0 <__errno_location@plt>
  40b7e4:	str	wzr, [x0]
  40b7e8:	ldr	x0, [sp, #24]
  40b7ec:	ldr	x0, [x0, #32]
  40b7f0:	add	x1, sp, #0x28
  40b7f4:	mov	w2, #0x0                   	// #0
  40b7f8:	bl	4029d0 <strtol@plt>
  40b7fc:	str	w0, [sp, #60]
  40b800:	bl	402bd0 <__errno_location@plt>
  40b804:	ldr	w0, [x0]
  40b808:	cmp	w0, #0x0
  40b80c:	b.ne	40baa8 <readlinkat@plt+0x8dc8>  // b.any
  40b810:	ldr	x0, [sp, #24]
  40b814:	ldr	x1, [x0, #32]
  40b818:	ldr	x0, [sp, #40]
  40b81c:	cmp	x1, x0
  40b820:	b.eq	40baa8 <readlinkat@plt+0x8dc8>  // b.none
  40b824:	bl	402bd0 <__errno_location@plt>
  40b828:	str	wzr, [x0]
  40b82c:	ldr	x0, [sp, #24]
  40b830:	ldr	x0, [x0, #56]
  40b834:	add	x1, sp, #0x28
  40b838:	mov	w2, #0x0                   	// #0
  40b83c:	bl	4029d0 <strtol@plt>
  40b840:	str	w0, [sp, #56]
  40b844:	bl	402bd0 <__errno_location@plt>
  40b848:	ldr	w0, [x0]
  40b84c:	cmp	w0, #0x0
  40b850:	b.ne	40bab0 <readlinkat@plt+0x8dd0>  // b.any
  40b854:	ldr	x0, [sp, #24]
  40b858:	ldr	x1, [x0, #56]
  40b85c:	ldr	x0, [sp, #40]
  40b860:	cmp	x1, x0
  40b864:	b.eq	40bab0 <readlinkat@plt+0x8dd0>  // b.none
  40b868:	str	wzr, [sp, #76]
  40b86c:	b	40b904 <readlinkat@plt+0x8c24>
  40b870:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b874:	add	x2, x0, #0xa10
  40b878:	ldrsw	x1, [sp, #76]
  40b87c:	mov	x0, x1
  40b880:	lsl	x0, x0, #1
  40b884:	add	x0, x0, x1
  40b888:	lsl	x0, x0, #3
  40b88c:	add	x0, x2, x0
  40b890:	ldr	w0, [x0]
  40b894:	ldr	w1, [sp, #60]
  40b898:	cmp	w1, w0
  40b89c:	b.ne	40b8f8 <readlinkat@plt+0x8c18>  // b.any
  40b8a0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b8a4:	add	x2, x0, #0xa10
  40b8a8:	ldrsw	x1, [sp, #76]
  40b8ac:	mov	x0, x1
  40b8b0:	lsl	x0, x0, #1
  40b8b4:	add	x0, x0, x1
  40b8b8:	lsl	x0, x0, #3
  40b8bc:	add	x0, x2, x0
  40b8c0:	ldr	x0, [x0, #8]
  40b8c4:	str	x0, [sp, #64]
  40b8c8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b8cc:	add	x2, x0, #0xa10
  40b8d0:	ldrsw	x1, [sp, #76]
  40b8d4:	mov	x0, x1
  40b8d8:	lsl	x0, x0, #1
  40b8dc:	add	x0, x0, x1
  40b8e0:	lsl	x0, x0, #3
  40b8e4:	add	x0, x2, x0
  40b8e8:	ldr	x1, [x0, #16]
  40b8ec:	ldr	x0, [sp, #24]
  40b8f0:	str	x1, [x0, #32]
  40b8f4:	b	40b930 <readlinkat@plt+0x8c50>
  40b8f8:	ldr	w0, [sp, #76]
  40b8fc:	add	w0, w0, #0x1
  40b900:	str	w0, [sp, #76]
  40b904:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40b908:	add	x2, x0, #0xa10
  40b90c:	ldrsw	x1, [sp, #76]
  40b910:	mov	x0, x1
  40b914:	lsl	x0, x0, #1
  40b918:	add	x0, x0, x1
  40b91c:	lsl	x0, x0, #3
  40b920:	add	x0, x2, x0
  40b924:	ldr	w0, [x0]
  40b928:	cmn	w0, #0x1
  40b92c:	b.ne	40b870 <readlinkat@plt+0x8b90>  // b.any
  40b930:	ldr	x0, [sp, #64]
  40b934:	cmp	x0, #0x0
  40b938:	b.eq	40bab8 <readlinkat@plt+0x8dd8>  // b.none
  40b93c:	str	wzr, [sp, #76]
  40b940:	b	40b990 <readlinkat@plt+0x8cb0>
  40b944:	ldrsw	x0, [sp, #76]
  40b948:	lsl	x0, x0, #4
  40b94c:	ldr	x1, [sp, #64]
  40b950:	add	x0, x1, x0
  40b954:	ldr	w0, [x0]
  40b958:	ldr	w1, [sp, #56]
  40b95c:	cmp	w1, w0
  40b960:	b.ne	40b984 <readlinkat@plt+0x8ca4>  // b.any
  40b964:	ldrsw	x0, [sp, #76]
  40b968:	lsl	x0, x0, #4
  40b96c:	ldr	x1, [sp, #64]
  40b970:	add	x0, x1, x0
  40b974:	ldr	x1, [x0, #8]
  40b978:	ldr	x0, [sp, #24]
  40b97c:	str	x1, [x0, #64]
  40b980:	b	40b9ac <readlinkat@plt+0x8ccc>
  40b984:	ldr	w0, [sp, #76]
  40b988:	add	w0, w0, #0x1
  40b98c:	str	w0, [sp, #76]
  40b990:	ldrsw	x0, [sp, #76]
  40b994:	lsl	x0, x0, #4
  40b998:	ldr	x1, [sp, #64]
  40b99c:	add	x0, x1, x0
  40b9a0:	ldr	w0, [x0]
  40b9a4:	cmn	w0, #0x1
  40b9a8:	b.ne	40b944 <readlinkat@plt+0x8c64>  // b.any
  40b9ac:	ldr	w0, [sp, #60]
  40b9b0:	cmp	w0, #0x41
  40b9b4:	b.ne	40bacc <readlinkat@plt+0x8dec>  // b.any
  40b9b8:	ldr	x0, [sp, #24]
  40b9bc:	ldr	x0, [x0, #72]
  40b9c0:	cmp	x0, #0x0
  40b9c4:	b.eq	40bacc <readlinkat@plt+0x8dec>  // b.none
  40b9c8:	ldr	x0, [sp, #24]
  40b9cc:	ldr	x0, [x0, #152]
  40b9d0:	cmp	x0, #0x0
  40b9d4:	b.eq	40bacc <readlinkat@plt+0x8dec>  // b.none
  40b9d8:	bl	402bd0 <__errno_location@plt>
  40b9dc:	str	wzr, [x0]
  40b9e0:	ldr	x0, [sp, #24]
  40b9e4:	ldr	x0, [x0, #72]
  40b9e8:	add	x1, sp, #0x28
  40b9ec:	mov	w2, #0xa                   	// #10
  40b9f0:	bl	4029d0 <strtol@plt>
  40b9f4:	str	w0, [sp, #52]
  40b9f8:	bl	402bd0 <__errno_location@plt>
  40b9fc:	ldr	w0, [x0]
  40ba00:	cmp	w0, #0x0
  40ba04:	b.ne	40bac0 <readlinkat@plt+0x8de0>  // b.any
  40ba08:	ldr	x0, [sp, #24]
  40ba0c:	ldr	x1, [x0, #72]
  40ba10:	ldr	x0, [sp, #40]
  40ba14:	cmp	x1, x0
  40ba18:	b.eq	40bac0 <readlinkat@plt+0x8de0>  // b.none
  40ba1c:	bl	402bd0 <__errno_location@plt>
  40ba20:	str	wzr, [x0]
  40ba24:	ldr	x0, [sp, #24]
  40ba28:	ldr	x0, [x0, #152]
  40ba2c:	add	x1, sp, #0x28
  40ba30:	mov	w2, #0x0                   	// #0
  40ba34:	bl	4029d0 <strtol@plt>
  40ba38:	str	w0, [sp, #48]
  40ba3c:	bl	402bd0 <__errno_location@plt>
  40ba40:	ldr	w0, [x0]
  40ba44:	cmp	w0, #0x0
  40ba48:	b.ne	40bac8 <readlinkat@plt+0x8de8>  // b.any
  40ba4c:	ldr	x0, [sp, #24]
  40ba50:	ldr	x1, [x0, #152]
  40ba54:	ldr	x0, [sp, #40]
  40ba58:	cmp	x1, x0
  40ba5c:	b.eq	40bac8 <readlinkat@plt+0x8de8>  // b.none
  40ba60:	add	x5, sp, #0x20
  40ba64:	ldr	w4, [sp, #52]
  40ba68:	ldr	w3, [sp, #48]
  40ba6c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ba70:	add	x2, x0, #0xb50
  40ba74:	mov	x1, #0x8                   	// #8
  40ba78:	mov	x0, x5
  40ba7c:	bl	402700 <snprintf@plt>
  40ba80:	add	x0, sp, #0x20
  40ba84:	bl	40b6fc <readlinkat@plt+0x8a1c>
  40ba88:	mov	x1, x0
  40ba8c:	ldr	x0, [sp, #24]
  40ba90:	str	x1, [x0, #152]
  40ba94:	b	40bacc <readlinkat@plt+0x8dec>
  40ba98:	nop
  40ba9c:	b	40bacc <readlinkat@plt+0x8dec>
  40baa0:	nop
  40baa4:	b	40bacc <readlinkat@plt+0x8dec>
  40baa8:	nop
  40baac:	b	40bacc <readlinkat@plt+0x8dec>
  40bab0:	nop
  40bab4:	b	40bacc <readlinkat@plt+0x8dec>
  40bab8:	nop
  40babc:	b	40bacc <readlinkat@plt+0x8dec>
  40bac0:	nop
  40bac4:	b	40bacc <readlinkat@plt+0x8dec>
  40bac8:	nop
  40bacc:	ldp	x29, x30, [sp], #80
  40bad0:	ret
  40bad4:	stp	x29, x30, [sp, #-48]!
  40bad8:	mov	x29, sp
  40badc:	str	w0, [sp, #28]
  40bae0:	ldr	w1, [sp, #28]
  40bae4:	mov	w0, #0xde83                	// #56963
  40bae8:	movk	w0, #0x431b, lsl #16
  40baec:	umull	x0, w1, w0
  40baf0:	lsr	x0, x0, #32
  40baf4:	lsr	w0, w0, #18
  40baf8:	mov	w0, w0
  40bafc:	str	x0, [sp, #32]
  40bb00:	ldr	w1, [sp, #28]
  40bb04:	mov	w0, #0xde83                	// #56963
  40bb08:	movk	w0, #0x431b, lsl #16
  40bb0c:	umull	x0, w1, w0
  40bb10:	lsr	x0, x0, #32
  40bb14:	lsr	w0, w0, #18
  40bb18:	mov	w2, #0x4240                	// #16960
  40bb1c:	movk	w2, #0xf, lsl #16
  40bb20:	mul	w0, w0, w2
  40bb24:	sub	w0, w1, w0
  40bb28:	mov	w1, w0
  40bb2c:	mov	x0, x1
  40bb30:	lsl	x0, x0, #5
  40bb34:	sub	x0, x0, x1
  40bb38:	lsl	x0, x0, #2
  40bb3c:	add	x0, x0, x1
  40bb40:	lsl	x0, x0, #3
  40bb44:	str	x0, [sp, #40]
  40bb48:	add	x0, sp, #0x20
  40bb4c:	mov	x1, #0x0                   	// #0
  40bb50:	bl	402a30 <nanosleep@plt>
  40bb54:	ldp	x29, x30, [sp], #48
  40bb58:	ret
  40bb5c:	stp	x29, x30, [sp, #-80]!
  40bb60:	mov	x29, sp
  40bb64:	str	w0, [sp, #44]
  40bb68:	str	x1, [sp, #32]
  40bb6c:	str	x2, [sp, #24]
  40bb70:	str	xzr, [sp, #72]
  40bb74:	str	wzr, [sp, #68]
  40bb78:	ldr	x2, [sp, #24]
  40bb7c:	mov	w1, #0x0                   	// #0
  40bb80:	ldr	x0, [sp, #32]
  40bb84:	bl	402810 <memset@plt>
  40bb88:	b	40bc4c <readlinkat@plt+0x8f6c>
  40bb8c:	ldr	x2, [sp, #24]
  40bb90:	ldr	x1, [sp, #32]
  40bb94:	ldr	w0, [sp, #44]
  40bb98:	bl	402b00 <read@plt>
  40bb9c:	str	x0, [sp, #56]
  40bba0:	ldr	x0, [sp, #56]
  40bba4:	cmp	x0, #0x0
  40bba8:	b.gt	40bc18 <readlinkat@plt+0x8f38>
  40bbac:	ldr	x0, [sp, #56]
  40bbb0:	cmp	x0, #0x0
  40bbb4:	b.ge	40bbfc <readlinkat@plt+0x8f1c>  // b.tcont
  40bbb8:	bl	402bd0 <__errno_location@plt>
  40bbbc:	ldr	w0, [x0]
  40bbc0:	cmp	w0, #0xb
  40bbc4:	b.eq	40bbd8 <readlinkat@plt+0x8ef8>  // b.none
  40bbc8:	bl	402bd0 <__errno_location@plt>
  40bbcc:	ldr	w0, [x0]
  40bbd0:	cmp	w0, #0x4
  40bbd4:	b.ne	40bbfc <readlinkat@plt+0x8f1c>  // b.any
  40bbd8:	ldr	w0, [sp, #68]
  40bbdc:	add	w1, w0, #0x1
  40bbe0:	str	w1, [sp, #68]
  40bbe4:	cmp	w0, #0x4
  40bbe8:	b.gt	40bbfc <readlinkat@plt+0x8f1c>
  40bbec:	mov	w0, #0xd090                	// #53392
  40bbf0:	movk	w0, #0x3, lsl #16
  40bbf4:	bl	40bad4 <readlinkat@plt+0x8df4>
  40bbf8:	b	40bc4c <readlinkat@plt+0x8f6c>
  40bbfc:	ldr	x0, [sp, #72]
  40bc00:	cmp	x0, #0x0
  40bc04:	b.eq	40bc10 <readlinkat@plt+0x8f30>  // b.none
  40bc08:	ldr	x0, [sp, #72]
  40bc0c:	b	40bc5c <readlinkat@plt+0x8f7c>
  40bc10:	mov	x0, #0xffffffffffffffff    	// #-1
  40bc14:	b	40bc5c <readlinkat@plt+0x8f7c>
  40bc18:	str	wzr, [sp, #68]
  40bc1c:	ldr	x0, [sp, #56]
  40bc20:	ldr	x1, [sp, #24]
  40bc24:	sub	x0, x1, x0
  40bc28:	str	x0, [sp, #24]
  40bc2c:	ldr	x0, [sp, #56]
  40bc30:	ldr	x1, [sp, #32]
  40bc34:	add	x0, x1, x0
  40bc38:	str	x0, [sp, #32]
  40bc3c:	ldr	x1, [sp, #72]
  40bc40:	ldr	x0, [sp, #56]
  40bc44:	add	x0, x1, x0
  40bc48:	str	x0, [sp, #72]
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	cmp	x0, #0x0
  40bc54:	b.ne	40bb8c <readlinkat@plt+0x8eac>  // b.any
  40bc58:	ldr	x0, [sp, #72]
  40bc5c:	ldp	x29, x30, [sp], #80
  40bc60:	ret
  40bc64:	stp	x29, x30, [sp, #-64]!
  40bc68:	mov	x29, sp
  40bc6c:	str	x0, [sp, #40]
  40bc70:	str	x1, [sp, #32]
  40bc74:	str	x2, [sp, #24]
  40bc78:	str	xzr, [sp, #56]
  40bc7c:	mov	w1, #0x0                   	// #0
  40bc80:	ldr	x0, [sp, #24]
  40bc84:	bl	4027b0 <open@plt>
  40bc88:	str	w0, [sp, #52]
  40bc8c:	ldr	w0, [sp, #52]
  40bc90:	cmp	w0, #0x0
  40bc94:	b.ge	40bca0 <readlinkat@plt+0x8fc0>  // b.tcont
  40bc98:	mov	x0, #0x0                   	// #0
  40bc9c:	b	40bd24 <readlinkat@plt+0x9044>
  40bca0:	ldr	x0, [sp, #32]
  40bca4:	bl	402790 <malloc@plt>
  40bca8:	str	x0, [sp, #56]
  40bcac:	ldr	x0, [sp, #56]
  40bcb0:	cmp	x0, #0x0
  40bcb4:	b.eq	40bcfc <readlinkat@plt+0x901c>  // b.none
  40bcb8:	ldr	x0, [sp, #40]
  40bcbc:	mov	w2, #0x0                   	// #0
  40bcc0:	mov	x1, x0
  40bcc4:	ldr	w0, [sp, #52]
  40bcc8:	bl	4026f0 <lseek@plt>
  40bccc:	cmn	x0, #0x1
  40bcd0:	b.eq	40bd04 <readlinkat@plt+0x9024>  // b.none
  40bcd4:	ldr	x2, [sp, #32]
  40bcd8:	ldr	x1, [sp, #56]
  40bcdc:	ldr	w0, [sp, #52]
  40bce0:	bl	40bb5c <readlinkat@plt+0x8e7c>
  40bce4:	cmn	x0, #0x1
  40bce8:	b.eq	40bd0c <readlinkat@plt+0x902c>  // b.none
  40bcec:	ldr	w0, [sp, #52]
  40bcf0:	bl	4028c0 <close@plt>
  40bcf4:	ldr	x0, [sp, #56]
  40bcf8:	b	40bd24 <readlinkat@plt+0x9044>
  40bcfc:	nop
  40bd00:	b	40bd10 <readlinkat@plt+0x9030>
  40bd04:	nop
  40bd08:	b	40bd10 <readlinkat@plt+0x9030>
  40bd0c:	nop
  40bd10:	ldr	x0, [sp, #56]
  40bd14:	bl	4029f0 <free@plt>
  40bd18:	ldr	w0, [sp, #52]
  40bd1c:	bl	4028c0 <close@plt>
  40bd20:	mov	x0, #0x0                   	// #0
  40bd24:	ldp	x29, x30, [sp], #64
  40bd28:	ret
  40bd2c:	sub	sp, sp, #0x10
  40bd30:	str	x0, [sp, #8]
  40bd34:	str	x1, [sp]
  40bd38:	ldr	x0, [sp]
  40bd3c:	ldrb	w1, [x0]
  40bd40:	ldr	x0, [sp, #8]
  40bd44:	strb	w1, [x0]
  40bd48:	ldr	x0, [sp]
  40bd4c:	ldrb	w1, [x0, #1]
  40bd50:	ldr	x0, [sp, #8]
  40bd54:	strb	w1, [x0, #1]
  40bd58:	ldr	x0, [sp, #8]
  40bd5c:	add	x0, x0, #0x2
  40bd60:	ldr	x1, [sp]
  40bd64:	add	x1, x1, #0x2
  40bd68:	ldrh	w1, [x1]
  40bd6c:	strh	w1, [x0]
  40bd70:	ldr	x0, [sp, #8]
  40bd74:	ldr	x1, [sp]
  40bd78:	str	x1, [x0, #8]
  40bd7c:	nop
  40bd80:	add	sp, sp, #0x10
  40bd84:	ret
  40bd88:	stp	x29, x30, [sp, #-48]!
  40bd8c:	mov	x29, sp
  40bd90:	str	x0, [sp, #24]
  40bd94:	strb	w1, [sp, #23]
  40bd98:	ldr	x0, [sp, #24]
  40bd9c:	ldr	x0, [x0, #8]
  40bda0:	str	x0, [sp, #40]
  40bda4:	ldrb	w0, [sp, #23]
  40bda8:	cmp	w0, #0x0
  40bdac:	b.ne	40bdb8 <readlinkat@plt+0x90d8>  // b.any
  40bdb0:	mov	x0, #0x0                   	// #0
  40bdb4:	b	40be3c <readlinkat@plt+0x915c>
  40bdb8:	ldr	x0, [sp, #24]
  40bdbc:	ldrb	w0, [x0, #1]
  40bdc0:	and	x0, x0, #0xff
  40bdc4:	ldr	x1, [sp, #40]
  40bdc8:	add	x0, x1, x0
  40bdcc:	str	x0, [sp, #40]
  40bdd0:	b	40be04 <readlinkat@plt+0x9124>
  40bdd4:	ldr	x0, [sp, #40]
  40bdd8:	bl	4025a0 <strlen@plt>
  40bddc:	mov	x1, x0
  40bde0:	ldr	x0, [sp, #40]
  40bde4:	add	x0, x0, x1
  40bde8:	str	x0, [sp, #40]
  40bdec:	ldr	x0, [sp, #40]
  40bdf0:	add	x0, x0, #0x1
  40bdf4:	str	x0, [sp, #40]
  40bdf8:	ldrb	w0, [sp, #23]
  40bdfc:	sub	w0, w0, #0x1
  40be00:	strb	w0, [sp, #23]
  40be04:	ldrb	w0, [sp, #23]
  40be08:	cmp	w0, #0x1
  40be0c:	b.ls	40be20 <readlinkat@plt+0x9140>  // b.plast
  40be10:	ldr	x0, [sp, #40]
  40be14:	ldrsb	w0, [x0]
  40be18:	cmp	w0, #0x0
  40be1c:	b.ne	40bdd4 <readlinkat@plt+0x90f4>  // b.any
  40be20:	ldr	x0, [sp, #40]
  40be24:	ldrsb	w0, [x0]
  40be28:	cmp	w0, #0x0
  40be2c:	b.ne	40be38 <readlinkat@plt+0x9158>  // b.any
  40be30:	mov	x0, #0x0                   	// #0
  40be34:	b	40be3c <readlinkat@plt+0x915c>
  40be38:	ldr	x0, [sp, #40]
  40be3c:	ldp	x29, x30, [sp], #48
  40be40:	ret
  40be44:	stp	x29, x30, [sp, #-112]!
  40be48:	mov	x29, sp
  40be4c:	str	w0, [sp, #28]
  40be50:	strh	w1, [sp, #26]
  40be54:	strh	w2, [sp, #24]
  40be58:	str	x3, [sp, #16]
  40be5c:	str	wzr, [sp, #100]
  40be60:	str	xzr, [sp, #88]
  40be64:	str	xzr, [sp, #80]
  40be68:	str	xzr, [sp, #72]
  40be6c:	str	wzr, [sp, #68]
  40be70:	ldr	w0, [sp, #28]
  40be74:	ldrh	w1, [sp, #26]
  40be78:	ldr	x2, [sp, #16]
  40be7c:	bl	40bc64 <readlinkat@plt+0x8f84>
  40be80:	str	x0, [sp, #48]
  40be84:	ldr	x0, [sp, #48]
  40be88:	str	x0, [sp, #104]
  40be8c:	ldr	x0, [sp, #48]
  40be90:	cmp	x0, #0x0
  40be94:	b.eq	40c080 <readlinkat@plt+0x93a0>  // b.none
  40be98:	b	40bfa0 <readlinkat@plt+0x92c0>
  40be9c:	add	x0, sp, #0x20
  40bea0:	ldr	x1, [sp, #104]
  40bea4:	bl	40bd2c <readlinkat@plt+0x904c>
  40bea8:	ldrb	w0, [sp, #33]
  40beac:	cmp	w0, #0x3
  40beb0:	b.ls	40c088 <readlinkat@plt+0x93a8>  // b.plast
  40beb4:	ldrb	w0, [sp, #33]
  40beb8:	and	x0, x0, #0xff
  40bebc:	ldr	x1, [sp, #104]
  40bec0:	add	x0, x1, x0
  40bec4:	str	x0, [sp, #56]
  40bec8:	b	40bed8 <readlinkat@plt+0x91f8>
  40becc:	ldr	x0, [sp, #56]
  40bed0:	add	x0, x0, #0x1
  40bed4:	str	x0, [sp, #56]
  40bed8:	ldr	x1, [sp, #56]
  40bedc:	ldr	x0, [sp, #48]
  40bee0:	sub	x0, x1, x0
  40bee4:	add	x1, x0, #0x1
  40bee8:	ldrh	w0, [sp, #26]
  40beec:	cmp	x1, x0
  40bef0:	b.ge	40bf18 <readlinkat@plt+0x9238>  // b.tcont
  40bef4:	ldr	x0, [sp, #56]
  40bef8:	ldrb	w0, [x0]
  40befc:	cmp	w0, #0x0
  40bf00:	b.ne	40becc <readlinkat@plt+0x91ec>  // b.any
  40bf04:	ldr	x0, [sp, #56]
  40bf08:	add	x0, x0, #0x1
  40bf0c:	ldrb	w0, [x0]
  40bf10:	cmp	w0, #0x0
  40bf14:	b.ne	40becc <readlinkat@plt+0x91ec>  // b.any
  40bf18:	ldr	x0, [sp, #56]
  40bf1c:	add	x0, x0, #0x2
  40bf20:	str	x0, [sp, #56]
  40bf24:	ldrb	w0, [sp, #32]
  40bf28:	cmp	w0, #0x0
  40bf2c:	b.eq	40bf3c <readlinkat@plt+0x925c>  // b.none
  40bf30:	cmp	w0, #0x1
  40bf34:	b.eq	40bf58 <readlinkat@plt+0x9278>  // b.none
  40bf38:	b	40bf8c <readlinkat@plt+0x92ac>
  40bf3c:	ldr	x0, [sp, #104]
  40bf40:	add	x0, x0, #0x4
  40bf44:	ldrb	w1, [x0]
  40bf48:	add	x0, sp, #0x20
  40bf4c:	bl	40bd88 <readlinkat@plt+0x90a8>
  40bf50:	str	x0, [sp, #88]
  40bf54:	b	40bf8c <readlinkat@plt+0x92ac>
  40bf58:	ldr	x0, [sp, #104]
  40bf5c:	add	x0, x0, #0x4
  40bf60:	ldrb	w1, [x0]
  40bf64:	add	x0, sp, #0x20
  40bf68:	bl	40bd88 <readlinkat@plt+0x90a8>
  40bf6c:	str	x0, [sp, #72]
  40bf70:	ldr	x0, [sp, #104]
  40bf74:	add	x0, x0, #0x5
  40bf78:	ldrb	w1, [x0]
  40bf7c:	add	x0, sp, #0x20
  40bf80:	bl	40bd88 <readlinkat@plt+0x90a8>
  40bf84:	str	x0, [sp, #80]
  40bf88:	nop
  40bf8c:	ldr	x0, [sp, #56]
  40bf90:	str	x0, [sp, #104]
  40bf94:	ldr	w0, [sp, #100]
  40bf98:	add	w0, w0, #0x1
  40bf9c:	str	w0, [sp, #100]
  40bfa0:	ldrh	w0, [sp, #24]
  40bfa4:	ldr	w1, [sp, #100]
  40bfa8:	cmp	w1, w0
  40bfac:	b.ge	40bfcc <readlinkat@plt+0x92ec>  // b.tcont
  40bfb0:	ldr	x0, [sp, #104]
  40bfb4:	add	x1, x0, #0x4
  40bfb8:	ldrh	w0, [sp, #26]
  40bfbc:	ldr	x2, [sp, #48]
  40bfc0:	add	x0, x2, x0
  40bfc4:	cmp	x1, x0
  40bfc8:	b.ls	40be9c <readlinkat@plt+0x91bc>  // b.plast
  40bfcc:	ldr	x0, [sp, #72]
  40bfd0:	cmp	x0, #0x0
  40bfd4:	b.eq	40bffc <readlinkat@plt+0x931c>  // b.none
  40bfd8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40bfdc:	add	x1, x0, #0xb60
  40bfe0:	ldr	x0, [sp, #72]
  40bfe4:	bl	402990 <strcmp@plt>
  40bfe8:	cmp	w0, #0x0
  40bfec:	b.ne	40bffc <readlinkat@plt+0x931c>  // b.any
  40bff0:	mov	w0, #0x8                   	// #8
  40bff4:	str	w0, [sp, #68]
  40bff8:	b	40c094 <readlinkat@plt+0x93b4>
  40bffc:	ldr	x0, [sp, #72]
  40c000:	cmp	x0, #0x0
  40c004:	b.eq	40c050 <readlinkat@plt+0x9370>  // b.none
  40c008:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c00c:	add	x1, x0, #0xb70
  40c010:	ldr	x0, [sp, #72]
  40c014:	bl	402b10 <strstr@plt>
  40c018:	cmp	x0, #0x0
  40c01c:	b.eq	40c050 <readlinkat@plt+0x9370>  // b.none
  40c020:	ldr	x0, [sp, #80]
  40c024:	cmp	x0, #0x0
  40c028:	b.eq	40c050 <readlinkat@plt+0x9370>  // b.none
  40c02c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c030:	add	x1, x0, #0xb78
  40c034:	ldr	x0, [sp, #80]
  40c038:	bl	402b10 <strstr@plt>
  40c03c:	cmp	x0, #0x0
  40c040:	b.eq	40c050 <readlinkat@plt+0x9370>  // b.none
  40c044:	mov	w0, #0x9                   	// #9
  40c048:	str	w0, [sp, #68]
  40c04c:	b	40c094 <readlinkat@plt+0x93b4>
  40c050:	ldr	x0, [sp, #88]
  40c054:	cmp	x0, #0x0
  40c058:	b.eq	40c090 <readlinkat@plt+0x93b0>  // b.none
  40c05c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c060:	add	x1, x0, #0xb80
  40c064:	ldr	x0, [sp, #88]
  40c068:	bl	402990 <strcmp@plt>
  40c06c:	cmp	w0, #0x0
  40c070:	b.ne	40c090 <readlinkat@plt+0x93b0>  // b.any
  40c074:	mov	w0, #0xa                   	// #10
  40c078:	str	w0, [sp, #68]
  40c07c:	b	40c094 <readlinkat@plt+0x93b4>
  40c080:	nop
  40c084:	b	40c094 <readlinkat@plt+0x93b4>
  40c088:	nop
  40c08c:	b	40c094 <readlinkat@plt+0x93b4>
  40c090:	nop
  40c094:	ldr	x0, [sp, #48]
  40c098:	bl	4029f0 <free@plt>
  40c09c:	ldr	w0, [sp, #68]
  40c0a0:	ldp	x29, x30, [sp], #112
  40c0a4:	ret
  40c0a8:	sub	sp, sp, #0x20
  40c0ac:	str	x0, [sp, #8]
  40c0b0:	str	x1, [sp]
  40c0b4:	strb	wzr, [sp, #31]
  40c0b8:	str	xzr, [sp, #16]
  40c0bc:	b	40c0e8 <readlinkat@plt+0x9408>
  40c0c0:	ldr	x1, [sp, #8]
  40c0c4:	ldr	x0, [sp, #16]
  40c0c8:	add	x0, x1, x0
  40c0cc:	ldrb	w0, [x0]
  40c0d0:	ldrb	w1, [sp, #31]
  40c0d4:	add	w0, w0, w1
  40c0d8:	strb	w0, [sp, #31]
  40c0dc:	ldr	x0, [sp, #16]
  40c0e0:	add	x0, x0, #0x1
  40c0e4:	str	x0, [sp, #16]
  40c0e8:	ldr	x1, [sp, #16]
  40c0ec:	ldr	x0, [sp]
  40c0f0:	cmp	x1, x0
  40c0f4:	b.cc	40c0c0 <readlinkat@plt+0x93e0>  // b.lo, b.ul, b.last
  40c0f8:	ldrb	w0, [sp, #31]
  40c0fc:	cmp	w0, #0x0
  40c100:	cset	w0, eq  // eq = none
  40c104:	and	w0, w0, #0xff
  40c108:	add	sp, sp, #0x20
  40c10c:	ret
  40c110:	stp	x29, x30, [sp, #-32]!
  40c114:	mov	x29, sp
  40c118:	str	x0, [sp, #24]
  40c11c:	str	x1, [sp, #16]
  40c120:	ldr	x0, [sp, #24]
  40c124:	add	x0, x0, #0x5
  40c128:	ldrb	w0, [x0]
  40c12c:	and	x0, x0, #0xff
  40c130:	mov	x1, x0
  40c134:	ldr	x0, [sp, #24]
  40c138:	bl	40c0a8 <readlinkat@plt+0x93c8>
  40c13c:	cmp	w0, #0x0
  40c140:	b.eq	40c180 <readlinkat@plt+0x94a0>  // b.none
  40c144:	ldr	x0, [sp, #24]
  40c148:	add	x3, x0, #0x10
  40c14c:	mov	x2, #0x5                   	// #5
  40c150:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c154:	add	x1, x0, #0xb90
  40c158:	mov	x0, x3
  40c15c:	bl	402960 <memcmp@plt>
  40c160:	cmp	w0, #0x0
  40c164:	b.ne	40c180 <readlinkat@plt+0x94a0>  // b.any
  40c168:	ldr	x0, [sp, #24]
  40c16c:	add	x0, x0, #0x10
  40c170:	mov	x1, #0xf                   	// #15
  40c174:	bl	40c0a8 <readlinkat@plt+0x93c8>
  40c178:	cmp	w0, #0x0
  40c17c:	b.ne	40c188 <readlinkat@plt+0x94a8>  // b.any
  40c180:	mov	w0, #0xffffffff            	// #-1
  40c184:	b	40c1bc <readlinkat@plt+0x94dc>
  40c188:	ldr	x0, [sp, #24]
  40c18c:	add	x0, x0, #0x18
  40c190:	ldr	w4, [x0]
  40c194:	ldr	x0, [sp, #24]
  40c198:	add	x0, x0, #0x16
  40c19c:	ldrh	w1, [x0]
  40c1a0:	ldr	x0, [sp, #24]
  40c1a4:	add	x0, x0, #0x1c
  40c1a8:	ldrh	w0, [x0]
  40c1ac:	ldr	x3, [sp, #16]
  40c1b0:	mov	w2, w0
  40c1b4:	mov	w0, w4
  40c1b8:	bl	40be44 <readlinkat@plt+0x9164>
  40c1bc:	ldp	x29, x30, [sp], #32
  40c1c0:	ret
  40c1c4:	stp	x29, x30, [sp, #-128]!
  40c1c8:	mov	x29, sp
  40c1cc:	str	x0, [sp, #24]
  40c1d0:	ldr	x0, [sp, #24]
  40c1d4:	str	xzr, [x0]
  40c1d8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c1dc:	add	x1, x0, #0xb98
  40c1e0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c1e4:	add	x0, x0, #0xba0
  40c1e8:	bl	402780 <fopen@plt>
  40c1ec:	str	x0, [sp, #120]
  40c1f0:	ldr	x0, [sp, #120]
  40c1f4:	cmp	x0, #0x0
  40c1f8:	b.ne	40c228 <readlinkat@plt+0x9548>  // b.any
  40c1fc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c200:	add	x1, x0, #0xb98
  40c204:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c208:	add	x0, x0, #0xbc0
  40c20c:	bl	402780 <fopen@plt>
  40c210:	str	x0, [sp, #120]
  40c214:	ldr	x0, [sp, #120]
  40c218:	cmp	x0, #0x0
  40c21c:	b.ne	40c228 <readlinkat@plt+0x9548>  // b.any
  40c220:	mov	w0, #0xffffffff            	// #-1
  40c224:	b	40c2c8 <readlinkat@plt+0x95e8>
  40c228:	mov	w0, #0xfffffffe            	// #-2
  40c22c:	str	w0, [sp, #116]
  40c230:	b	40c2a4 <readlinkat@plt+0x95c4>
  40c234:	add	x0, sp, #0x28
  40c238:	mov	w1, #0x3d                  	// #61
  40c23c:	bl	402a70 <strchr@plt>
  40c240:	str	x0, [sp, #104]
  40c244:	ldr	x0, [sp, #104]
  40c248:	cmp	x0, #0x0
  40c24c:	b.ne	40c254 <readlinkat@plt+0x9574>  // b.any
  40c250:	b	40c2a4 <readlinkat@plt+0x95c4>
  40c254:	ldr	x0, [sp, #104]
  40c258:	add	x1, x0, #0x1
  40c25c:	str	x1, [sp, #104]
  40c260:	strb	wzr, [x0]
  40c264:	add	x2, sp, #0x28
  40c268:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c26c:	add	x1, x0, #0xbd8
  40c270:	mov	x0, x2
  40c274:	bl	402990 <strcmp@plt>
  40c278:	cmp	w0, #0x0
  40c27c:	b.ne	40c2a4 <readlinkat@plt+0x95c4>  // b.any
  40c280:	mov	w2, #0x0                   	// #0
  40c284:	mov	x1, #0x0                   	// #0
  40c288:	ldr	x0, [sp, #104]
  40c28c:	bl	402590 <strtoul@plt>
  40c290:	mov	x1, x0
  40c294:	ldr	x0, [sp, #24]
  40c298:	str	x1, [x0]
  40c29c:	str	wzr, [sp, #116]
  40c2a0:	b	40c2bc <readlinkat@plt+0x95dc>
  40c2a4:	add	x0, sp, #0x28
  40c2a8:	ldr	x2, [sp, #120]
  40c2ac:	mov	w1, #0x3f                  	// #63
  40c2b0:	bl	402c80 <fgets@plt>
  40c2b4:	cmp	x0, #0x0
  40c2b8:	b.ne	40c234 <readlinkat@plt+0x9554>  // b.any
  40c2bc:	ldr	x0, [sp, #120]
  40c2c0:	bl	402740 <fclose@plt>
  40c2c4:	ldr	w0, [sp, #116]
  40c2c8:	ldp	x29, x30, [sp], #128
  40c2cc:	ret
  40c2d0:	stp	x29, x30, [sp, #-48]!
  40c2d4:	mov	x29, sp
  40c2d8:	str	wzr, [sp, #44]
  40c2dc:	str	xzr, [sp, #32]
  40c2e0:	str	xzr, [sp, #24]
  40c2e4:	add	x0, sp, #0x18
  40c2e8:	bl	40c1c4 <readlinkat@plt+0x94e4>
  40c2ec:	cmn	w0, #0x2
  40c2f0:	b.eq	40c354 <readlinkat@plt+0x9674>  // b.none
  40c2f4:	cmn	w0, #0x1
  40c2f8:	b.eq	40c35c <readlinkat@plt+0x967c>  // b.none
  40c2fc:	ldr	x3, [sp, #24]
  40c300:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c304:	add	x2, x0, #0xbe0
  40c308:	mov	x1, #0x20                  	// #32
  40c30c:	mov	x0, x3
  40c310:	bl	40bc64 <readlinkat@plt+0x8f84>
  40c314:	str	x0, [sp, #32]
  40c318:	ldr	x0, [sp, #32]
  40c31c:	cmp	x0, #0x0
  40c320:	b.eq	40c364 <readlinkat@plt+0x9684>  // b.none
  40c324:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c328:	add	x1, x0, #0xbe0
  40c32c:	ldr	x0, [sp, #32]
  40c330:	bl	40c110 <readlinkat@plt+0x9430>
  40c334:	str	w0, [sp, #44]
  40c338:	ldr	w0, [sp, #44]
  40c33c:	cmp	w0, #0x0
  40c340:	b.ge	40c36c <readlinkat@plt+0x968c>  // b.tcont
  40c344:	ldr	x0, [sp, #32]
  40c348:	bl	4029f0 <free@plt>
  40c34c:	str	xzr, [sp, #32]
  40c350:	b	40c370 <readlinkat@plt+0x9690>
  40c354:	nop
  40c358:	b	40c370 <readlinkat@plt+0x9690>
  40c35c:	nop
  40c360:	b	40c370 <readlinkat@plt+0x9690>
  40c364:	nop
  40c368:	b	40c370 <readlinkat@plt+0x9690>
  40c36c:	nop
  40c370:	ldr	x0, [sp, #32]
  40c374:	bl	4029f0 <free@plt>
  40c378:	ldr	w0, [sp, #44]
  40c37c:	ldp	x29, x30, [sp], #48
  40c380:	ret
  40c384:	stp	x29, x30, [sp, #-144]!
  40c388:	mov	x29, sp
  40c38c:	add	x0, sp, #0x10
  40c390:	mov	x1, x0
  40c394:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c398:	add	x0, x0, #0xbf0
  40c39c:	bl	413e70 <readlinkat@plt+0x11190>
  40c3a0:	cmp	w0, #0x0
  40c3a4:	b.eq	40c3b0 <readlinkat@plt+0x96d0>  // b.none
  40c3a8:	mov	w0, #0xffffffff            	// #-1
  40c3ac:	b	40c3e8 <readlinkat@plt+0x9708>
  40c3b0:	ldr	x0, [sp, #64]
  40c3b4:	and	w4, w0, #0xffff
  40c3b8:	ldr	x0, [sp, #64]
  40c3bc:	add	x1, x0, #0x3
  40c3c0:	cmp	x0, #0x0
  40c3c4:	csel	x0, x1, x0, lt  // lt = tstop
  40c3c8:	asr	x0, x0, #2
  40c3cc:	and	w1, w0, #0xffff
  40c3d0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40c3d4:	add	x3, x0, #0xbf0
  40c3d8:	mov	w2, w1
  40c3dc:	mov	w1, w4
  40c3e0:	mov	w0, #0x0                   	// #0
  40c3e4:	bl	40be44 <readlinkat@plt+0x9164>
  40c3e8:	ldp	x29, x30, [sp], #144
  40c3ec:	ret
  40c3f0:	stp	x29, x30, [sp, #-32]!
  40c3f4:	mov	x29, sp
  40c3f8:	bl	40c384 <readlinkat@plt+0x96a4>
  40c3fc:	str	w0, [sp, #28]
  40c400:	ldr	w0, [sp, #28]
  40c404:	cmp	w0, #0x0
  40c408:	b.ge	40c414 <readlinkat@plt+0x9734>  // b.tcont
  40c40c:	bl	40c2d0 <readlinkat@plt+0x95f0>
  40c410:	str	w0, [sp, #28]
  40c414:	ldr	w1, [sp, #28]
  40c418:	ldr	w0, [sp, #28]
  40c41c:	mov	w2, #0x0                   	// #0
  40c420:	cmp	w1, #0x0
  40c424:	csel	w0, w0, w2, ge  // ge = tcont
  40c428:	ldp	x29, x30, [sp], #32
  40c42c:	ret
  40c430:	sub	sp, sp, #0x10
  40c434:	str	w0, [sp, #12]
  40c438:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40c43c:	add	x0, x0, #0x720
  40c440:	ldr	w1, [sp, #12]
  40c444:	str	w1, [x0]
  40c448:	nop
  40c44c:	add	sp, sp, #0x10
  40c450:	ret
  40c454:	sub	sp, sp, #0x10
  40c458:	str	x0, [sp, #8]
  40c45c:	str	w1, [sp, #4]
  40c460:	str	w2, [sp]
  40c464:	b	40c4b4 <readlinkat@plt+0x97d4>
  40c468:	ldr	x0, [sp, #8]
  40c46c:	ldr	x1, [x0]
  40c470:	ldrsw	x0, [sp, #4]
  40c474:	mov	x2, #0x0                   	// #0
  40c478:	umulh	x0, x1, x0
  40c47c:	cmp	x0, #0x0
  40c480:	b.eq	40c488 <readlinkat@plt+0x97a8>  // b.none
  40c484:	mov	x2, #0x1                   	// #1
  40c488:	mov	x0, x2
  40c48c:	cmp	x0, #0x0
  40c490:	b.eq	40c49c <readlinkat@plt+0x97bc>  // b.none
  40c494:	mov	w0, #0xffffffde            	// #-34
  40c498:	b	40c4cc <readlinkat@plt+0x97ec>
  40c49c:	ldr	x0, [sp, #8]
  40c4a0:	ldr	x1, [x0]
  40c4a4:	ldrsw	x0, [sp, #4]
  40c4a8:	mul	x1, x1, x0
  40c4ac:	ldr	x0, [sp, #8]
  40c4b0:	str	x1, [x0]
  40c4b4:	ldr	w0, [sp]
  40c4b8:	sub	w1, w0, #0x1
  40c4bc:	str	w1, [sp]
  40c4c0:	cmp	w0, #0x0
  40c4c4:	b.ne	40c468 <readlinkat@plt+0x9788>  // b.any
  40c4c8:	mov	w0, #0x0                   	// #0
  40c4cc:	add	sp, sp, #0x10
  40c4d0:	ret
  40c4d4:	stp	x29, x30, [sp, #-192]!
  40c4d8:	mov	x29, sp
  40c4dc:	str	x0, [sp, #40]
  40c4e0:	str	x1, [sp, #32]
  40c4e4:	str	x2, [sp, #24]
  40c4e8:	str	xzr, [sp, #176]
  40c4ec:	mov	w0, #0x400                 	// #1024
  40c4f0:	str	w0, [sp, #172]
  40c4f4:	str	wzr, [sp, #168]
  40c4f8:	str	wzr, [sp, #164]
  40c4fc:	str	wzr, [sp, #160]
  40c500:	ldr	x0, [sp, #32]
  40c504:	str	xzr, [x0]
  40c508:	ldr	x0, [sp, #40]
  40c50c:	cmp	x0, #0x0
  40c510:	b.eq	40c524 <readlinkat@plt+0x9844>  // b.none
  40c514:	ldr	x0, [sp, #40]
  40c518:	ldrsb	w0, [x0]
  40c51c:	cmp	w0, #0x0
  40c520:	b.ne	40c530 <readlinkat@plt+0x9850>  // b.any
  40c524:	mov	w0, #0xffffffea            	// #-22
  40c528:	str	w0, [sp, #168]
  40c52c:	b	40cb18 <readlinkat@plt+0x9e38>
  40c530:	ldr	x0, [sp, #40]
  40c534:	str	x0, [sp, #184]
  40c538:	b	40c548 <readlinkat@plt+0x9868>
  40c53c:	ldr	x0, [sp, #184]
  40c540:	add	x0, x0, #0x1
  40c544:	str	x0, [sp, #184]
  40c548:	bl	4029b0 <__ctype_b_loc@plt>
  40c54c:	ldr	x1, [x0]
  40c550:	ldr	x0, [sp, #184]
  40c554:	ldrsb	w0, [x0]
  40c558:	and	w0, w0, #0xff
  40c55c:	and	x0, x0, #0xff
  40c560:	lsl	x0, x0, #1
  40c564:	add	x0, x1, x0
  40c568:	ldrh	w0, [x0]
  40c56c:	and	w0, w0, #0x2000
  40c570:	cmp	w0, #0x0
  40c574:	b.ne	40c53c <readlinkat@plt+0x985c>  // b.any
  40c578:	ldr	x0, [sp, #184]
  40c57c:	ldrsb	w0, [x0]
  40c580:	cmp	w0, #0x2d
  40c584:	b.ne	40c594 <readlinkat@plt+0x98b4>  // b.any
  40c588:	mov	w0, #0xffffffea            	// #-22
  40c58c:	str	w0, [sp, #168]
  40c590:	b	40cb18 <readlinkat@plt+0x9e38>
  40c594:	bl	402bd0 <__errno_location@plt>
  40c598:	str	wzr, [x0]
  40c59c:	str	xzr, [sp, #72]
  40c5a0:	add	x0, sp, #0x48
  40c5a4:	mov	w2, #0x0                   	// #0
  40c5a8:	mov	x1, x0
  40c5ac:	ldr	x0, [sp, #40]
  40c5b0:	bl	402920 <strtoumax@plt>
  40c5b4:	str	x0, [sp, #64]
  40c5b8:	ldr	x0, [sp, #72]
  40c5bc:	ldr	x1, [sp, #40]
  40c5c0:	cmp	x1, x0
  40c5c4:	b.eq	40c5f0 <readlinkat@plt+0x9910>  // b.none
  40c5c8:	bl	402bd0 <__errno_location@plt>
  40c5cc:	ldr	w0, [x0]
  40c5d0:	cmp	w0, #0x0
  40c5d4:	b.eq	40c61c <readlinkat@plt+0x993c>  // b.none
  40c5d8:	ldr	x0, [sp, #64]
  40c5dc:	cmn	x0, #0x1
  40c5e0:	b.eq	40c5f0 <readlinkat@plt+0x9910>  // b.none
  40c5e4:	ldr	x0, [sp, #64]
  40c5e8:	cmp	x0, #0x0
  40c5ec:	b.ne	40c61c <readlinkat@plt+0x993c>  // b.any
  40c5f0:	bl	402bd0 <__errno_location@plt>
  40c5f4:	ldr	w0, [x0]
  40c5f8:	cmp	w0, #0x0
  40c5fc:	b.eq	40c610 <readlinkat@plt+0x9930>  // b.none
  40c600:	bl	402bd0 <__errno_location@plt>
  40c604:	ldr	w0, [x0]
  40c608:	neg	w0, w0
  40c60c:	b	40c614 <readlinkat@plt+0x9934>
  40c610:	mov	w0, #0xffffffea            	// #-22
  40c614:	str	w0, [sp, #168]
  40c618:	b	40cb18 <readlinkat@plt+0x9e38>
  40c61c:	ldr	x0, [sp, #72]
  40c620:	cmp	x0, #0x0
  40c624:	b.eq	40cb00 <readlinkat@plt+0x9e20>  // b.none
  40c628:	ldr	x0, [sp, #72]
  40c62c:	ldrsb	w0, [x0]
  40c630:	cmp	w0, #0x0
  40c634:	b.eq	40cb00 <readlinkat@plt+0x9e20>  // b.none
  40c638:	ldr	x0, [sp, #72]
  40c63c:	str	x0, [sp, #184]
  40c640:	ldr	x0, [sp, #184]
  40c644:	add	x0, x0, #0x1
  40c648:	ldrsb	w0, [x0]
  40c64c:	cmp	w0, #0x69
  40c650:	b.ne	40c69c <readlinkat@plt+0x99bc>  // b.any
  40c654:	ldr	x0, [sp, #184]
  40c658:	add	x0, x0, #0x2
  40c65c:	ldrsb	w0, [x0]
  40c660:	cmp	w0, #0x42
  40c664:	b.eq	40c67c <readlinkat@plt+0x999c>  // b.none
  40c668:	ldr	x0, [sp, #184]
  40c66c:	add	x0, x0, #0x2
  40c670:	ldrsb	w0, [x0]
  40c674:	cmp	w0, #0x62
  40c678:	b.ne	40c69c <readlinkat@plt+0x99bc>  // b.any
  40c67c:	ldr	x0, [sp, #184]
  40c680:	add	x0, x0, #0x3
  40c684:	ldrsb	w0, [x0]
  40c688:	cmp	w0, #0x0
  40c68c:	b.ne	40c69c <readlinkat@plt+0x99bc>  // b.any
  40c690:	mov	w0, #0x400                 	// #1024
  40c694:	str	w0, [sp, #172]
  40c698:	b	40c8d4 <readlinkat@plt+0x9bf4>
  40c69c:	ldr	x0, [sp, #184]
  40c6a0:	add	x0, x0, #0x1
  40c6a4:	ldrsb	w0, [x0]
  40c6a8:	cmp	w0, #0x42
  40c6ac:	b.eq	40c6c4 <readlinkat@plt+0x99e4>  // b.none
  40c6b0:	ldr	x0, [sp, #184]
  40c6b4:	add	x0, x0, #0x1
  40c6b8:	ldrsb	w0, [x0]
  40c6bc:	cmp	w0, #0x62
  40c6c0:	b.ne	40c6e4 <readlinkat@plt+0x9a04>  // b.any
  40c6c4:	ldr	x0, [sp, #184]
  40c6c8:	add	x0, x0, #0x2
  40c6cc:	ldrsb	w0, [x0]
  40c6d0:	cmp	w0, #0x0
  40c6d4:	b.ne	40c6e4 <readlinkat@plt+0x9a04>  // b.any
  40c6d8:	mov	w0, #0x3e8                 	// #1000
  40c6dc:	str	w0, [sp, #172]
  40c6e0:	b	40c8d4 <readlinkat@plt+0x9bf4>
  40c6e4:	ldr	x0, [sp, #184]
  40c6e8:	add	x0, x0, #0x1
  40c6ec:	ldrsb	w0, [x0]
  40c6f0:	cmp	w0, #0x0
  40c6f4:	b.eq	40c8d4 <readlinkat@plt+0x9bf4>  // b.none
  40c6f8:	bl	402720 <localeconv@plt>
  40c6fc:	str	x0, [sp, #128]
  40c700:	ldr	x0, [sp, #128]
  40c704:	cmp	x0, #0x0
  40c708:	b.eq	40c718 <readlinkat@plt+0x9a38>  // b.none
  40c70c:	ldr	x0, [sp, #128]
  40c710:	ldr	x0, [x0]
  40c714:	b	40c71c <readlinkat@plt+0x9a3c>
  40c718:	mov	x0, #0x0                   	// #0
  40c71c:	str	x0, [sp, #120]
  40c720:	ldr	x0, [sp, #120]
  40c724:	cmp	x0, #0x0
  40c728:	b.eq	40c738 <readlinkat@plt+0x9a58>  // b.none
  40c72c:	ldr	x0, [sp, #120]
  40c730:	bl	4025a0 <strlen@plt>
  40c734:	b	40c73c <readlinkat@plt+0x9a5c>
  40c738:	mov	x0, #0x0                   	// #0
  40c73c:	str	x0, [sp, #112]
  40c740:	ldr	x0, [sp, #176]
  40c744:	cmp	x0, #0x0
  40c748:	b.ne	40c8c8 <readlinkat@plt+0x9be8>  // b.any
  40c74c:	ldr	x0, [sp, #184]
  40c750:	ldrsb	w0, [x0]
  40c754:	cmp	w0, #0x0
  40c758:	b.eq	40c8c8 <readlinkat@plt+0x9be8>  // b.none
  40c75c:	ldr	x0, [sp, #120]
  40c760:	cmp	x0, #0x0
  40c764:	b.eq	40c8c8 <readlinkat@plt+0x9be8>  // b.none
  40c768:	ldr	x2, [sp, #112]
  40c76c:	ldr	x1, [sp, #184]
  40c770:	ldr	x0, [sp, #120]
  40c774:	bl	4027d0 <strncmp@plt>
  40c778:	cmp	w0, #0x0
  40c77c:	b.ne	40c8c8 <readlinkat@plt+0x9be8>  // b.any
  40c780:	ldr	x1, [sp, #184]
  40c784:	ldr	x0, [sp, #112]
  40c788:	add	x0, x1, x0
  40c78c:	str	x0, [sp, #104]
  40c790:	ldr	x0, [sp, #104]
  40c794:	str	x0, [sp, #184]
  40c798:	b	40c7b4 <readlinkat@plt+0x9ad4>
  40c79c:	ldr	w0, [sp, #160]
  40c7a0:	add	w0, w0, #0x1
  40c7a4:	str	w0, [sp, #160]
  40c7a8:	ldr	x0, [sp, #184]
  40c7ac:	add	x0, x0, #0x1
  40c7b0:	str	x0, [sp, #184]
  40c7b4:	ldr	x0, [sp, #184]
  40c7b8:	ldrsb	w0, [x0]
  40c7bc:	cmp	w0, #0x30
  40c7c0:	b.eq	40c79c <readlinkat@plt+0x9abc>  // b.none
  40c7c4:	ldr	x0, [sp, #184]
  40c7c8:	str	x0, [sp, #104]
  40c7cc:	bl	4029b0 <__ctype_b_loc@plt>
  40c7d0:	ldr	x1, [x0]
  40c7d4:	ldr	x0, [sp, #104]
  40c7d8:	ldrsb	w0, [x0]
  40c7dc:	sxtb	x0, w0
  40c7e0:	lsl	x0, x0, #1
  40c7e4:	add	x0, x1, x0
  40c7e8:	ldrh	w0, [x0]
  40c7ec:	and	w0, w0, #0x800
  40c7f0:	cmp	w0, #0x0
  40c7f4:	b.eq	40c880 <readlinkat@plt+0x9ba0>  // b.none
  40c7f8:	bl	402bd0 <__errno_location@plt>
  40c7fc:	str	wzr, [x0]
  40c800:	str	xzr, [sp, #72]
  40c804:	add	x0, sp, #0x48
  40c808:	mov	w2, #0x0                   	// #0
  40c80c:	mov	x1, x0
  40c810:	ldr	x0, [sp, #104]
  40c814:	bl	402920 <strtoumax@plt>
  40c818:	str	x0, [sp, #176]
  40c81c:	ldr	x0, [sp, #72]
  40c820:	ldr	x1, [sp, #104]
  40c824:	cmp	x1, x0
  40c828:	b.eq	40c854 <readlinkat@plt+0x9b74>  // b.none
  40c82c:	bl	402bd0 <__errno_location@plt>
  40c830:	ldr	w0, [x0]
  40c834:	cmp	w0, #0x0
  40c838:	b.eq	40c888 <readlinkat@plt+0x9ba8>  // b.none
  40c83c:	ldr	x0, [sp, #176]
  40c840:	cmn	x0, #0x1
  40c844:	b.eq	40c854 <readlinkat@plt+0x9b74>  // b.none
  40c848:	ldr	x0, [sp, #176]
  40c84c:	cmp	x0, #0x0
  40c850:	b.ne	40c888 <readlinkat@plt+0x9ba8>  // b.any
  40c854:	bl	402bd0 <__errno_location@plt>
  40c858:	ldr	w0, [x0]
  40c85c:	cmp	w0, #0x0
  40c860:	b.eq	40c874 <readlinkat@plt+0x9b94>  // b.none
  40c864:	bl	402bd0 <__errno_location@plt>
  40c868:	ldr	w0, [x0]
  40c86c:	neg	w0, w0
  40c870:	b	40c878 <readlinkat@plt+0x9b98>
  40c874:	mov	w0, #0xffffffea            	// #-22
  40c878:	str	w0, [sp, #168]
  40c87c:	b	40cb18 <readlinkat@plt+0x9e38>
  40c880:	ldr	x0, [sp, #184]
  40c884:	str	x0, [sp, #72]
  40c888:	ldr	x0, [sp, #176]
  40c88c:	cmp	x0, #0x0
  40c890:	b.eq	40c8bc <readlinkat@plt+0x9bdc>  // b.none
  40c894:	ldr	x0, [sp, #72]
  40c898:	cmp	x0, #0x0
  40c89c:	b.eq	40c8b0 <readlinkat@plt+0x9bd0>  // b.none
  40c8a0:	ldr	x0, [sp, #72]
  40c8a4:	ldrsb	w0, [x0]
  40c8a8:	cmp	w0, #0x0
  40c8ac:	b.ne	40c8bc <readlinkat@plt+0x9bdc>  // b.any
  40c8b0:	mov	w0, #0xffffffea            	// #-22
  40c8b4:	str	w0, [sp, #168]
  40c8b8:	b	40cb18 <readlinkat@plt+0x9e38>
  40c8bc:	ldr	x0, [sp, #72]
  40c8c0:	str	x0, [sp, #184]
  40c8c4:	b	40c640 <readlinkat@plt+0x9960>
  40c8c8:	mov	w0, #0xffffffea            	// #-22
  40c8cc:	str	w0, [sp, #168]
  40c8d0:	b	40cb18 <readlinkat@plt+0x9e38>
  40c8d4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40c8d8:	add	x0, x0, #0x728
  40c8dc:	ldr	x2, [x0]
  40c8e0:	ldr	x0, [sp, #184]
  40c8e4:	ldrsb	w0, [x0]
  40c8e8:	mov	w1, w0
  40c8ec:	mov	x0, x2
  40c8f0:	bl	402a70 <strchr@plt>
  40c8f4:	str	x0, [sp, #96]
  40c8f8:	ldr	x0, [sp, #96]
  40c8fc:	cmp	x0, #0x0
  40c900:	b.eq	40c924 <readlinkat@plt+0x9c44>  // b.none
  40c904:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40c908:	add	x0, x0, #0x728
  40c90c:	ldr	x0, [x0]
  40c910:	ldr	x1, [sp, #96]
  40c914:	sub	x0, x1, x0
  40c918:	add	w0, w0, #0x1
  40c91c:	str	w0, [sp, #164]
  40c920:	b	40c980 <readlinkat@plt+0x9ca0>
  40c924:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40c928:	add	x0, x0, #0x730
  40c92c:	ldr	x2, [x0]
  40c930:	ldr	x0, [sp, #184]
  40c934:	ldrsb	w0, [x0]
  40c938:	mov	w1, w0
  40c93c:	mov	x0, x2
  40c940:	bl	402a70 <strchr@plt>
  40c944:	str	x0, [sp, #96]
  40c948:	ldr	x0, [sp, #96]
  40c94c:	cmp	x0, #0x0
  40c950:	b.eq	40c974 <readlinkat@plt+0x9c94>  // b.none
  40c954:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40c958:	add	x0, x0, #0x730
  40c95c:	ldr	x0, [x0]
  40c960:	ldr	x1, [sp, #96]
  40c964:	sub	x0, x1, x0
  40c968:	add	w0, w0, #0x1
  40c96c:	str	w0, [sp, #164]
  40c970:	b	40c980 <readlinkat@plt+0x9ca0>
  40c974:	mov	w0, #0xffffffea            	// #-22
  40c978:	str	w0, [sp, #168]
  40c97c:	b	40cb18 <readlinkat@plt+0x9e38>
  40c980:	add	x0, sp, #0x40
  40c984:	ldr	w2, [sp, #164]
  40c988:	ldr	w1, [sp, #172]
  40c98c:	bl	40c454 <readlinkat@plt+0x9774>
  40c990:	str	w0, [sp, #168]
  40c994:	ldr	x0, [sp, #24]
  40c998:	cmp	x0, #0x0
  40c99c:	b.eq	40c9ac <readlinkat@plt+0x9ccc>  // b.none
  40c9a0:	ldr	x0, [sp, #24]
  40c9a4:	ldr	w1, [sp, #164]
  40c9a8:	str	w1, [x0]
  40c9ac:	ldr	x0, [sp, #176]
  40c9b0:	cmp	x0, #0x0
  40c9b4:	b.eq	40cb08 <readlinkat@plt+0x9e28>  // b.none
  40c9b8:	ldr	w0, [sp, #164]
  40c9bc:	cmp	w0, #0x0
  40c9c0:	b.eq	40cb08 <readlinkat@plt+0x9e28>  // b.none
  40c9c4:	mov	x0, #0xa                   	// #10
  40c9c8:	str	x0, [sp, #144]
  40c9cc:	mov	x0, #0x1                   	// #1
  40c9d0:	str	x0, [sp, #136]
  40c9d4:	mov	x0, #0x1                   	// #1
  40c9d8:	str	x0, [sp, #56]
  40c9dc:	add	x0, sp, #0x38
  40c9e0:	ldr	w2, [sp, #164]
  40c9e4:	ldr	w1, [sp, #172]
  40c9e8:	bl	40c454 <readlinkat@plt+0x9774>
  40c9ec:	b	40ca08 <readlinkat@plt+0x9d28>
  40c9f0:	ldr	x1, [sp, #144]
  40c9f4:	mov	x0, x1
  40c9f8:	lsl	x0, x0, #2
  40c9fc:	add	x0, x0, x1
  40ca00:	lsl	x0, x0, #1
  40ca04:	str	x0, [sp, #144]
  40ca08:	ldr	x1, [sp, #144]
  40ca0c:	ldr	x0, [sp, #176]
  40ca10:	cmp	x1, x0
  40ca14:	b.cc	40c9f0 <readlinkat@plt+0x9d10>  // b.lo, b.ul, b.last
  40ca18:	str	wzr, [sp, #156]
  40ca1c:	b	40ca44 <readlinkat@plt+0x9d64>
  40ca20:	ldr	x1, [sp, #144]
  40ca24:	mov	x0, x1
  40ca28:	lsl	x0, x0, #2
  40ca2c:	add	x0, x0, x1
  40ca30:	lsl	x0, x0, #1
  40ca34:	str	x0, [sp, #144]
  40ca38:	ldr	w0, [sp, #156]
  40ca3c:	add	w0, w0, #0x1
  40ca40:	str	w0, [sp, #156]
  40ca44:	ldr	w1, [sp, #156]
  40ca48:	ldr	w0, [sp, #160]
  40ca4c:	cmp	w1, w0
  40ca50:	b.lt	40ca20 <readlinkat@plt+0x9d40>  // b.tstop
  40ca54:	ldr	x2, [sp, #176]
  40ca58:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40ca5c:	movk	x0, #0xcccd
  40ca60:	umulh	x0, x2, x0
  40ca64:	lsr	x1, x0, #3
  40ca68:	mov	x0, x1
  40ca6c:	lsl	x0, x0, #2
  40ca70:	add	x0, x0, x1
  40ca74:	lsl	x0, x0, #1
  40ca78:	sub	x1, x2, x0
  40ca7c:	mov	w0, w1
  40ca80:	str	w0, [sp, #92]
  40ca84:	ldr	x1, [sp, #144]
  40ca88:	ldr	x0, [sp, #136]
  40ca8c:	udiv	x0, x1, x0
  40ca90:	str	x0, [sp, #80]
  40ca94:	ldr	x1, [sp, #176]
  40ca98:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40ca9c:	movk	x0, #0xcccd
  40caa0:	umulh	x0, x1, x0
  40caa4:	lsr	x0, x0, #3
  40caa8:	str	x0, [sp, #176]
  40caac:	ldr	x1, [sp, #136]
  40cab0:	mov	x0, x1
  40cab4:	lsl	x0, x0, #2
  40cab8:	add	x0, x0, x1
  40cabc:	lsl	x0, x0, #1
  40cac0:	str	x0, [sp, #136]
  40cac4:	ldr	w0, [sp, #92]
  40cac8:	cmp	w0, #0x0
  40cacc:	b.eq	40caf0 <readlinkat@plt+0x9e10>  // b.none
  40cad0:	ldr	x1, [sp, #56]
  40cad4:	ldr	w0, [sp, #92]
  40cad8:	ldr	x2, [sp, #80]
  40cadc:	udiv	x0, x2, x0
  40cae0:	udiv	x1, x1, x0
  40cae4:	ldr	x0, [sp, #64]
  40cae8:	add	x0, x1, x0
  40caec:	str	x0, [sp, #64]
  40caf0:	ldr	x0, [sp, #176]
  40caf4:	cmp	x0, #0x0
  40caf8:	b.ne	40ca54 <readlinkat@plt+0x9d74>  // b.any
  40cafc:	b	40cb0c <readlinkat@plt+0x9e2c>
  40cb00:	nop
  40cb04:	b	40cb0c <readlinkat@plt+0x9e2c>
  40cb08:	nop
  40cb0c:	ldr	x1, [sp, #64]
  40cb10:	ldr	x0, [sp, #32]
  40cb14:	str	x1, [x0]
  40cb18:	ldr	w0, [sp, #168]
  40cb1c:	cmp	w0, #0x0
  40cb20:	b.ge	40cb38 <readlinkat@plt+0x9e58>  // b.tcont
  40cb24:	bl	402bd0 <__errno_location@plt>
  40cb28:	mov	x1, x0
  40cb2c:	ldr	w0, [sp, #168]
  40cb30:	neg	w0, w0
  40cb34:	str	w0, [x1]
  40cb38:	ldr	w0, [sp, #168]
  40cb3c:	ldp	x29, x30, [sp], #192
  40cb40:	ret
  40cb44:	stp	x29, x30, [sp, #-32]!
  40cb48:	mov	x29, sp
  40cb4c:	str	x0, [sp, #24]
  40cb50:	str	x1, [sp, #16]
  40cb54:	mov	x2, #0x0                   	// #0
  40cb58:	ldr	x1, [sp, #16]
  40cb5c:	ldr	x0, [sp, #24]
  40cb60:	bl	40c4d4 <readlinkat@plt+0x97f4>
  40cb64:	ldp	x29, x30, [sp], #32
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-48]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #24]
  40cb78:	str	x1, [sp, #16]
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	str	x0, [sp, #40]
  40cb84:	b	40cb94 <readlinkat@plt+0x9eb4>
  40cb88:	ldr	x0, [sp, #40]
  40cb8c:	add	x0, x0, #0x1
  40cb90:	str	x0, [sp, #40]
  40cb94:	ldr	x0, [sp, #40]
  40cb98:	cmp	x0, #0x0
  40cb9c:	b.eq	40cbe0 <readlinkat@plt+0x9f00>  // b.none
  40cba0:	ldr	x0, [sp, #40]
  40cba4:	ldrsb	w0, [x0]
  40cba8:	cmp	w0, #0x0
  40cbac:	b.eq	40cbe0 <readlinkat@plt+0x9f00>  // b.none
  40cbb0:	bl	4029b0 <__ctype_b_loc@plt>
  40cbb4:	ldr	x1, [x0]
  40cbb8:	ldr	x0, [sp, #40]
  40cbbc:	ldrsb	w0, [x0]
  40cbc0:	and	w0, w0, #0xff
  40cbc4:	and	x0, x0, #0xff
  40cbc8:	lsl	x0, x0, #1
  40cbcc:	add	x0, x1, x0
  40cbd0:	ldrh	w0, [x0]
  40cbd4:	and	w0, w0, #0x800
  40cbd8:	cmp	w0, #0x0
  40cbdc:	b.ne	40cb88 <readlinkat@plt+0x9ea8>  // b.any
  40cbe0:	ldr	x0, [sp, #16]
  40cbe4:	cmp	x0, #0x0
  40cbe8:	b.eq	40cbf8 <readlinkat@plt+0x9f18>  // b.none
  40cbec:	ldr	x0, [sp, #16]
  40cbf0:	ldr	x1, [sp, #40]
  40cbf4:	str	x1, [x0]
  40cbf8:	ldr	x0, [sp, #40]
  40cbfc:	cmp	x0, #0x0
  40cc00:	b.eq	40cc2c <readlinkat@plt+0x9f4c>  // b.none
  40cc04:	ldr	x1, [sp, #40]
  40cc08:	ldr	x0, [sp, #24]
  40cc0c:	cmp	x1, x0
  40cc10:	b.ls	40cc2c <readlinkat@plt+0x9f4c>  // b.plast
  40cc14:	ldr	x0, [sp, #40]
  40cc18:	ldrsb	w0, [x0]
  40cc1c:	cmp	w0, #0x0
  40cc20:	b.ne	40cc2c <readlinkat@plt+0x9f4c>  // b.any
  40cc24:	mov	w0, #0x1                   	// #1
  40cc28:	b	40cc30 <readlinkat@plt+0x9f50>
  40cc2c:	mov	w0, #0x0                   	// #0
  40cc30:	ldp	x29, x30, [sp], #48
  40cc34:	ret
  40cc38:	stp	x29, x30, [sp, #-48]!
  40cc3c:	mov	x29, sp
  40cc40:	str	x0, [sp, #24]
  40cc44:	str	x1, [sp, #16]
  40cc48:	ldr	x0, [sp, #24]
  40cc4c:	str	x0, [sp, #40]
  40cc50:	b	40cc60 <readlinkat@plt+0x9f80>
  40cc54:	ldr	x0, [sp, #40]
  40cc58:	add	x0, x0, #0x1
  40cc5c:	str	x0, [sp, #40]
  40cc60:	ldr	x0, [sp, #40]
  40cc64:	cmp	x0, #0x0
  40cc68:	b.eq	40ccac <readlinkat@plt+0x9fcc>  // b.none
  40cc6c:	ldr	x0, [sp, #40]
  40cc70:	ldrsb	w0, [x0]
  40cc74:	cmp	w0, #0x0
  40cc78:	b.eq	40ccac <readlinkat@plt+0x9fcc>  // b.none
  40cc7c:	bl	4029b0 <__ctype_b_loc@plt>
  40cc80:	ldr	x1, [x0]
  40cc84:	ldr	x0, [sp, #40]
  40cc88:	ldrsb	w0, [x0]
  40cc8c:	and	w0, w0, #0xff
  40cc90:	and	x0, x0, #0xff
  40cc94:	lsl	x0, x0, #1
  40cc98:	add	x0, x1, x0
  40cc9c:	ldrh	w0, [x0]
  40cca0:	and	w0, w0, #0x1000
  40cca4:	cmp	w0, #0x0
  40cca8:	b.ne	40cc54 <readlinkat@plt+0x9f74>  // b.any
  40ccac:	ldr	x0, [sp, #16]
  40ccb0:	cmp	x0, #0x0
  40ccb4:	b.eq	40ccc4 <readlinkat@plt+0x9fe4>  // b.none
  40ccb8:	ldr	x0, [sp, #16]
  40ccbc:	ldr	x1, [sp, #40]
  40ccc0:	str	x1, [x0]
  40ccc4:	ldr	x0, [sp, #40]
  40ccc8:	cmp	x0, #0x0
  40cccc:	b.eq	40ccf8 <readlinkat@plt+0xa018>  // b.none
  40ccd0:	ldr	x1, [sp, #40]
  40ccd4:	ldr	x0, [sp, #24]
  40ccd8:	cmp	x1, x0
  40ccdc:	b.ls	40ccf8 <readlinkat@plt+0xa018>  // b.plast
  40cce0:	ldr	x0, [sp, #40]
  40cce4:	ldrsb	w0, [x0]
  40cce8:	cmp	w0, #0x0
  40ccec:	b.ne	40ccf8 <readlinkat@plt+0xa018>  // b.any
  40ccf0:	mov	w0, #0x1                   	// #1
  40ccf4:	b	40ccfc <readlinkat@plt+0xa01c>
  40ccf8:	mov	w0, #0x0                   	// #0
  40ccfc:	ldp	x29, x30, [sp], #48
  40cd00:	ret
  40cd04:	stp	x29, x30, [sp, #-256]!
  40cd08:	mov	x29, sp
  40cd0c:	str	x0, [sp, #24]
  40cd10:	str	x1, [sp, #16]
  40cd14:	str	x2, [sp, #208]
  40cd18:	str	x3, [sp, #216]
  40cd1c:	str	x4, [sp, #224]
  40cd20:	str	x5, [sp, #232]
  40cd24:	str	x6, [sp, #240]
  40cd28:	str	x7, [sp, #248]
  40cd2c:	str	q0, [sp, #80]
  40cd30:	str	q1, [sp, #96]
  40cd34:	str	q2, [sp, #112]
  40cd38:	str	q3, [sp, #128]
  40cd3c:	str	q4, [sp, #144]
  40cd40:	str	q5, [sp, #160]
  40cd44:	str	q6, [sp, #176]
  40cd48:	str	q7, [sp, #192]
  40cd4c:	add	x0, sp, #0x100
  40cd50:	str	x0, [sp, #32]
  40cd54:	add	x0, sp, #0x100
  40cd58:	str	x0, [sp, #40]
  40cd5c:	add	x0, sp, #0xd0
  40cd60:	str	x0, [sp, #48]
  40cd64:	mov	w0, #0xffffffd0            	// #-48
  40cd68:	str	w0, [sp, #56]
  40cd6c:	mov	w0, #0xffffff80            	// #-128
  40cd70:	str	w0, [sp, #60]
  40cd74:	ldr	w1, [sp, #56]
  40cd78:	ldr	x0, [sp, #32]
  40cd7c:	cmp	w1, #0x0
  40cd80:	b.lt	40cd94 <readlinkat@plt+0xa0b4>  // b.tstop
  40cd84:	add	x1, x0, #0xf
  40cd88:	and	x1, x1, #0xfffffffffffffff8
  40cd8c:	str	x1, [sp, #32]
  40cd90:	b	40cdc4 <readlinkat@plt+0xa0e4>
  40cd94:	add	w2, w1, #0x8
  40cd98:	str	w2, [sp, #56]
  40cd9c:	ldr	w2, [sp, #56]
  40cda0:	cmp	w2, #0x0
  40cda4:	b.le	40cdb8 <readlinkat@plt+0xa0d8>
  40cda8:	add	x1, x0, #0xf
  40cdac:	and	x1, x1, #0xfffffffffffffff8
  40cdb0:	str	x1, [sp, #32]
  40cdb4:	b	40cdc4 <readlinkat@plt+0xa0e4>
  40cdb8:	ldr	x2, [sp, #40]
  40cdbc:	sxtw	x0, w1
  40cdc0:	add	x0, x2, x0
  40cdc4:	ldr	x0, [x0]
  40cdc8:	str	x0, [sp, #72]
  40cdcc:	ldr	x0, [sp, #72]
  40cdd0:	cmp	x0, #0x0
  40cdd4:	b.eq	40ce74 <readlinkat@plt+0xa194>  // b.none
  40cdd8:	ldr	w1, [sp, #56]
  40cddc:	ldr	x0, [sp, #32]
  40cde0:	cmp	w1, #0x0
  40cde4:	b.lt	40cdf8 <readlinkat@plt+0xa118>  // b.tstop
  40cde8:	add	x1, x0, #0xf
  40cdec:	and	x1, x1, #0xfffffffffffffff8
  40cdf0:	str	x1, [sp, #32]
  40cdf4:	b	40ce28 <readlinkat@plt+0xa148>
  40cdf8:	add	w2, w1, #0x8
  40cdfc:	str	w2, [sp, #56]
  40ce00:	ldr	w2, [sp, #56]
  40ce04:	cmp	w2, #0x0
  40ce08:	b.le	40ce1c <readlinkat@plt+0xa13c>
  40ce0c:	add	x1, x0, #0xf
  40ce10:	and	x1, x1, #0xfffffffffffffff8
  40ce14:	str	x1, [sp, #32]
  40ce18:	b	40ce28 <readlinkat@plt+0xa148>
  40ce1c:	ldr	x2, [sp, #40]
  40ce20:	sxtw	x0, w1
  40ce24:	add	x0, x2, x0
  40ce28:	ldr	x0, [x0]
  40ce2c:	str	x0, [sp, #64]
  40ce30:	ldr	x0, [sp, #64]
  40ce34:	cmp	x0, #0x0
  40ce38:	b.eq	40ce7c <readlinkat@plt+0xa19c>  // b.none
  40ce3c:	ldr	x1, [sp, #72]
  40ce40:	ldr	x0, [sp, #24]
  40ce44:	bl	402990 <strcmp@plt>
  40ce48:	cmp	w0, #0x0
  40ce4c:	b.ne	40ce58 <readlinkat@plt+0xa178>  // b.any
  40ce50:	mov	w0, #0x1                   	// #1
  40ce54:	b	40cea4 <readlinkat@plt+0xa1c4>
  40ce58:	ldr	x1, [sp, #64]
  40ce5c:	ldr	x0, [sp, #24]
  40ce60:	bl	402990 <strcmp@plt>
  40ce64:	cmp	w0, #0x0
  40ce68:	b.ne	40cd74 <readlinkat@plt+0xa094>  // b.any
  40ce6c:	mov	w0, #0x0                   	// #0
  40ce70:	b	40cea4 <readlinkat@plt+0xa1c4>
  40ce74:	nop
  40ce78:	b	40ce80 <readlinkat@plt+0xa1a0>
  40ce7c:	nop
  40ce80:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40ce84:	add	x0, x0, #0x720
  40ce88:	ldr	w4, [x0]
  40ce8c:	ldr	x3, [sp, #24]
  40ce90:	ldr	x2, [sp, #16]
  40ce94:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ce98:	add	x1, x0, #0xc10
  40ce9c:	mov	w0, w4
  40cea0:	bl	402b50 <errx@plt>
  40cea4:	ldp	x29, x30, [sp], #256
  40cea8:	ret
  40ceac:	sub	sp, sp, #0x20
  40ceb0:	str	x0, [sp, #24]
  40ceb4:	str	x1, [sp, #16]
  40ceb8:	str	w2, [sp, #12]
  40cebc:	b	40ceec <readlinkat@plt+0xa20c>
  40cec0:	ldr	x0, [sp, #24]
  40cec4:	ldrsb	w1, [x0]
  40cec8:	ldr	w0, [sp, #12]
  40cecc:	sxtb	w0, w0
  40ced0:	cmp	w1, w0
  40ced4:	b.ne	40cee0 <readlinkat@plt+0xa200>  // b.any
  40ced8:	ldr	x0, [sp, #24]
  40cedc:	b	40cf14 <readlinkat@plt+0xa234>
  40cee0:	ldr	x0, [sp, #24]
  40cee4:	add	x0, x0, #0x1
  40cee8:	str	x0, [sp, #24]
  40ceec:	ldr	x0, [sp, #16]
  40cef0:	sub	x1, x0, #0x1
  40cef4:	str	x1, [sp, #16]
  40cef8:	cmp	x0, #0x0
  40cefc:	b.eq	40cf10 <readlinkat@plt+0xa230>  // b.none
  40cf00:	ldr	x0, [sp, #24]
  40cf04:	ldrsb	w0, [x0]
  40cf08:	cmp	w0, #0x0
  40cf0c:	b.ne	40cec0 <readlinkat@plt+0xa1e0>  // b.any
  40cf10:	mov	x0, #0x0                   	// #0
  40cf14:	add	sp, sp, #0x20
  40cf18:	ret
  40cf1c:	stp	x29, x30, [sp, #-48]!
  40cf20:	mov	x29, sp
  40cf24:	str	x0, [sp, #24]
  40cf28:	str	x1, [sp, #16]
  40cf2c:	ldr	x1, [sp, #16]
  40cf30:	ldr	x0, [sp, #24]
  40cf34:	bl	40d070 <readlinkat@plt+0xa390>
  40cf38:	str	w0, [sp, #44]
  40cf3c:	ldr	w0, [sp, #44]
  40cf40:	cmn	w0, #0x8, lsl #12
  40cf44:	b.lt	40cf58 <readlinkat@plt+0xa278>  // b.tstop
  40cf48:	ldr	w1, [sp, #44]
  40cf4c:	mov	w0, #0x7fff                	// #32767
  40cf50:	cmp	w1, w0
  40cf54:	b.le	40cf8c <readlinkat@plt+0xa2ac>
  40cf58:	bl	402bd0 <__errno_location@plt>
  40cf5c:	mov	x1, x0
  40cf60:	mov	w0, #0x22                  	// #34
  40cf64:	str	w0, [x1]
  40cf68:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40cf6c:	add	x0, x0, #0x720
  40cf70:	ldr	w4, [x0]
  40cf74:	ldr	x3, [sp, #24]
  40cf78:	ldr	x2, [sp, #16]
  40cf7c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40cf80:	add	x1, x0, #0xc10
  40cf84:	mov	w0, w4
  40cf88:	bl	402ca0 <err@plt>
  40cf8c:	ldr	w0, [sp, #44]
  40cf90:	sxth	w0, w0
  40cf94:	ldp	x29, x30, [sp], #48
  40cf98:	ret
  40cf9c:	stp	x29, x30, [sp, #-64]!
  40cfa0:	mov	x29, sp
  40cfa4:	str	x0, [sp, #40]
  40cfa8:	str	x1, [sp, #32]
  40cfac:	str	w2, [sp, #28]
  40cfb0:	ldr	w2, [sp, #28]
  40cfb4:	ldr	x1, [sp, #32]
  40cfb8:	ldr	x0, [sp, #40]
  40cfbc:	bl	40d0f0 <readlinkat@plt+0xa410>
  40cfc0:	str	w0, [sp, #60]
  40cfc4:	ldr	w1, [sp, #60]
  40cfc8:	mov	w0, #0xffff                	// #65535
  40cfcc:	cmp	w1, w0
  40cfd0:	b.ls	40d008 <readlinkat@plt+0xa328>  // b.plast
  40cfd4:	bl	402bd0 <__errno_location@plt>
  40cfd8:	mov	x1, x0
  40cfdc:	mov	w0, #0x22                  	// #34
  40cfe0:	str	w0, [x1]
  40cfe4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40cfe8:	add	x0, x0, #0x720
  40cfec:	ldr	w4, [x0]
  40cff0:	ldr	x3, [sp, #40]
  40cff4:	ldr	x2, [sp, #32]
  40cff8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40cffc:	add	x1, x0, #0xc10
  40d000:	mov	w0, w4
  40d004:	bl	402ca0 <err@plt>
  40d008:	ldr	w0, [sp, #60]
  40d00c:	and	w0, w0, #0xffff
  40d010:	ldp	x29, x30, [sp], #64
  40d014:	ret
  40d018:	stp	x29, x30, [sp, #-32]!
  40d01c:	mov	x29, sp
  40d020:	str	x0, [sp, #24]
  40d024:	str	x1, [sp, #16]
  40d028:	mov	w2, #0xa                   	// #10
  40d02c:	ldr	x1, [sp, #16]
  40d030:	ldr	x0, [sp, #24]
  40d034:	bl	40cf9c <readlinkat@plt+0xa2bc>
  40d038:	and	w0, w0, #0xffff
  40d03c:	ldp	x29, x30, [sp], #32
  40d040:	ret
  40d044:	stp	x29, x30, [sp, #-32]!
  40d048:	mov	x29, sp
  40d04c:	str	x0, [sp, #24]
  40d050:	str	x1, [sp, #16]
  40d054:	mov	w2, #0x10                  	// #16
  40d058:	ldr	x1, [sp, #16]
  40d05c:	ldr	x0, [sp, #24]
  40d060:	bl	40cf9c <readlinkat@plt+0xa2bc>
  40d064:	and	w0, w0, #0xffff
  40d068:	ldp	x29, x30, [sp], #32
  40d06c:	ret
  40d070:	stp	x29, x30, [sp, #-48]!
  40d074:	mov	x29, sp
  40d078:	str	x0, [sp, #24]
  40d07c:	str	x1, [sp, #16]
  40d080:	ldr	x1, [sp, #16]
  40d084:	ldr	x0, [sp, #24]
  40d088:	bl	40d1b8 <readlinkat@plt+0xa4d8>
  40d08c:	str	x0, [sp, #40]
  40d090:	ldr	x1, [sp, #40]
  40d094:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40d098:	cmp	x1, x0
  40d09c:	b.lt	40d0b0 <readlinkat@plt+0xa3d0>  // b.tstop
  40d0a0:	ldr	x1, [sp, #40]
  40d0a4:	mov	x0, #0x7fffffff            	// #2147483647
  40d0a8:	cmp	x1, x0
  40d0ac:	b.le	40d0e4 <readlinkat@plt+0xa404>
  40d0b0:	bl	402bd0 <__errno_location@plt>
  40d0b4:	mov	x1, x0
  40d0b8:	mov	w0, #0x22                  	// #34
  40d0bc:	str	w0, [x1]
  40d0c0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d0c4:	add	x0, x0, #0x720
  40d0c8:	ldr	w4, [x0]
  40d0cc:	ldr	x3, [sp, #24]
  40d0d0:	ldr	x2, [sp, #16]
  40d0d4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d0d8:	add	x1, x0, #0xc10
  40d0dc:	mov	w0, w4
  40d0e0:	bl	402ca0 <err@plt>
  40d0e4:	ldr	x0, [sp, #40]
  40d0e8:	ldp	x29, x30, [sp], #48
  40d0ec:	ret
  40d0f0:	stp	x29, x30, [sp, #-64]!
  40d0f4:	mov	x29, sp
  40d0f8:	str	x0, [sp, #40]
  40d0fc:	str	x1, [sp, #32]
  40d100:	str	w2, [sp, #28]
  40d104:	ldr	w2, [sp, #28]
  40d108:	ldr	x1, [sp, #32]
  40d10c:	ldr	x0, [sp, #40]
  40d110:	bl	40d2b8 <readlinkat@plt+0xa5d8>
  40d114:	str	x0, [sp, #56]
  40d118:	ldr	x1, [sp, #56]
  40d11c:	mov	x0, #0xffffffff            	// #4294967295
  40d120:	cmp	x1, x0
  40d124:	b.ls	40d15c <readlinkat@plt+0xa47c>  // b.plast
  40d128:	bl	402bd0 <__errno_location@plt>
  40d12c:	mov	x1, x0
  40d130:	mov	w0, #0x22                  	// #34
  40d134:	str	w0, [x1]
  40d138:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d13c:	add	x0, x0, #0x720
  40d140:	ldr	w4, [x0]
  40d144:	ldr	x3, [sp, #40]
  40d148:	ldr	x2, [sp, #32]
  40d14c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d150:	add	x1, x0, #0xc10
  40d154:	mov	w0, w4
  40d158:	bl	402ca0 <err@plt>
  40d15c:	ldr	x0, [sp, #56]
  40d160:	ldp	x29, x30, [sp], #64
  40d164:	ret
  40d168:	stp	x29, x30, [sp, #-32]!
  40d16c:	mov	x29, sp
  40d170:	str	x0, [sp, #24]
  40d174:	str	x1, [sp, #16]
  40d178:	mov	w2, #0xa                   	// #10
  40d17c:	ldr	x1, [sp, #16]
  40d180:	ldr	x0, [sp, #24]
  40d184:	bl	40d0f0 <readlinkat@plt+0xa410>
  40d188:	ldp	x29, x30, [sp], #32
  40d18c:	ret
  40d190:	stp	x29, x30, [sp, #-32]!
  40d194:	mov	x29, sp
  40d198:	str	x0, [sp, #24]
  40d19c:	str	x1, [sp, #16]
  40d1a0:	mov	w2, #0x10                  	// #16
  40d1a4:	ldr	x1, [sp, #16]
  40d1a8:	ldr	x0, [sp, #24]
  40d1ac:	bl	40d0f0 <readlinkat@plt+0xa410>
  40d1b0:	ldp	x29, x30, [sp], #32
  40d1b4:	ret
  40d1b8:	stp	x29, x30, [sp, #-48]!
  40d1bc:	mov	x29, sp
  40d1c0:	str	x0, [sp, #24]
  40d1c4:	str	x1, [sp, #16]
  40d1c8:	str	xzr, [sp, #32]
  40d1cc:	bl	402bd0 <__errno_location@plt>
  40d1d0:	str	wzr, [x0]
  40d1d4:	ldr	x0, [sp, #24]
  40d1d8:	cmp	x0, #0x0
  40d1dc:	b.eq	40d24c <readlinkat@plt+0xa56c>  // b.none
  40d1e0:	ldr	x0, [sp, #24]
  40d1e4:	ldrsb	w0, [x0]
  40d1e8:	cmp	w0, #0x0
  40d1ec:	b.eq	40d24c <readlinkat@plt+0xa56c>  // b.none
  40d1f0:	add	x0, sp, #0x20
  40d1f4:	mov	w2, #0xa                   	// #10
  40d1f8:	mov	x1, x0
  40d1fc:	ldr	x0, [sp, #24]
  40d200:	bl	402610 <strtoimax@plt>
  40d204:	str	x0, [sp, #40]
  40d208:	bl	402bd0 <__errno_location@plt>
  40d20c:	ldr	w0, [x0]
  40d210:	cmp	w0, #0x0
  40d214:	b.ne	40d254 <readlinkat@plt+0xa574>  // b.any
  40d218:	ldr	x0, [sp, #32]
  40d21c:	ldr	x1, [sp, #24]
  40d220:	cmp	x1, x0
  40d224:	b.eq	40d254 <readlinkat@plt+0xa574>  // b.none
  40d228:	ldr	x0, [sp, #32]
  40d22c:	cmp	x0, #0x0
  40d230:	b.eq	40d244 <readlinkat@plt+0xa564>  // b.none
  40d234:	ldr	x0, [sp, #32]
  40d238:	ldrsb	w0, [x0]
  40d23c:	cmp	w0, #0x0
  40d240:	b.ne	40d254 <readlinkat@plt+0xa574>  // b.any
  40d244:	ldr	x0, [sp, #40]
  40d248:	b	40d2b0 <readlinkat@plt+0xa5d0>
  40d24c:	nop
  40d250:	b	40d258 <readlinkat@plt+0xa578>
  40d254:	nop
  40d258:	bl	402bd0 <__errno_location@plt>
  40d25c:	ldr	w0, [x0]
  40d260:	cmp	w0, #0x22
  40d264:	b.ne	40d28c <readlinkat@plt+0xa5ac>  // b.any
  40d268:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d26c:	add	x0, x0, #0x720
  40d270:	ldr	w4, [x0]
  40d274:	ldr	x3, [sp, #24]
  40d278:	ldr	x2, [sp, #16]
  40d27c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d280:	add	x1, x0, #0xc10
  40d284:	mov	w0, w4
  40d288:	bl	402ca0 <err@plt>
  40d28c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d290:	add	x0, x0, #0x720
  40d294:	ldr	w4, [x0]
  40d298:	ldr	x3, [sp, #24]
  40d29c:	ldr	x2, [sp, #16]
  40d2a0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d2a4:	add	x1, x0, #0xc10
  40d2a8:	mov	w0, w4
  40d2ac:	bl	402b50 <errx@plt>
  40d2b0:	ldp	x29, x30, [sp], #48
  40d2b4:	ret
  40d2b8:	stp	x29, x30, [sp, #-64]!
  40d2bc:	mov	x29, sp
  40d2c0:	str	x0, [sp, #40]
  40d2c4:	str	x1, [sp, #32]
  40d2c8:	str	w2, [sp, #28]
  40d2cc:	str	xzr, [sp, #48]
  40d2d0:	bl	402bd0 <__errno_location@plt>
  40d2d4:	str	wzr, [x0]
  40d2d8:	ldr	x0, [sp, #40]
  40d2dc:	cmp	x0, #0x0
  40d2e0:	b.eq	40d350 <readlinkat@plt+0xa670>  // b.none
  40d2e4:	ldr	x0, [sp, #40]
  40d2e8:	ldrsb	w0, [x0]
  40d2ec:	cmp	w0, #0x0
  40d2f0:	b.eq	40d350 <readlinkat@plt+0xa670>  // b.none
  40d2f4:	add	x0, sp, #0x30
  40d2f8:	ldr	w2, [sp, #28]
  40d2fc:	mov	x1, x0
  40d300:	ldr	x0, [sp, #40]
  40d304:	bl	402920 <strtoumax@plt>
  40d308:	str	x0, [sp, #56]
  40d30c:	bl	402bd0 <__errno_location@plt>
  40d310:	ldr	w0, [x0]
  40d314:	cmp	w0, #0x0
  40d318:	b.ne	40d358 <readlinkat@plt+0xa678>  // b.any
  40d31c:	ldr	x0, [sp, #48]
  40d320:	ldr	x1, [sp, #40]
  40d324:	cmp	x1, x0
  40d328:	b.eq	40d358 <readlinkat@plt+0xa678>  // b.none
  40d32c:	ldr	x0, [sp, #48]
  40d330:	cmp	x0, #0x0
  40d334:	b.eq	40d348 <readlinkat@plt+0xa668>  // b.none
  40d338:	ldr	x0, [sp, #48]
  40d33c:	ldrsb	w0, [x0]
  40d340:	cmp	w0, #0x0
  40d344:	b.ne	40d358 <readlinkat@plt+0xa678>  // b.any
  40d348:	ldr	x0, [sp, #56]
  40d34c:	b	40d3b4 <readlinkat@plt+0xa6d4>
  40d350:	nop
  40d354:	b	40d35c <readlinkat@plt+0xa67c>
  40d358:	nop
  40d35c:	bl	402bd0 <__errno_location@plt>
  40d360:	ldr	w0, [x0]
  40d364:	cmp	w0, #0x22
  40d368:	b.ne	40d390 <readlinkat@plt+0xa6b0>  // b.any
  40d36c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d370:	add	x0, x0, #0x720
  40d374:	ldr	w4, [x0]
  40d378:	ldr	x3, [sp, #40]
  40d37c:	ldr	x2, [sp, #32]
  40d380:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d384:	add	x1, x0, #0xc10
  40d388:	mov	w0, w4
  40d38c:	bl	402ca0 <err@plt>
  40d390:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d394:	add	x0, x0, #0x720
  40d398:	ldr	w4, [x0]
  40d39c:	ldr	x3, [sp, #40]
  40d3a0:	ldr	x2, [sp, #32]
  40d3a4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d3a8:	add	x1, x0, #0xc10
  40d3ac:	mov	w0, w4
  40d3b0:	bl	402b50 <errx@plt>
  40d3b4:	ldp	x29, x30, [sp], #64
  40d3b8:	ret
  40d3bc:	stp	x29, x30, [sp, #-32]!
  40d3c0:	mov	x29, sp
  40d3c4:	str	x0, [sp, #24]
  40d3c8:	str	x1, [sp, #16]
  40d3cc:	mov	w2, #0xa                   	// #10
  40d3d0:	ldr	x1, [sp, #16]
  40d3d4:	ldr	x0, [sp, #24]
  40d3d8:	bl	40d2b8 <readlinkat@plt+0xa5d8>
  40d3dc:	ldp	x29, x30, [sp], #32
  40d3e0:	ret
  40d3e4:	stp	x29, x30, [sp, #-32]!
  40d3e8:	mov	x29, sp
  40d3ec:	str	x0, [sp, #24]
  40d3f0:	str	x1, [sp, #16]
  40d3f4:	mov	w2, #0x10                  	// #16
  40d3f8:	ldr	x1, [sp, #16]
  40d3fc:	ldr	x0, [sp, #24]
  40d400:	bl	40d2b8 <readlinkat@plt+0xa5d8>
  40d404:	ldp	x29, x30, [sp], #32
  40d408:	ret
  40d40c:	stp	x29, x30, [sp, #-48]!
  40d410:	mov	x29, sp
  40d414:	str	x0, [sp, #24]
  40d418:	str	x1, [sp, #16]
  40d41c:	str	xzr, [sp, #32]
  40d420:	bl	402bd0 <__errno_location@plt>
  40d424:	str	wzr, [x0]
  40d428:	ldr	x0, [sp, #24]
  40d42c:	cmp	x0, #0x0
  40d430:	b.eq	40d49c <readlinkat@plt+0xa7bc>  // b.none
  40d434:	ldr	x0, [sp, #24]
  40d438:	ldrsb	w0, [x0]
  40d43c:	cmp	w0, #0x0
  40d440:	b.eq	40d49c <readlinkat@plt+0xa7bc>  // b.none
  40d444:	add	x0, sp, #0x20
  40d448:	mov	x1, x0
  40d44c:	ldr	x0, [sp, #24]
  40d450:	bl	402640 <strtod@plt>
  40d454:	str	d0, [sp, #40]
  40d458:	bl	402bd0 <__errno_location@plt>
  40d45c:	ldr	w0, [x0]
  40d460:	cmp	w0, #0x0
  40d464:	b.ne	40d4a4 <readlinkat@plt+0xa7c4>  // b.any
  40d468:	ldr	x0, [sp, #32]
  40d46c:	ldr	x1, [sp, #24]
  40d470:	cmp	x1, x0
  40d474:	b.eq	40d4a4 <readlinkat@plt+0xa7c4>  // b.none
  40d478:	ldr	x0, [sp, #32]
  40d47c:	cmp	x0, #0x0
  40d480:	b.eq	40d494 <readlinkat@plt+0xa7b4>  // b.none
  40d484:	ldr	x0, [sp, #32]
  40d488:	ldrsb	w0, [x0]
  40d48c:	cmp	w0, #0x0
  40d490:	b.ne	40d4a4 <readlinkat@plt+0xa7c4>  // b.any
  40d494:	ldr	d0, [sp, #40]
  40d498:	b	40d500 <readlinkat@plt+0xa820>
  40d49c:	nop
  40d4a0:	b	40d4a8 <readlinkat@plt+0xa7c8>
  40d4a4:	nop
  40d4a8:	bl	402bd0 <__errno_location@plt>
  40d4ac:	ldr	w0, [x0]
  40d4b0:	cmp	w0, #0x22
  40d4b4:	b.ne	40d4dc <readlinkat@plt+0xa7fc>  // b.any
  40d4b8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d4bc:	add	x0, x0, #0x720
  40d4c0:	ldr	w4, [x0]
  40d4c4:	ldr	x3, [sp, #24]
  40d4c8:	ldr	x2, [sp, #16]
  40d4cc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d4d0:	add	x1, x0, #0xc10
  40d4d4:	mov	w0, w4
  40d4d8:	bl	402ca0 <err@plt>
  40d4dc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d4e0:	add	x0, x0, #0x720
  40d4e4:	ldr	w4, [x0]
  40d4e8:	ldr	x3, [sp, #24]
  40d4ec:	ldr	x2, [sp, #16]
  40d4f0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d4f4:	add	x1, x0, #0xc10
  40d4f8:	mov	w0, w4
  40d4fc:	bl	402b50 <errx@plt>
  40d500:	ldp	x29, x30, [sp], #48
  40d504:	ret
  40d508:	stp	x29, x30, [sp, #-48]!
  40d50c:	mov	x29, sp
  40d510:	str	x0, [sp, #24]
  40d514:	str	x1, [sp, #16]
  40d518:	str	xzr, [sp, #32]
  40d51c:	bl	402bd0 <__errno_location@plt>
  40d520:	str	wzr, [x0]
  40d524:	ldr	x0, [sp, #24]
  40d528:	cmp	x0, #0x0
  40d52c:	b.eq	40d59c <readlinkat@plt+0xa8bc>  // b.none
  40d530:	ldr	x0, [sp, #24]
  40d534:	ldrsb	w0, [x0]
  40d538:	cmp	w0, #0x0
  40d53c:	b.eq	40d59c <readlinkat@plt+0xa8bc>  // b.none
  40d540:	add	x0, sp, #0x20
  40d544:	mov	w2, #0xa                   	// #10
  40d548:	mov	x1, x0
  40d54c:	ldr	x0, [sp, #24]
  40d550:	bl	4029d0 <strtol@plt>
  40d554:	str	x0, [sp, #40]
  40d558:	bl	402bd0 <__errno_location@plt>
  40d55c:	ldr	w0, [x0]
  40d560:	cmp	w0, #0x0
  40d564:	b.ne	40d5a4 <readlinkat@plt+0xa8c4>  // b.any
  40d568:	ldr	x0, [sp, #32]
  40d56c:	ldr	x1, [sp, #24]
  40d570:	cmp	x1, x0
  40d574:	b.eq	40d5a4 <readlinkat@plt+0xa8c4>  // b.none
  40d578:	ldr	x0, [sp, #32]
  40d57c:	cmp	x0, #0x0
  40d580:	b.eq	40d594 <readlinkat@plt+0xa8b4>  // b.none
  40d584:	ldr	x0, [sp, #32]
  40d588:	ldrsb	w0, [x0]
  40d58c:	cmp	w0, #0x0
  40d590:	b.ne	40d5a4 <readlinkat@plt+0xa8c4>  // b.any
  40d594:	ldr	x0, [sp, #40]
  40d598:	b	40d600 <readlinkat@plt+0xa920>
  40d59c:	nop
  40d5a0:	b	40d5a8 <readlinkat@plt+0xa8c8>
  40d5a4:	nop
  40d5a8:	bl	402bd0 <__errno_location@plt>
  40d5ac:	ldr	w0, [x0]
  40d5b0:	cmp	w0, #0x22
  40d5b4:	b.ne	40d5dc <readlinkat@plt+0xa8fc>  // b.any
  40d5b8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d5bc:	add	x0, x0, #0x720
  40d5c0:	ldr	w4, [x0]
  40d5c4:	ldr	x3, [sp, #24]
  40d5c8:	ldr	x2, [sp, #16]
  40d5cc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d5d0:	add	x1, x0, #0xc10
  40d5d4:	mov	w0, w4
  40d5d8:	bl	402ca0 <err@plt>
  40d5dc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d5e0:	add	x0, x0, #0x720
  40d5e4:	ldr	w4, [x0]
  40d5e8:	ldr	x3, [sp, #24]
  40d5ec:	ldr	x2, [sp, #16]
  40d5f0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d5f4:	add	x1, x0, #0xc10
  40d5f8:	mov	w0, w4
  40d5fc:	bl	402b50 <errx@plt>
  40d600:	ldp	x29, x30, [sp], #48
  40d604:	ret
  40d608:	stp	x29, x30, [sp, #-48]!
  40d60c:	mov	x29, sp
  40d610:	str	x0, [sp, #24]
  40d614:	str	x1, [sp, #16]
  40d618:	str	xzr, [sp, #32]
  40d61c:	bl	402bd0 <__errno_location@plt>
  40d620:	str	wzr, [x0]
  40d624:	ldr	x0, [sp, #24]
  40d628:	cmp	x0, #0x0
  40d62c:	b.eq	40d69c <readlinkat@plt+0xa9bc>  // b.none
  40d630:	ldr	x0, [sp, #24]
  40d634:	ldrsb	w0, [x0]
  40d638:	cmp	w0, #0x0
  40d63c:	b.eq	40d69c <readlinkat@plt+0xa9bc>  // b.none
  40d640:	add	x0, sp, #0x20
  40d644:	mov	w2, #0xa                   	// #10
  40d648:	mov	x1, x0
  40d64c:	ldr	x0, [sp, #24]
  40d650:	bl	402590 <strtoul@plt>
  40d654:	str	x0, [sp, #40]
  40d658:	bl	402bd0 <__errno_location@plt>
  40d65c:	ldr	w0, [x0]
  40d660:	cmp	w0, #0x0
  40d664:	b.ne	40d6a4 <readlinkat@plt+0xa9c4>  // b.any
  40d668:	ldr	x0, [sp, #32]
  40d66c:	ldr	x1, [sp, #24]
  40d670:	cmp	x1, x0
  40d674:	b.eq	40d6a4 <readlinkat@plt+0xa9c4>  // b.none
  40d678:	ldr	x0, [sp, #32]
  40d67c:	cmp	x0, #0x0
  40d680:	b.eq	40d694 <readlinkat@plt+0xa9b4>  // b.none
  40d684:	ldr	x0, [sp, #32]
  40d688:	ldrsb	w0, [x0]
  40d68c:	cmp	w0, #0x0
  40d690:	b.ne	40d6a4 <readlinkat@plt+0xa9c4>  // b.any
  40d694:	ldr	x0, [sp, #40]
  40d698:	b	40d700 <readlinkat@plt+0xaa20>
  40d69c:	nop
  40d6a0:	b	40d6a8 <readlinkat@plt+0xa9c8>
  40d6a4:	nop
  40d6a8:	bl	402bd0 <__errno_location@plt>
  40d6ac:	ldr	w0, [x0]
  40d6b0:	cmp	w0, #0x22
  40d6b4:	b.ne	40d6dc <readlinkat@plt+0xa9fc>  // b.any
  40d6b8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d6bc:	add	x0, x0, #0x720
  40d6c0:	ldr	w4, [x0]
  40d6c4:	ldr	x3, [sp, #24]
  40d6c8:	ldr	x2, [sp, #16]
  40d6cc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d6d0:	add	x1, x0, #0xc10
  40d6d4:	mov	w0, w4
  40d6d8:	bl	402ca0 <err@plt>
  40d6dc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d6e0:	add	x0, x0, #0x720
  40d6e4:	ldr	w4, [x0]
  40d6e8:	ldr	x3, [sp, #24]
  40d6ec:	ldr	x2, [sp, #16]
  40d6f0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d6f4:	add	x1, x0, #0xc10
  40d6f8:	mov	w0, w4
  40d6fc:	bl	402b50 <errx@plt>
  40d700:	ldp	x29, x30, [sp], #48
  40d704:	ret
  40d708:	stp	x29, x30, [sp, #-48]!
  40d70c:	mov	x29, sp
  40d710:	str	x0, [sp, #24]
  40d714:	str	x1, [sp, #16]
  40d718:	add	x0, sp, #0x28
  40d71c:	mov	x1, x0
  40d720:	ldr	x0, [sp, #24]
  40d724:	bl	40cb44 <readlinkat@plt+0x9e64>
  40d728:	cmp	w0, #0x0
  40d72c:	b.ne	40d738 <readlinkat@plt+0xaa58>  // b.any
  40d730:	ldr	x0, [sp, #40]
  40d734:	b	40d790 <readlinkat@plt+0xaab0>
  40d738:	bl	402bd0 <__errno_location@plt>
  40d73c:	ldr	w0, [x0]
  40d740:	cmp	w0, #0x0
  40d744:	b.eq	40d76c <readlinkat@plt+0xaa8c>  // b.none
  40d748:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d74c:	add	x0, x0, #0x720
  40d750:	ldr	w4, [x0]
  40d754:	ldr	x3, [sp, #24]
  40d758:	ldr	x2, [sp, #16]
  40d75c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d760:	add	x1, x0, #0xc10
  40d764:	mov	w0, w4
  40d768:	bl	402ca0 <err@plt>
  40d76c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  40d770:	add	x0, x0, #0x720
  40d774:	ldr	w4, [x0]
  40d778:	ldr	x3, [sp, #24]
  40d77c:	ldr	x2, [sp, #16]
  40d780:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40d784:	add	x1, x0, #0xc10
  40d788:	mov	w0, w4
  40d78c:	bl	402b50 <errx@plt>
  40d790:	ldp	x29, x30, [sp], #48
  40d794:	ret
  40d798:	stp	x29, x30, [sp, #-64]!
  40d79c:	mov	x29, sp
  40d7a0:	str	x0, [sp, #40]
  40d7a4:	str	x1, [sp, #32]
  40d7a8:	str	x2, [sp, #24]
  40d7ac:	ldr	x1, [sp, #24]
  40d7b0:	ldr	x0, [sp, #40]
  40d7b4:	bl	40d40c <readlinkat@plt+0xa72c>
  40d7b8:	str	d0, [sp, #56]
  40d7bc:	ldr	d0, [sp, #56]
  40d7c0:	fcvtzs	d0, d0
  40d7c4:	ldr	x0, [sp, #32]
  40d7c8:	str	d0, [x0]
  40d7cc:	ldr	x0, [sp, #32]
  40d7d0:	ldr	d0, [x0]
  40d7d4:	scvtf	d0, d0
  40d7d8:	ldr	d1, [sp, #56]
  40d7dc:	fsub	d0, d1, d0
  40d7e0:	mov	x0, #0x848000000000        	// #145685290680320
  40d7e4:	movk	x0, #0x412e, lsl #48
  40d7e8:	fmov	d1, x0
  40d7ec:	fmul	d0, d0, d1
  40d7f0:	fcvtzs	d0, d0
  40d7f4:	ldr	x0, [sp, #32]
  40d7f8:	str	d0, [x0, #8]
  40d7fc:	nop
  40d800:	ldp	x29, x30, [sp], #64
  40d804:	ret
  40d808:	sub	sp, sp, #0x20
  40d80c:	str	w0, [sp, #12]
  40d810:	str	x1, [sp]
  40d814:	strh	wzr, [sp, #30]
  40d818:	ldr	w0, [sp, #12]
  40d81c:	and	w0, w0, #0xf000
  40d820:	cmp	w0, #0x4, lsl #12
  40d824:	b.ne	40d84c <readlinkat@plt+0xab6c>  // b.any
  40d828:	ldrh	w0, [sp, #30]
  40d82c:	add	w1, w0, #0x1
  40d830:	strh	w1, [sp, #30]
  40d834:	and	x0, x0, #0xffff
  40d838:	ldr	x1, [sp]
  40d83c:	add	x0, x1, x0
  40d840:	mov	w1, #0x64                  	// #100
  40d844:	strb	w1, [x0]
  40d848:	b	40d980 <readlinkat@plt+0xaca0>
  40d84c:	ldr	w0, [sp, #12]
  40d850:	and	w0, w0, #0xf000
  40d854:	cmp	w0, #0xa, lsl #12
  40d858:	b.ne	40d880 <readlinkat@plt+0xaba0>  // b.any
  40d85c:	ldrh	w0, [sp, #30]
  40d860:	add	w1, w0, #0x1
  40d864:	strh	w1, [sp, #30]
  40d868:	and	x0, x0, #0xffff
  40d86c:	ldr	x1, [sp]
  40d870:	add	x0, x1, x0
  40d874:	mov	w1, #0x6c                  	// #108
  40d878:	strb	w1, [x0]
  40d87c:	b	40d980 <readlinkat@plt+0xaca0>
  40d880:	ldr	w0, [sp, #12]
  40d884:	and	w0, w0, #0xf000
  40d888:	cmp	w0, #0x2, lsl #12
  40d88c:	b.ne	40d8b4 <readlinkat@plt+0xabd4>  // b.any
  40d890:	ldrh	w0, [sp, #30]
  40d894:	add	w1, w0, #0x1
  40d898:	strh	w1, [sp, #30]
  40d89c:	and	x0, x0, #0xffff
  40d8a0:	ldr	x1, [sp]
  40d8a4:	add	x0, x1, x0
  40d8a8:	mov	w1, #0x63                  	// #99
  40d8ac:	strb	w1, [x0]
  40d8b0:	b	40d980 <readlinkat@plt+0xaca0>
  40d8b4:	ldr	w0, [sp, #12]
  40d8b8:	and	w0, w0, #0xf000
  40d8bc:	cmp	w0, #0x6, lsl #12
  40d8c0:	b.ne	40d8e8 <readlinkat@plt+0xac08>  // b.any
  40d8c4:	ldrh	w0, [sp, #30]
  40d8c8:	add	w1, w0, #0x1
  40d8cc:	strh	w1, [sp, #30]
  40d8d0:	and	x0, x0, #0xffff
  40d8d4:	ldr	x1, [sp]
  40d8d8:	add	x0, x1, x0
  40d8dc:	mov	w1, #0x62                  	// #98
  40d8e0:	strb	w1, [x0]
  40d8e4:	b	40d980 <readlinkat@plt+0xaca0>
  40d8e8:	ldr	w0, [sp, #12]
  40d8ec:	and	w0, w0, #0xf000
  40d8f0:	cmp	w0, #0xc, lsl #12
  40d8f4:	b.ne	40d91c <readlinkat@plt+0xac3c>  // b.any
  40d8f8:	ldrh	w0, [sp, #30]
  40d8fc:	add	w1, w0, #0x1
  40d900:	strh	w1, [sp, #30]
  40d904:	and	x0, x0, #0xffff
  40d908:	ldr	x1, [sp]
  40d90c:	add	x0, x1, x0
  40d910:	mov	w1, #0x73                  	// #115
  40d914:	strb	w1, [x0]
  40d918:	b	40d980 <readlinkat@plt+0xaca0>
  40d91c:	ldr	w0, [sp, #12]
  40d920:	and	w0, w0, #0xf000
  40d924:	cmp	w0, #0x1, lsl #12
  40d928:	b.ne	40d950 <readlinkat@plt+0xac70>  // b.any
  40d92c:	ldrh	w0, [sp, #30]
  40d930:	add	w1, w0, #0x1
  40d934:	strh	w1, [sp, #30]
  40d938:	and	x0, x0, #0xffff
  40d93c:	ldr	x1, [sp]
  40d940:	add	x0, x1, x0
  40d944:	mov	w1, #0x70                  	// #112
  40d948:	strb	w1, [x0]
  40d94c:	b	40d980 <readlinkat@plt+0xaca0>
  40d950:	ldr	w0, [sp, #12]
  40d954:	and	w0, w0, #0xf000
  40d958:	cmp	w0, #0x8, lsl #12
  40d95c:	b.ne	40d980 <readlinkat@plt+0xaca0>  // b.any
  40d960:	ldrh	w0, [sp, #30]
  40d964:	add	w1, w0, #0x1
  40d968:	strh	w1, [sp, #30]
  40d96c:	and	x0, x0, #0xffff
  40d970:	ldr	x1, [sp]
  40d974:	add	x0, x1, x0
  40d978:	mov	w1, #0x2d                  	// #45
  40d97c:	strb	w1, [x0]
  40d980:	ldr	w0, [sp, #12]
  40d984:	and	w0, w0, #0x100
  40d988:	cmp	w0, #0x0
  40d98c:	b.eq	40d998 <readlinkat@plt+0xacb8>  // b.none
  40d990:	mov	w0, #0x72                  	// #114
  40d994:	b	40d99c <readlinkat@plt+0xacbc>
  40d998:	mov	w0, #0x2d                  	// #45
  40d99c:	ldrh	w1, [sp, #30]
  40d9a0:	add	w2, w1, #0x1
  40d9a4:	strh	w2, [sp, #30]
  40d9a8:	and	x1, x1, #0xffff
  40d9ac:	ldr	x2, [sp]
  40d9b0:	add	x1, x2, x1
  40d9b4:	strb	w0, [x1]
  40d9b8:	ldr	w0, [sp, #12]
  40d9bc:	and	w0, w0, #0x80
  40d9c0:	cmp	w0, #0x0
  40d9c4:	b.eq	40d9d0 <readlinkat@plt+0xacf0>  // b.none
  40d9c8:	mov	w0, #0x77                  	// #119
  40d9cc:	b	40d9d4 <readlinkat@plt+0xacf4>
  40d9d0:	mov	w0, #0x2d                  	// #45
  40d9d4:	ldrh	w1, [sp, #30]
  40d9d8:	add	w2, w1, #0x1
  40d9dc:	strh	w2, [sp, #30]
  40d9e0:	and	x1, x1, #0xffff
  40d9e4:	ldr	x2, [sp]
  40d9e8:	add	x1, x2, x1
  40d9ec:	strb	w0, [x1]
  40d9f0:	ldr	w0, [sp, #12]
  40d9f4:	and	w0, w0, #0x800
  40d9f8:	cmp	w0, #0x0
  40d9fc:	b.eq	40da20 <readlinkat@plt+0xad40>  // b.none
  40da00:	ldr	w0, [sp, #12]
  40da04:	and	w0, w0, #0x40
  40da08:	cmp	w0, #0x0
  40da0c:	b.eq	40da18 <readlinkat@plt+0xad38>  // b.none
  40da10:	mov	w0, #0x73                  	// #115
  40da14:	b	40da3c <readlinkat@plt+0xad5c>
  40da18:	mov	w0, #0x53                  	// #83
  40da1c:	b	40da3c <readlinkat@plt+0xad5c>
  40da20:	ldr	w0, [sp, #12]
  40da24:	and	w0, w0, #0x40
  40da28:	cmp	w0, #0x0
  40da2c:	b.eq	40da38 <readlinkat@plt+0xad58>  // b.none
  40da30:	mov	w0, #0x78                  	// #120
  40da34:	b	40da3c <readlinkat@plt+0xad5c>
  40da38:	mov	w0, #0x2d                  	// #45
  40da3c:	ldrh	w1, [sp, #30]
  40da40:	add	w2, w1, #0x1
  40da44:	strh	w2, [sp, #30]
  40da48:	and	x1, x1, #0xffff
  40da4c:	ldr	x2, [sp]
  40da50:	add	x1, x2, x1
  40da54:	strb	w0, [x1]
  40da58:	ldr	w0, [sp, #12]
  40da5c:	and	w0, w0, #0x20
  40da60:	cmp	w0, #0x0
  40da64:	b.eq	40da70 <readlinkat@plt+0xad90>  // b.none
  40da68:	mov	w0, #0x72                  	// #114
  40da6c:	b	40da74 <readlinkat@plt+0xad94>
  40da70:	mov	w0, #0x2d                  	// #45
  40da74:	ldrh	w1, [sp, #30]
  40da78:	add	w2, w1, #0x1
  40da7c:	strh	w2, [sp, #30]
  40da80:	and	x1, x1, #0xffff
  40da84:	ldr	x2, [sp]
  40da88:	add	x1, x2, x1
  40da8c:	strb	w0, [x1]
  40da90:	ldr	w0, [sp, #12]
  40da94:	and	w0, w0, #0x10
  40da98:	cmp	w0, #0x0
  40da9c:	b.eq	40daa8 <readlinkat@plt+0xadc8>  // b.none
  40daa0:	mov	w0, #0x77                  	// #119
  40daa4:	b	40daac <readlinkat@plt+0xadcc>
  40daa8:	mov	w0, #0x2d                  	// #45
  40daac:	ldrh	w1, [sp, #30]
  40dab0:	add	w2, w1, #0x1
  40dab4:	strh	w2, [sp, #30]
  40dab8:	and	x1, x1, #0xffff
  40dabc:	ldr	x2, [sp]
  40dac0:	add	x1, x2, x1
  40dac4:	strb	w0, [x1]
  40dac8:	ldr	w0, [sp, #12]
  40dacc:	and	w0, w0, #0x400
  40dad0:	cmp	w0, #0x0
  40dad4:	b.eq	40daf8 <readlinkat@plt+0xae18>  // b.none
  40dad8:	ldr	w0, [sp, #12]
  40dadc:	and	w0, w0, #0x8
  40dae0:	cmp	w0, #0x0
  40dae4:	b.eq	40daf0 <readlinkat@plt+0xae10>  // b.none
  40dae8:	mov	w0, #0x73                  	// #115
  40daec:	b	40db14 <readlinkat@plt+0xae34>
  40daf0:	mov	w0, #0x53                  	// #83
  40daf4:	b	40db14 <readlinkat@plt+0xae34>
  40daf8:	ldr	w0, [sp, #12]
  40dafc:	and	w0, w0, #0x8
  40db00:	cmp	w0, #0x0
  40db04:	b.eq	40db10 <readlinkat@plt+0xae30>  // b.none
  40db08:	mov	w0, #0x78                  	// #120
  40db0c:	b	40db14 <readlinkat@plt+0xae34>
  40db10:	mov	w0, #0x2d                  	// #45
  40db14:	ldrh	w1, [sp, #30]
  40db18:	add	w2, w1, #0x1
  40db1c:	strh	w2, [sp, #30]
  40db20:	and	x1, x1, #0xffff
  40db24:	ldr	x2, [sp]
  40db28:	add	x1, x2, x1
  40db2c:	strb	w0, [x1]
  40db30:	ldr	w0, [sp, #12]
  40db34:	and	w0, w0, #0x4
  40db38:	cmp	w0, #0x0
  40db3c:	b.eq	40db48 <readlinkat@plt+0xae68>  // b.none
  40db40:	mov	w0, #0x72                  	// #114
  40db44:	b	40db4c <readlinkat@plt+0xae6c>
  40db48:	mov	w0, #0x2d                  	// #45
  40db4c:	ldrh	w1, [sp, #30]
  40db50:	add	w2, w1, #0x1
  40db54:	strh	w2, [sp, #30]
  40db58:	and	x1, x1, #0xffff
  40db5c:	ldr	x2, [sp]
  40db60:	add	x1, x2, x1
  40db64:	strb	w0, [x1]
  40db68:	ldr	w0, [sp, #12]
  40db6c:	and	w0, w0, #0x2
  40db70:	cmp	w0, #0x0
  40db74:	b.eq	40db80 <readlinkat@plt+0xaea0>  // b.none
  40db78:	mov	w0, #0x77                  	// #119
  40db7c:	b	40db84 <readlinkat@plt+0xaea4>
  40db80:	mov	w0, #0x2d                  	// #45
  40db84:	ldrh	w1, [sp, #30]
  40db88:	add	w2, w1, #0x1
  40db8c:	strh	w2, [sp, #30]
  40db90:	and	x1, x1, #0xffff
  40db94:	ldr	x2, [sp]
  40db98:	add	x1, x2, x1
  40db9c:	strb	w0, [x1]
  40dba0:	ldr	w0, [sp, #12]
  40dba4:	and	w0, w0, #0x200
  40dba8:	cmp	w0, #0x0
  40dbac:	b.eq	40dbd0 <readlinkat@plt+0xaef0>  // b.none
  40dbb0:	ldr	w0, [sp, #12]
  40dbb4:	and	w0, w0, #0x1
  40dbb8:	cmp	w0, #0x0
  40dbbc:	b.eq	40dbc8 <readlinkat@plt+0xaee8>  // b.none
  40dbc0:	mov	w0, #0x74                  	// #116
  40dbc4:	b	40dbec <readlinkat@plt+0xaf0c>
  40dbc8:	mov	w0, #0x54                  	// #84
  40dbcc:	b	40dbec <readlinkat@plt+0xaf0c>
  40dbd0:	ldr	w0, [sp, #12]
  40dbd4:	and	w0, w0, #0x1
  40dbd8:	cmp	w0, #0x0
  40dbdc:	b.eq	40dbe8 <readlinkat@plt+0xaf08>  // b.none
  40dbe0:	mov	w0, #0x78                  	// #120
  40dbe4:	b	40dbec <readlinkat@plt+0xaf0c>
  40dbe8:	mov	w0, #0x2d                  	// #45
  40dbec:	ldrh	w1, [sp, #30]
  40dbf0:	add	w2, w1, #0x1
  40dbf4:	strh	w2, [sp, #30]
  40dbf8:	and	x1, x1, #0xffff
  40dbfc:	ldr	x2, [sp]
  40dc00:	add	x1, x2, x1
  40dc04:	strb	w0, [x1]
  40dc08:	ldrh	w0, [sp, #30]
  40dc0c:	ldr	x1, [sp]
  40dc10:	add	x0, x1, x0
  40dc14:	strb	wzr, [x0]
  40dc18:	ldr	x0, [sp]
  40dc1c:	add	sp, sp, #0x20
  40dc20:	ret
  40dc24:	sub	sp, sp, #0x20
  40dc28:	str	x0, [sp, #8]
  40dc2c:	mov	w0, #0xa                   	// #10
  40dc30:	str	w0, [sp, #28]
  40dc34:	b	40dc5c <readlinkat@plt+0xaf7c>
  40dc38:	ldr	w0, [sp, #28]
  40dc3c:	mov	x1, #0x1                   	// #1
  40dc40:	lsl	x0, x1, x0
  40dc44:	ldr	x1, [sp, #8]
  40dc48:	cmp	x1, x0
  40dc4c:	b.cc	40dc6c <readlinkat@plt+0xaf8c>  // b.lo, b.ul, b.last
  40dc50:	ldr	w0, [sp, #28]
  40dc54:	add	w0, w0, #0xa
  40dc58:	str	w0, [sp, #28]
  40dc5c:	ldr	w0, [sp, #28]
  40dc60:	cmp	w0, #0x3c
  40dc64:	b.le	40dc38 <readlinkat@plt+0xaf58>
  40dc68:	b	40dc70 <readlinkat@plt+0xaf90>
  40dc6c:	nop
  40dc70:	ldr	w0, [sp, #28]
  40dc74:	sub	w0, w0, #0xa
  40dc78:	add	sp, sp, #0x20
  40dc7c:	ret
  40dc80:	stp	x29, x30, [sp, #-128]!
  40dc84:	mov	x29, sp
  40dc88:	str	w0, [sp, #28]
  40dc8c:	str	x1, [sp, #16]
  40dc90:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40dc94:	add	x0, x0, #0xc20
  40dc98:	str	x0, [sp, #88]
  40dc9c:	add	x0, sp, #0x20
  40dca0:	str	x0, [sp, #104]
  40dca4:	ldr	w0, [sp, #28]
  40dca8:	and	w0, w0, #0x2
  40dcac:	cmp	w0, #0x0
  40dcb0:	b.eq	40dcc8 <readlinkat@plt+0xafe8>  // b.none
  40dcb4:	ldr	x0, [sp, #104]
  40dcb8:	add	x1, x0, #0x1
  40dcbc:	str	x1, [sp, #104]
  40dcc0:	mov	w1, #0x20                  	// #32
  40dcc4:	strb	w1, [x0]
  40dcc8:	ldr	x0, [sp, #16]
  40dccc:	bl	40dc24 <readlinkat@plt+0xaf44>
  40dcd0:	str	w0, [sp, #84]
  40dcd4:	ldr	w0, [sp, #84]
  40dcd8:	cmp	w0, #0x0
  40dcdc:	b.eq	40dd08 <readlinkat@plt+0xb028>  // b.none
  40dce0:	ldr	w0, [sp, #84]
  40dce4:	mov	w1, #0x6667                	// #26215
  40dce8:	movk	w1, #0x6666, lsl #16
  40dcec:	smull	x1, w0, w1
  40dcf0:	lsr	x1, x1, #32
  40dcf4:	asr	w1, w1, #2
  40dcf8:	asr	w0, w0, #31
  40dcfc:	sub	w0, w1, w0
  40dd00:	sxtw	x0, w0
  40dd04:	b	40dd0c <readlinkat@plt+0xb02c>
  40dd08:	mov	x0, #0x0                   	// #0
  40dd0c:	ldr	x1, [sp, #88]
  40dd10:	add	x0, x1, x0
  40dd14:	ldrb	w0, [x0]
  40dd18:	strb	w0, [sp, #83]
  40dd1c:	ldr	w0, [sp, #84]
  40dd20:	cmp	w0, #0x0
  40dd24:	b.eq	40dd38 <readlinkat@plt+0xb058>  // b.none
  40dd28:	ldr	w0, [sp, #84]
  40dd2c:	ldr	x1, [sp, #16]
  40dd30:	lsr	x0, x1, x0
  40dd34:	b	40dd3c <readlinkat@plt+0xb05c>
  40dd38:	ldr	x0, [sp, #16]
  40dd3c:	str	w0, [sp, #124]
  40dd40:	ldr	w0, [sp, #84]
  40dd44:	cmp	w0, #0x0
  40dd48:	b.eq	40dd68 <readlinkat@plt+0xb088>  // b.none
  40dd4c:	ldr	w0, [sp, #84]
  40dd50:	mov	x1, #0xffffffffffffffff    	// #-1
  40dd54:	lsl	x0, x1, x0
  40dd58:	mvn	x1, x0
  40dd5c:	ldr	x0, [sp, #16]
  40dd60:	and	x0, x1, x0
  40dd64:	b	40dd6c <readlinkat@plt+0xb08c>
  40dd68:	mov	x0, #0x0                   	// #0
  40dd6c:	str	x0, [sp, #112]
  40dd70:	ldr	x0, [sp, #104]
  40dd74:	add	x1, x0, #0x1
  40dd78:	str	x1, [sp, #104]
  40dd7c:	ldrb	w1, [sp, #83]
  40dd80:	strb	w1, [x0]
  40dd84:	ldr	w0, [sp, #28]
  40dd88:	and	w0, w0, #0x1
  40dd8c:	cmp	w0, #0x0
  40dd90:	b.eq	40ddc8 <readlinkat@plt+0xb0e8>  // b.none
  40dd94:	ldrsb	w0, [sp, #83]
  40dd98:	cmp	w0, #0x42
  40dd9c:	b.eq	40ddc8 <readlinkat@plt+0xb0e8>  // b.none
  40dda0:	ldr	x0, [sp, #104]
  40dda4:	add	x1, x0, #0x1
  40dda8:	str	x1, [sp, #104]
  40ddac:	mov	w1, #0x69                  	// #105
  40ddb0:	strb	w1, [x0]
  40ddb4:	ldr	x0, [sp, #104]
  40ddb8:	add	x1, x0, #0x1
  40ddbc:	str	x1, [sp, #104]
  40ddc0:	mov	w1, #0x42                  	// #66
  40ddc4:	strb	w1, [x0]
  40ddc8:	ldr	x0, [sp, #104]
  40ddcc:	strb	wzr, [x0]
  40ddd0:	ldr	x0, [sp, #112]
  40ddd4:	cmp	x0, #0x0
  40ddd8:	b.eq	40deb0 <readlinkat@plt+0xb1d0>  // b.none
  40dddc:	ldr	w0, [sp, #28]
  40dde0:	and	w0, w0, #0x4
  40dde4:	cmp	w0, #0x0
  40dde8:	b.eq	40de60 <readlinkat@plt+0xb180>  // b.none
  40ddec:	ldr	w0, [sp, #84]
  40ddf0:	sub	w0, w0, #0xa
  40ddf4:	ldr	x1, [sp, #112]
  40ddf8:	lsr	x0, x1, x0
  40ddfc:	add	x1, x0, #0x5
  40de00:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40de04:	movk	x0, #0xcccd
  40de08:	umulh	x0, x1, x0
  40de0c:	lsr	x0, x0, #3
  40de10:	str	x0, [sp, #112]
  40de14:	ldr	x2, [sp, #112]
  40de18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40de1c:	movk	x0, #0xcccd
  40de20:	umulh	x0, x2, x0
  40de24:	lsr	x1, x0, #3
  40de28:	mov	x0, x1
  40de2c:	lsl	x0, x0, #2
  40de30:	add	x0, x0, x1
  40de34:	lsl	x0, x0, #1
  40de38:	sub	x1, x2, x0
  40de3c:	cmp	x1, #0x0
  40de40:	b.ne	40deb0 <readlinkat@plt+0xb1d0>  // b.any
  40de44:	ldr	x1, [sp, #112]
  40de48:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40de4c:	movk	x0, #0xcccd
  40de50:	umulh	x0, x1, x0
  40de54:	lsr	x0, x0, #3
  40de58:	str	x0, [sp, #112]
  40de5c:	b	40deb0 <readlinkat@plt+0xb1d0>
  40de60:	ldr	w0, [sp, #84]
  40de64:	sub	w0, w0, #0xa
  40de68:	ldr	x1, [sp, #112]
  40de6c:	lsr	x0, x1, x0
  40de70:	add	x0, x0, #0x32
  40de74:	lsr	x1, x0, #2
  40de78:	mov	x0, #0xf5c3                	// #62915
  40de7c:	movk	x0, #0x5c28, lsl #16
  40de80:	movk	x0, #0xc28f, lsl #32
  40de84:	movk	x0, #0x28f5, lsl #48
  40de88:	umulh	x0, x1, x0
  40de8c:	lsr	x0, x0, #2
  40de90:	str	x0, [sp, #112]
  40de94:	ldr	x0, [sp, #112]
  40de98:	cmp	x0, #0xa
  40de9c:	b.ne	40deb0 <readlinkat@plt+0xb1d0>  // b.any
  40dea0:	ldr	w0, [sp, #124]
  40dea4:	add	w0, w0, #0x1
  40dea8:	str	w0, [sp, #124]
  40deac:	str	xzr, [sp, #112]
  40deb0:	ldr	x0, [sp, #112]
  40deb4:	cmp	x0, #0x0
  40deb8:	b.eq	40df3c <readlinkat@plt+0xb25c>  // b.none
  40debc:	bl	402720 <localeconv@plt>
  40dec0:	str	x0, [sp, #72]
  40dec4:	ldr	x0, [sp, #72]
  40dec8:	cmp	x0, #0x0
  40decc:	b.eq	40dedc <readlinkat@plt+0xb1fc>  // b.none
  40ded0:	ldr	x0, [sp, #72]
  40ded4:	ldr	x0, [x0]
  40ded8:	b	40dee0 <readlinkat@plt+0xb200>
  40dedc:	mov	x0, #0x0                   	// #0
  40dee0:	str	x0, [sp, #96]
  40dee4:	ldr	x0, [sp, #96]
  40dee8:	cmp	x0, #0x0
  40deec:	b.eq	40df00 <readlinkat@plt+0xb220>  // b.none
  40def0:	ldr	x0, [sp, #96]
  40def4:	ldrsb	w0, [x0]
  40def8:	cmp	w0, #0x0
  40defc:	b.ne	40df0c <readlinkat@plt+0xb22c>  // b.any
  40df00:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40df04:	add	x0, x0, #0xc28
  40df08:	str	x0, [sp, #96]
  40df0c:	add	x0, sp, #0x20
  40df10:	add	x7, sp, #0x28
  40df14:	mov	x6, x0
  40df18:	ldr	x5, [sp, #112]
  40df1c:	ldr	x4, [sp, #96]
  40df20:	ldr	w3, [sp, #124]
  40df24:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40df28:	add	x2, x0, #0xc30
  40df2c:	mov	x1, #0x20                  	// #32
  40df30:	mov	x0, x7
  40df34:	bl	402700 <snprintf@plt>
  40df38:	b	40df60 <readlinkat@plt+0xb280>
  40df3c:	add	x0, sp, #0x20
  40df40:	add	x5, sp, #0x28
  40df44:	mov	x4, x0
  40df48:	ldr	w3, [sp, #124]
  40df4c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40df50:	add	x2, x0, #0xc40
  40df54:	mov	x1, #0x20                  	// #32
  40df58:	mov	x0, x5
  40df5c:	bl	402700 <snprintf@plt>
  40df60:	add	x0, sp, #0x28
  40df64:	bl	402880 <strdup@plt>
  40df68:	ldp	x29, x30, [sp], #128
  40df6c:	ret
  40df70:	stp	x29, x30, [sp, #-96]!
  40df74:	mov	x29, sp
  40df78:	str	x0, [sp, #40]
  40df7c:	str	x1, [sp, #32]
  40df80:	str	x2, [sp, #24]
  40df84:	str	x3, [sp, #16]
  40df88:	str	xzr, [sp, #88]
  40df8c:	str	xzr, [sp, #72]
  40df90:	ldr	x0, [sp, #40]
  40df94:	cmp	x0, #0x0
  40df98:	b.eq	40dfd0 <readlinkat@plt+0xb2f0>  // b.none
  40df9c:	ldr	x0, [sp, #40]
  40dfa0:	ldrsb	w0, [x0]
  40dfa4:	cmp	w0, #0x0
  40dfa8:	b.eq	40dfd0 <readlinkat@plt+0xb2f0>  // b.none
  40dfac:	ldr	x0, [sp, #32]
  40dfb0:	cmp	x0, #0x0
  40dfb4:	b.eq	40dfd0 <readlinkat@plt+0xb2f0>  // b.none
  40dfb8:	ldr	x0, [sp, #24]
  40dfbc:	cmp	x0, #0x0
  40dfc0:	b.eq	40dfd0 <readlinkat@plt+0xb2f0>  // b.none
  40dfc4:	ldr	x0, [sp, #16]
  40dfc8:	cmp	x0, #0x0
  40dfcc:	b.ne	40dfd8 <readlinkat@plt+0xb2f8>  // b.any
  40dfd0:	mov	w0, #0xffffffff            	// #-1
  40dfd4:	b	40e12c <readlinkat@plt+0xb44c>
  40dfd8:	ldr	x0, [sp, #40]
  40dfdc:	str	x0, [sp, #80]
  40dfe0:	b	40e104 <readlinkat@plt+0xb424>
  40dfe4:	str	xzr, [sp, #64]
  40dfe8:	ldr	x1, [sp, #72]
  40dfec:	ldr	x0, [sp, #24]
  40dff0:	cmp	x1, x0
  40dff4:	b.cc	40e000 <readlinkat@plt+0xb320>  // b.lo, b.ul, b.last
  40dff8:	mov	w0, #0xfffffffe            	// #-2
  40dffc:	b	40e12c <readlinkat@plt+0xb44c>
  40e000:	ldr	x0, [sp, #88]
  40e004:	cmp	x0, #0x0
  40e008:	b.ne	40e014 <readlinkat@plt+0xb334>  // b.any
  40e00c:	ldr	x0, [sp, #80]
  40e010:	str	x0, [sp, #88]
  40e014:	ldr	x0, [sp, #80]
  40e018:	ldrsb	w0, [x0]
  40e01c:	cmp	w0, #0x2c
  40e020:	b.ne	40e02c <readlinkat@plt+0xb34c>  // b.any
  40e024:	ldr	x0, [sp, #80]
  40e028:	str	x0, [sp, #64]
  40e02c:	ldr	x0, [sp, #80]
  40e030:	add	x0, x0, #0x1
  40e034:	ldrsb	w0, [x0]
  40e038:	cmp	w0, #0x0
  40e03c:	b.ne	40e04c <readlinkat@plt+0xb36c>  // b.any
  40e040:	ldr	x0, [sp, #80]
  40e044:	add	x0, x0, #0x1
  40e048:	str	x0, [sp, #64]
  40e04c:	ldr	x0, [sp, #88]
  40e050:	cmp	x0, #0x0
  40e054:	b.eq	40e0f4 <readlinkat@plt+0xb414>  // b.none
  40e058:	ldr	x0, [sp, #64]
  40e05c:	cmp	x0, #0x0
  40e060:	b.eq	40e0f4 <readlinkat@plt+0xb414>  // b.none
  40e064:	ldr	x1, [sp, #64]
  40e068:	ldr	x0, [sp, #88]
  40e06c:	cmp	x1, x0
  40e070:	b.hi	40e07c <readlinkat@plt+0xb39c>  // b.pmore
  40e074:	mov	w0, #0xffffffff            	// #-1
  40e078:	b	40e12c <readlinkat@plt+0xb44c>
  40e07c:	ldr	x1, [sp, #64]
  40e080:	ldr	x0, [sp, #88]
  40e084:	sub	x0, x1, x0
  40e088:	ldr	x2, [sp, #16]
  40e08c:	mov	x1, x0
  40e090:	ldr	x0, [sp, #88]
  40e094:	blr	x2
  40e098:	str	w0, [sp, #60]
  40e09c:	ldr	w0, [sp, #60]
  40e0a0:	cmn	w0, #0x1
  40e0a4:	b.ne	40e0b0 <readlinkat@plt+0xb3d0>  // b.any
  40e0a8:	mov	w0, #0xffffffff            	// #-1
  40e0ac:	b	40e12c <readlinkat@plt+0xb44c>
  40e0b0:	ldr	x0, [sp, #72]
  40e0b4:	add	x1, x0, #0x1
  40e0b8:	str	x1, [sp, #72]
  40e0bc:	lsl	x0, x0, #2
  40e0c0:	ldr	x1, [sp, #32]
  40e0c4:	add	x0, x1, x0
  40e0c8:	ldr	w1, [sp, #60]
  40e0cc:	str	w1, [x0]
  40e0d0:	str	xzr, [sp, #88]
  40e0d4:	ldr	x0, [sp, #64]
  40e0d8:	cmp	x0, #0x0
  40e0dc:	b.eq	40e0f8 <readlinkat@plt+0xb418>  // b.none
  40e0e0:	ldr	x0, [sp, #64]
  40e0e4:	ldrsb	w0, [x0]
  40e0e8:	cmp	w0, #0x0
  40e0ec:	b.eq	40e124 <readlinkat@plt+0xb444>  // b.none
  40e0f0:	b	40e0f8 <readlinkat@plt+0xb418>
  40e0f4:	nop
  40e0f8:	ldr	x0, [sp, #80]
  40e0fc:	add	x0, x0, #0x1
  40e100:	str	x0, [sp, #80]
  40e104:	ldr	x0, [sp, #80]
  40e108:	cmp	x0, #0x0
  40e10c:	b.eq	40e128 <readlinkat@plt+0xb448>  // b.none
  40e110:	ldr	x0, [sp, #80]
  40e114:	ldrsb	w0, [x0]
  40e118:	cmp	w0, #0x0
  40e11c:	b.ne	40dfe4 <readlinkat@plt+0xb304>  // b.any
  40e120:	b	40e128 <readlinkat@plt+0xb448>
  40e124:	nop
  40e128:	ldr	x0, [sp, #72]
  40e12c:	ldp	x29, x30, [sp], #96
  40e130:	ret
  40e134:	stp	x29, x30, [sp, #-80]!
  40e138:	mov	x29, sp
  40e13c:	str	x0, [sp, #56]
  40e140:	str	x1, [sp, #48]
  40e144:	str	x2, [sp, #40]
  40e148:	str	x3, [sp, #32]
  40e14c:	str	x4, [sp, #24]
  40e150:	ldr	x0, [sp, #56]
  40e154:	cmp	x0, #0x0
  40e158:	b.eq	40e18c <readlinkat@plt+0xb4ac>  // b.none
  40e15c:	ldr	x0, [sp, #56]
  40e160:	ldrsb	w0, [x0]
  40e164:	cmp	w0, #0x0
  40e168:	b.eq	40e18c <readlinkat@plt+0xb4ac>  // b.none
  40e16c:	ldr	x0, [sp, #32]
  40e170:	cmp	x0, #0x0
  40e174:	b.eq	40e18c <readlinkat@plt+0xb4ac>  // b.none
  40e178:	ldr	x0, [sp, #32]
  40e17c:	ldr	x0, [x0]
  40e180:	ldr	x1, [sp, #40]
  40e184:	cmp	x1, x0
  40e188:	b.cs	40e194 <readlinkat@plt+0xb4b4>  // b.hs, b.nlast
  40e18c:	mov	w0, #0xffffffff            	// #-1
  40e190:	b	40e228 <readlinkat@plt+0xb548>
  40e194:	ldr	x0, [sp, #56]
  40e198:	ldrsb	w0, [x0]
  40e19c:	cmp	w0, #0x2b
  40e1a0:	b.ne	40e1b4 <readlinkat@plt+0xb4d4>  // b.any
  40e1a4:	ldr	x0, [sp, #56]
  40e1a8:	add	x0, x0, #0x1
  40e1ac:	str	x0, [sp, #72]
  40e1b0:	b	40e1c4 <readlinkat@plt+0xb4e4>
  40e1b4:	ldr	x0, [sp, #56]
  40e1b8:	str	x0, [sp, #72]
  40e1bc:	ldr	x0, [sp, #32]
  40e1c0:	str	xzr, [x0]
  40e1c4:	ldr	x0, [sp, #32]
  40e1c8:	ldr	x0, [x0]
  40e1cc:	lsl	x0, x0, #2
  40e1d0:	ldr	x1, [sp, #48]
  40e1d4:	add	x4, x1, x0
  40e1d8:	ldr	x0, [sp, #32]
  40e1dc:	ldr	x0, [x0]
  40e1e0:	ldr	x1, [sp, #40]
  40e1e4:	sub	x0, x1, x0
  40e1e8:	ldr	x3, [sp, #24]
  40e1ec:	mov	x2, x0
  40e1f0:	mov	x1, x4
  40e1f4:	ldr	x0, [sp, #72]
  40e1f8:	bl	40df70 <readlinkat@plt+0xb290>
  40e1fc:	str	w0, [sp, #68]
  40e200:	ldr	w0, [sp, #68]
  40e204:	cmp	w0, #0x0
  40e208:	b.le	40e224 <readlinkat@plt+0xb544>
  40e20c:	ldr	x0, [sp, #32]
  40e210:	ldr	x1, [x0]
  40e214:	ldrsw	x0, [sp, #68]
  40e218:	add	x1, x1, x0
  40e21c:	ldr	x0, [sp, #32]
  40e220:	str	x1, [x0]
  40e224:	ldr	w0, [sp, #68]
  40e228:	ldp	x29, x30, [sp], #80
  40e22c:	ret
  40e230:	stp	x29, x30, [sp, #-80]!
  40e234:	mov	x29, sp
  40e238:	str	x0, [sp, #40]
  40e23c:	str	x1, [sp, #32]
  40e240:	str	x2, [sp, #24]
  40e244:	str	xzr, [sp, #72]
  40e248:	ldr	x0, [sp, #40]
  40e24c:	cmp	x0, #0x0
  40e250:	b.eq	40e26c <readlinkat@plt+0xb58c>  // b.none
  40e254:	ldr	x0, [sp, #24]
  40e258:	cmp	x0, #0x0
  40e25c:	b.eq	40e26c <readlinkat@plt+0xb58c>  // b.none
  40e260:	ldr	x0, [sp, #32]
  40e264:	cmp	x0, #0x0
  40e268:	b.ne	40e274 <readlinkat@plt+0xb594>  // b.any
  40e26c:	mov	w0, #0xffffffea            	// #-22
  40e270:	b	40e3f0 <readlinkat@plt+0xb710>
  40e274:	ldr	x0, [sp, #40]
  40e278:	str	x0, [sp, #64]
  40e27c:	b	40e3c8 <readlinkat@plt+0xb6e8>
  40e280:	str	xzr, [sp, #56]
  40e284:	ldr	x0, [sp, #72]
  40e288:	cmp	x0, #0x0
  40e28c:	b.ne	40e298 <readlinkat@plt+0xb5b8>  // b.any
  40e290:	ldr	x0, [sp, #64]
  40e294:	str	x0, [sp, #72]
  40e298:	ldr	x0, [sp, #64]
  40e29c:	ldrsb	w0, [x0]
  40e2a0:	cmp	w0, #0x2c
  40e2a4:	b.ne	40e2b0 <readlinkat@plt+0xb5d0>  // b.any
  40e2a8:	ldr	x0, [sp, #64]
  40e2ac:	str	x0, [sp, #56]
  40e2b0:	ldr	x0, [sp, #64]
  40e2b4:	add	x0, x0, #0x1
  40e2b8:	ldrsb	w0, [x0]
  40e2bc:	cmp	w0, #0x0
  40e2c0:	b.ne	40e2d0 <readlinkat@plt+0xb5f0>  // b.any
  40e2c4:	ldr	x0, [sp, #64]
  40e2c8:	add	x0, x0, #0x1
  40e2cc:	str	x0, [sp, #56]
  40e2d0:	ldr	x0, [sp, #72]
  40e2d4:	cmp	x0, #0x0
  40e2d8:	b.eq	40e3b8 <readlinkat@plt+0xb6d8>  // b.none
  40e2dc:	ldr	x0, [sp, #56]
  40e2e0:	cmp	x0, #0x0
  40e2e4:	b.eq	40e3b8 <readlinkat@plt+0xb6d8>  // b.none
  40e2e8:	ldr	x1, [sp, #56]
  40e2ec:	ldr	x0, [sp, #72]
  40e2f0:	cmp	x1, x0
  40e2f4:	b.hi	40e300 <readlinkat@plt+0xb620>  // b.pmore
  40e2f8:	mov	w0, #0xffffffff            	// #-1
  40e2fc:	b	40e3f0 <readlinkat@plt+0xb710>
  40e300:	ldr	x1, [sp, #56]
  40e304:	ldr	x0, [sp, #72]
  40e308:	sub	x0, x1, x0
  40e30c:	ldr	x2, [sp, #24]
  40e310:	mov	x1, x0
  40e314:	ldr	x0, [sp, #72]
  40e318:	blr	x2
  40e31c:	str	w0, [sp, #52]
  40e320:	ldr	w0, [sp, #52]
  40e324:	cmp	w0, #0x0
  40e328:	b.ge	40e334 <readlinkat@plt+0xb654>  // b.tcont
  40e32c:	ldr	w0, [sp, #52]
  40e330:	b	40e3f0 <readlinkat@plt+0xb710>
  40e334:	ldr	w0, [sp, #52]
  40e338:	add	w1, w0, #0x7
  40e33c:	cmp	w0, #0x0
  40e340:	csel	w0, w1, w0, lt  // lt = tstop
  40e344:	asr	w0, w0, #3
  40e348:	mov	w3, w0
  40e34c:	sxtw	x0, w3
  40e350:	ldr	x1, [sp, #32]
  40e354:	add	x0, x1, x0
  40e358:	ldrsb	w2, [x0]
  40e35c:	ldr	w0, [sp, #52]
  40e360:	negs	w1, w0
  40e364:	and	w0, w0, #0x7
  40e368:	and	w1, w1, #0x7
  40e36c:	csneg	w0, w0, w1, mi  // mi = first
  40e370:	mov	w1, #0x1                   	// #1
  40e374:	lsl	w0, w1, w0
  40e378:	sxtb	w1, w0
  40e37c:	sxtw	x0, w3
  40e380:	ldr	x3, [sp, #32]
  40e384:	add	x0, x3, x0
  40e388:	orr	w1, w2, w1
  40e38c:	sxtb	w1, w1
  40e390:	strb	w1, [x0]
  40e394:	str	xzr, [sp, #72]
  40e398:	ldr	x0, [sp, #56]
  40e39c:	cmp	x0, #0x0
  40e3a0:	b.eq	40e3bc <readlinkat@plt+0xb6dc>  // b.none
  40e3a4:	ldr	x0, [sp, #56]
  40e3a8:	ldrsb	w0, [x0]
  40e3ac:	cmp	w0, #0x0
  40e3b0:	b.eq	40e3e8 <readlinkat@plt+0xb708>  // b.none
  40e3b4:	b	40e3bc <readlinkat@plt+0xb6dc>
  40e3b8:	nop
  40e3bc:	ldr	x0, [sp, #64]
  40e3c0:	add	x0, x0, #0x1
  40e3c4:	str	x0, [sp, #64]
  40e3c8:	ldr	x0, [sp, #64]
  40e3cc:	cmp	x0, #0x0
  40e3d0:	b.eq	40e3ec <readlinkat@plt+0xb70c>  // b.none
  40e3d4:	ldr	x0, [sp, #64]
  40e3d8:	ldrsb	w0, [x0]
  40e3dc:	cmp	w0, #0x0
  40e3e0:	b.ne	40e280 <readlinkat@plt+0xb5a0>  // b.any
  40e3e4:	b	40e3ec <readlinkat@plt+0xb70c>
  40e3e8:	nop
  40e3ec:	mov	w0, #0x0                   	// #0
  40e3f0:	ldp	x29, x30, [sp], #80
  40e3f4:	ret
  40e3f8:	stp	x29, x30, [sp, #-80]!
  40e3fc:	mov	x29, sp
  40e400:	str	x0, [sp, #40]
  40e404:	str	x1, [sp, #32]
  40e408:	str	x2, [sp, #24]
  40e40c:	str	xzr, [sp, #72]
  40e410:	ldr	x0, [sp, #40]
  40e414:	cmp	x0, #0x0
  40e418:	b.eq	40e434 <readlinkat@plt+0xb754>  // b.none
  40e41c:	ldr	x0, [sp, #24]
  40e420:	cmp	x0, #0x0
  40e424:	b.eq	40e434 <readlinkat@plt+0xb754>  // b.none
  40e428:	ldr	x0, [sp, #32]
  40e42c:	cmp	x0, #0x0
  40e430:	b.ne	40e43c <readlinkat@plt+0xb75c>  // b.any
  40e434:	mov	w0, #0xffffffea            	// #-22
  40e438:	b	40e570 <readlinkat@plt+0xb890>
  40e43c:	ldr	x0, [sp, #40]
  40e440:	str	x0, [sp, #64]
  40e444:	b	40e548 <readlinkat@plt+0xb868>
  40e448:	str	xzr, [sp, #56]
  40e44c:	ldr	x0, [sp, #72]
  40e450:	cmp	x0, #0x0
  40e454:	b.ne	40e460 <readlinkat@plt+0xb780>  // b.any
  40e458:	ldr	x0, [sp, #64]
  40e45c:	str	x0, [sp, #72]
  40e460:	ldr	x0, [sp, #64]
  40e464:	ldrsb	w0, [x0]
  40e468:	cmp	w0, #0x2c
  40e46c:	b.ne	40e478 <readlinkat@plt+0xb798>  // b.any
  40e470:	ldr	x0, [sp, #64]
  40e474:	str	x0, [sp, #56]
  40e478:	ldr	x0, [sp, #64]
  40e47c:	add	x0, x0, #0x1
  40e480:	ldrsb	w0, [x0]
  40e484:	cmp	w0, #0x0
  40e488:	b.ne	40e498 <readlinkat@plt+0xb7b8>  // b.any
  40e48c:	ldr	x0, [sp, #64]
  40e490:	add	x0, x0, #0x1
  40e494:	str	x0, [sp, #56]
  40e498:	ldr	x0, [sp, #72]
  40e49c:	cmp	x0, #0x0
  40e4a0:	b.eq	40e538 <readlinkat@plt+0xb858>  // b.none
  40e4a4:	ldr	x0, [sp, #56]
  40e4a8:	cmp	x0, #0x0
  40e4ac:	b.eq	40e538 <readlinkat@plt+0xb858>  // b.none
  40e4b0:	ldr	x1, [sp, #56]
  40e4b4:	ldr	x0, [sp, #72]
  40e4b8:	cmp	x1, x0
  40e4bc:	b.hi	40e4c8 <readlinkat@plt+0xb7e8>  // b.pmore
  40e4c0:	mov	w0, #0xffffffff            	// #-1
  40e4c4:	b	40e570 <readlinkat@plt+0xb890>
  40e4c8:	ldr	x1, [sp, #56]
  40e4cc:	ldr	x0, [sp, #72]
  40e4d0:	sub	x0, x1, x0
  40e4d4:	ldr	x2, [sp, #24]
  40e4d8:	mov	x1, x0
  40e4dc:	ldr	x0, [sp, #72]
  40e4e0:	blr	x2
  40e4e4:	str	x0, [sp, #48]
  40e4e8:	ldr	x0, [sp, #48]
  40e4ec:	cmp	x0, #0x0
  40e4f0:	b.ge	40e4fc <readlinkat@plt+0xb81c>  // b.tcont
  40e4f4:	ldr	x0, [sp, #48]
  40e4f8:	b	40e570 <readlinkat@plt+0xb890>
  40e4fc:	ldr	x0, [sp, #32]
  40e500:	ldr	x1, [x0]
  40e504:	ldr	x0, [sp, #48]
  40e508:	orr	x1, x1, x0
  40e50c:	ldr	x0, [sp, #32]
  40e510:	str	x1, [x0]
  40e514:	str	xzr, [sp, #72]
  40e518:	ldr	x0, [sp, #56]
  40e51c:	cmp	x0, #0x0
  40e520:	b.eq	40e53c <readlinkat@plt+0xb85c>  // b.none
  40e524:	ldr	x0, [sp, #56]
  40e528:	ldrsb	w0, [x0]
  40e52c:	cmp	w0, #0x0
  40e530:	b.eq	40e568 <readlinkat@plt+0xb888>  // b.none
  40e534:	b	40e53c <readlinkat@plt+0xb85c>
  40e538:	nop
  40e53c:	ldr	x0, [sp, #64]
  40e540:	add	x0, x0, #0x1
  40e544:	str	x0, [sp, #64]
  40e548:	ldr	x0, [sp, #64]
  40e54c:	cmp	x0, #0x0
  40e550:	b.eq	40e56c <readlinkat@plt+0xb88c>  // b.none
  40e554:	ldr	x0, [sp, #64]
  40e558:	ldrsb	w0, [x0]
  40e55c:	cmp	w0, #0x0
  40e560:	b.ne	40e448 <readlinkat@plt+0xb768>  // b.any
  40e564:	b	40e56c <readlinkat@plt+0xb88c>
  40e568:	nop
  40e56c:	mov	w0, #0x0                   	// #0
  40e570:	ldp	x29, x30, [sp], #80
  40e574:	ret
  40e578:	stp	x29, x30, [sp, #-64]!
  40e57c:	mov	x29, sp
  40e580:	str	x0, [sp, #40]
  40e584:	str	x1, [sp, #32]
  40e588:	str	x2, [sp, #24]
  40e58c:	str	w3, [sp, #20]
  40e590:	str	xzr, [sp, #56]
  40e594:	ldr	x0, [sp, #40]
  40e598:	cmp	x0, #0x0
  40e59c:	b.ne	40e5a8 <readlinkat@plt+0xb8c8>  // b.any
  40e5a0:	mov	w0, #0x0                   	// #0
  40e5a4:	b	40e784 <readlinkat@plt+0xbaa4>
  40e5a8:	ldr	x0, [sp, #32]
  40e5ac:	ldr	w1, [sp, #20]
  40e5b0:	str	w1, [x0]
  40e5b4:	ldr	x0, [sp, #32]
  40e5b8:	ldr	w1, [x0]
  40e5bc:	ldr	x0, [sp, #24]
  40e5c0:	str	w1, [x0]
  40e5c4:	bl	402bd0 <__errno_location@plt>
  40e5c8:	str	wzr, [x0]
  40e5cc:	ldr	x0, [sp, #40]
  40e5d0:	ldrsb	w0, [x0]
  40e5d4:	cmp	w0, #0x3a
  40e5d8:	b.ne	40e64c <readlinkat@plt+0xb96c>  // b.any
  40e5dc:	ldr	x0, [sp, #40]
  40e5e0:	add	x0, x0, #0x1
  40e5e4:	str	x0, [sp, #40]
  40e5e8:	add	x0, sp, #0x38
  40e5ec:	mov	w2, #0xa                   	// #10
  40e5f0:	mov	x1, x0
  40e5f4:	ldr	x0, [sp, #40]
  40e5f8:	bl	4029d0 <strtol@plt>
  40e5fc:	mov	w1, w0
  40e600:	ldr	x0, [sp, #24]
  40e604:	str	w1, [x0]
  40e608:	bl	402bd0 <__errno_location@plt>
  40e60c:	ldr	w0, [x0]
  40e610:	cmp	w0, #0x0
  40e614:	b.ne	40e644 <readlinkat@plt+0xb964>  // b.any
  40e618:	ldr	x0, [sp, #56]
  40e61c:	cmp	x0, #0x0
  40e620:	b.eq	40e644 <readlinkat@plt+0xb964>  // b.none
  40e624:	ldr	x0, [sp, #56]
  40e628:	ldrsb	w0, [x0]
  40e62c:	cmp	w0, #0x0
  40e630:	b.ne	40e644 <readlinkat@plt+0xb964>  // b.any
  40e634:	ldr	x0, [sp, #56]
  40e638:	ldr	x1, [sp, #40]
  40e63c:	cmp	x1, x0
  40e640:	b.ne	40e780 <readlinkat@plt+0xbaa0>  // b.any
  40e644:	mov	w0, #0xffffffff            	// #-1
  40e648:	b	40e784 <readlinkat@plt+0xbaa4>
  40e64c:	add	x0, sp, #0x38
  40e650:	mov	w2, #0xa                   	// #10
  40e654:	mov	x1, x0
  40e658:	ldr	x0, [sp, #40]
  40e65c:	bl	4029d0 <strtol@plt>
  40e660:	mov	w1, w0
  40e664:	ldr	x0, [sp, #32]
  40e668:	str	w1, [x0]
  40e66c:	ldr	x0, [sp, #32]
  40e670:	ldr	w1, [x0]
  40e674:	ldr	x0, [sp, #24]
  40e678:	str	w1, [x0]
  40e67c:	bl	402bd0 <__errno_location@plt>
  40e680:	ldr	w0, [x0]
  40e684:	cmp	w0, #0x0
  40e688:	b.ne	40e6a8 <readlinkat@plt+0xb9c8>  // b.any
  40e68c:	ldr	x0, [sp, #56]
  40e690:	cmp	x0, #0x0
  40e694:	b.eq	40e6a8 <readlinkat@plt+0xb9c8>  // b.none
  40e698:	ldr	x0, [sp, #56]
  40e69c:	ldr	x1, [sp, #40]
  40e6a0:	cmp	x1, x0
  40e6a4:	b.ne	40e6b0 <readlinkat@plt+0xb9d0>  // b.any
  40e6a8:	mov	w0, #0xffffffff            	// #-1
  40e6ac:	b	40e784 <readlinkat@plt+0xbaa4>
  40e6b0:	ldr	x0, [sp, #56]
  40e6b4:	ldrsb	w0, [x0]
  40e6b8:	cmp	w0, #0x3a
  40e6bc:	b.ne	40e6e4 <readlinkat@plt+0xba04>  // b.any
  40e6c0:	ldr	x0, [sp, #56]
  40e6c4:	add	x0, x0, #0x1
  40e6c8:	ldrsb	w0, [x0]
  40e6cc:	cmp	w0, #0x0
  40e6d0:	b.ne	40e6e4 <readlinkat@plt+0xba04>  // b.any
  40e6d4:	ldr	x0, [sp, #24]
  40e6d8:	ldr	w1, [sp, #20]
  40e6dc:	str	w1, [x0]
  40e6e0:	b	40e780 <readlinkat@plt+0xbaa0>
  40e6e4:	ldr	x0, [sp, #56]
  40e6e8:	ldrsb	w0, [x0]
  40e6ec:	cmp	w0, #0x2d
  40e6f0:	b.eq	40e704 <readlinkat@plt+0xba24>  // b.none
  40e6f4:	ldr	x0, [sp, #56]
  40e6f8:	ldrsb	w0, [x0]
  40e6fc:	cmp	w0, #0x3a
  40e700:	b.ne	40e780 <readlinkat@plt+0xbaa0>  // b.any
  40e704:	ldr	x0, [sp, #56]
  40e708:	add	x0, x0, #0x1
  40e70c:	str	x0, [sp, #40]
  40e710:	str	xzr, [sp, #56]
  40e714:	bl	402bd0 <__errno_location@plt>
  40e718:	str	wzr, [x0]
  40e71c:	add	x0, sp, #0x38
  40e720:	mov	w2, #0xa                   	// #10
  40e724:	mov	x1, x0
  40e728:	ldr	x0, [sp, #40]
  40e72c:	bl	4029d0 <strtol@plt>
  40e730:	mov	w1, w0
  40e734:	ldr	x0, [sp, #24]
  40e738:	str	w1, [x0]
  40e73c:	bl	402bd0 <__errno_location@plt>
  40e740:	ldr	w0, [x0]
  40e744:	cmp	w0, #0x0
  40e748:	b.ne	40e778 <readlinkat@plt+0xba98>  // b.any
  40e74c:	ldr	x0, [sp, #56]
  40e750:	cmp	x0, #0x0
  40e754:	b.eq	40e778 <readlinkat@plt+0xba98>  // b.none
  40e758:	ldr	x0, [sp, #56]
  40e75c:	ldrsb	w0, [x0]
  40e760:	cmp	w0, #0x0
  40e764:	b.ne	40e778 <readlinkat@plt+0xba98>  // b.any
  40e768:	ldr	x0, [sp, #56]
  40e76c:	ldr	x1, [sp, #40]
  40e770:	cmp	x1, x0
  40e774:	b.ne	40e780 <readlinkat@plt+0xbaa0>  // b.any
  40e778:	mov	w0, #0xffffffff            	// #-1
  40e77c:	b	40e784 <readlinkat@plt+0xbaa4>
  40e780:	mov	w0, #0x0                   	// #0
  40e784:	ldp	x29, x30, [sp], #64
  40e788:	ret
  40e78c:	sub	sp, sp, #0x20
  40e790:	str	x0, [sp, #8]
  40e794:	str	x1, [sp]
  40e798:	ldr	x0, [sp, #8]
  40e79c:	str	x0, [sp, #24]
  40e7a0:	ldr	x0, [sp]
  40e7a4:	str	xzr, [x0]
  40e7a8:	b	40e7b8 <readlinkat@plt+0xbad8>
  40e7ac:	ldr	x0, [sp, #24]
  40e7b0:	add	x0, x0, #0x1
  40e7b4:	str	x0, [sp, #24]
  40e7b8:	ldr	x0, [sp, #24]
  40e7bc:	cmp	x0, #0x0
  40e7c0:	b.eq	40e7e8 <readlinkat@plt+0xbb08>  // b.none
  40e7c4:	ldr	x0, [sp, #24]
  40e7c8:	ldrsb	w0, [x0]
  40e7cc:	cmp	w0, #0x2f
  40e7d0:	b.ne	40e7e8 <readlinkat@plt+0xbb08>  // b.any
  40e7d4:	ldr	x0, [sp, #24]
  40e7d8:	add	x0, x0, #0x1
  40e7dc:	ldrsb	w0, [x0]
  40e7e0:	cmp	w0, #0x2f
  40e7e4:	b.eq	40e7ac <readlinkat@plt+0xbacc>  // b.none
  40e7e8:	ldr	x0, [sp, #24]
  40e7ec:	cmp	x0, #0x0
  40e7f0:	b.eq	40e804 <readlinkat@plt+0xbb24>  // b.none
  40e7f4:	ldr	x0, [sp, #24]
  40e7f8:	ldrsb	w0, [x0]
  40e7fc:	cmp	w0, #0x0
  40e800:	b.ne	40e80c <readlinkat@plt+0xbb2c>  // b.any
  40e804:	mov	x0, #0x0                   	// #0
  40e808:	b	40e86c <readlinkat@plt+0xbb8c>
  40e80c:	ldr	x0, [sp]
  40e810:	mov	x1, #0x1                   	// #1
  40e814:	str	x1, [x0]
  40e818:	ldr	x0, [sp, #24]
  40e81c:	add	x0, x0, #0x1
  40e820:	str	x0, [sp, #16]
  40e824:	b	40e848 <readlinkat@plt+0xbb68>
  40e828:	ldr	x0, [sp]
  40e82c:	ldr	x0, [x0]
  40e830:	add	x1, x0, #0x1
  40e834:	ldr	x0, [sp]
  40e838:	str	x1, [x0]
  40e83c:	ldr	x0, [sp, #16]
  40e840:	add	x0, x0, #0x1
  40e844:	str	x0, [sp, #16]
  40e848:	ldr	x0, [sp, #16]
  40e84c:	ldrsb	w0, [x0]
  40e850:	cmp	w0, #0x0
  40e854:	b.eq	40e868 <readlinkat@plt+0xbb88>  // b.none
  40e858:	ldr	x0, [sp, #16]
  40e85c:	ldrsb	w0, [x0]
  40e860:	cmp	w0, #0x2f
  40e864:	b.ne	40e828 <readlinkat@plt+0xbb48>  // b.any
  40e868:	ldr	x0, [sp, #24]
  40e86c:	add	sp, sp, #0x20
  40e870:	ret
  40e874:	stp	x29, x30, [sp, #-64]!
  40e878:	mov	x29, sp
  40e87c:	str	x0, [sp, #24]
  40e880:	str	x1, [sp, #16]
  40e884:	b	40e984 <readlinkat@plt+0xbca4>
  40e888:	add	x0, sp, #0x28
  40e88c:	mov	x1, x0
  40e890:	ldr	x0, [sp, #24]
  40e894:	bl	40e78c <readlinkat@plt+0xbaac>
  40e898:	str	x0, [sp, #56]
  40e89c:	add	x0, sp, #0x20
  40e8a0:	mov	x1, x0
  40e8a4:	ldr	x0, [sp, #16]
  40e8a8:	bl	40e78c <readlinkat@plt+0xbaac>
  40e8ac:	str	x0, [sp, #48]
  40e8b0:	ldr	x1, [sp, #40]
  40e8b4:	ldr	x0, [sp, #32]
  40e8b8:	add	x0, x1, x0
  40e8bc:	cmp	x0, #0x0
  40e8c0:	b.ne	40e8cc <readlinkat@plt+0xbbec>  // b.any
  40e8c4:	mov	w0, #0x1                   	// #1
  40e8c8:	b	40e9a0 <readlinkat@plt+0xbcc0>
  40e8cc:	ldr	x1, [sp, #40]
  40e8d0:	ldr	x0, [sp, #32]
  40e8d4:	add	x0, x1, x0
  40e8d8:	cmp	x0, #0x1
  40e8dc:	b.ne	40e920 <readlinkat@plt+0xbc40>  // b.any
  40e8e0:	ldr	x0, [sp, #56]
  40e8e4:	cmp	x0, #0x0
  40e8e8:	b.eq	40e8fc <readlinkat@plt+0xbc1c>  // b.none
  40e8ec:	ldr	x0, [sp, #56]
  40e8f0:	ldrsb	w0, [x0]
  40e8f4:	cmp	w0, #0x2f
  40e8f8:	b.eq	40e918 <readlinkat@plt+0xbc38>  // b.none
  40e8fc:	ldr	x0, [sp, #48]
  40e900:	cmp	x0, #0x0
  40e904:	b.eq	40e920 <readlinkat@plt+0xbc40>  // b.none
  40e908:	ldr	x0, [sp, #48]
  40e90c:	ldrsb	w0, [x0]
  40e910:	cmp	w0, #0x2f
  40e914:	b.ne	40e920 <readlinkat@plt+0xbc40>  // b.any
  40e918:	mov	w0, #0x1                   	// #1
  40e91c:	b	40e9a0 <readlinkat@plt+0xbcc0>
  40e920:	ldr	x0, [sp, #56]
  40e924:	cmp	x0, #0x0
  40e928:	b.eq	40e99c <readlinkat@plt+0xbcbc>  // b.none
  40e92c:	ldr	x0, [sp, #48]
  40e930:	cmp	x0, #0x0
  40e934:	b.eq	40e99c <readlinkat@plt+0xbcbc>  // b.none
  40e938:	ldr	x1, [sp, #40]
  40e93c:	ldr	x0, [sp, #32]
  40e940:	cmp	x1, x0
  40e944:	b.ne	40e99c <readlinkat@plt+0xbcbc>  // b.any
  40e948:	ldr	x0, [sp, #40]
  40e94c:	mov	x2, x0
  40e950:	ldr	x1, [sp, #48]
  40e954:	ldr	x0, [sp, #56]
  40e958:	bl	4027d0 <strncmp@plt>
  40e95c:	cmp	w0, #0x0
  40e960:	b.ne	40e99c <readlinkat@plt+0xbcbc>  // b.any
  40e964:	ldr	x0, [sp, #40]
  40e968:	ldr	x1, [sp, #56]
  40e96c:	add	x0, x1, x0
  40e970:	str	x0, [sp, #24]
  40e974:	ldr	x0, [sp, #32]
  40e978:	ldr	x1, [sp, #48]
  40e97c:	add	x0, x1, x0
  40e980:	str	x0, [sp, #16]
  40e984:	ldr	x0, [sp, #24]
  40e988:	cmp	x0, #0x0
  40e98c:	b.eq	40e99c <readlinkat@plt+0xbcbc>  // b.none
  40e990:	ldr	x0, [sp, #16]
  40e994:	cmp	x0, #0x0
  40e998:	b.ne	40e888 <readlinkat@plt+0xbba8>  // b.any
  40e99c:	mov	w0, #0x0                   	// #0
  40e9a0:	ldp	x29, x30, [sp], #64
  40e9a4:	ret
  40e9a8:	stp	x29, x30, [sp, #-64]!
  40e9ac:	mov	x29, sp
  40e9b0:	str	x0, [sp, #40]
  40e9b4:	str	x1, [sp, #32]
  40e9b8:	str	x2, [sp, #24]
  40e9bc:	ldr	x0, [sp, #40]
  40e9c0:	cmp	x0, #0x0
  40e9c4:	b.ne	40e9e4 <readlinkat@plt+0xbd04>  // b.any
  40e9c8:	ldr	x0, [sp, #32]
  40e9cc:	cmp	x0, #0x0
  40e9d0:	b.ne	40e9e4 <readlinkat@plt+0xbd04>  // b.any
  40e9d4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40e9d8:	add	x0, x0, #0xc48
  40e9dc:	bl	402880 <strdup@plt>
  40e9e0:	b	40eb08 <readlinkat@plt+0xbe28>
  40e9e4:	ldr	x0, [sp, #40]
  40e9e8:	cmp	x0, #0x0
  40e9ec:	b.ne	40ea00 <readlinkat@plt+0xbd20>  // b.any
  40e9f0:	ldr	x1, [sp, #24]
  40e9f4:	ldr	x0, [sp, #32]
  40e9f8:	bl	402a50 <strndup@plt>
  40e9fc:	b	40eb08 <readlinkat@plt+0xbe28>
  40ea00:	ldr	x0, [sp, #32]
  40ea04:	cmp	x0, #0x0
  40ea08:	b.ne	40ea18 <readlinkat@plt+0xbd38>  // b.any
  40ea0c:	ldr	x0, [sp, #40]
  40ea10:	bl	402880 <strdup@plt>
  40ea14:	b	40eb08 <readlinkat@plt+0xbe28>
  40ea18:	ldr	x0, [sp, #40]
  40ea1c:	cmp	x0, #0x0
  40ea20:	b.ne	40ea44 <readlinkat@plt+0xbd64>  // b.any
  40ea24:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea28:	add	x3, x0, #0xca8
  40ea2c:	mov	w2, #0x383                 	// #899
  40ea30:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea34:	add	x1, x0, #0xc50
  40ea38:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea3c:	add	x0, x0, #0xc60
  40ea40:	bl	402bc0 <__assert_fail@plt>
  40ea44:	ldr	x0, [sp, #32]
  40ea48:	cmp	x0, #0x0
  40ea4c:	b.ne	40ea70 <readlinkat@plt+0xbd90>  // b.any
  40ea50:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea54:	add	x3, x0, #0xca8
  40ea58:	mov	w2, #0x384                 	// #900
  40ea5c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea60:	add	x1, x0, #0xc50
  40ea64:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ea68:	add	x0, x0, #0xc68
  40ea6c:	bl	402bc0 <__assert_fail@plt>
  40ea70:	ldr	x0, [sp, #40]
  40ea74:	bl	4025a0 <strlen@plt>
  40ea78:	str	x0, [sp, #56]
  40ea7c:	ldr	x0, [sp, #56]
  40ea80:	mvn	x0, x0
  40ea84:	ldr	x1, [sp, #24]
  40ea88:	cmp	x1, x0
  40ea8c:	b.ls	40ea98 <readlinkat@plt+0xbdb8>  // b.plast
  40ea90:	mov	x0, #0x0                   	// #0
  40ea94:	b	40eb08 <readlinkat@plt+0xbe28>
  40ea98:	ldr	x1, [sp, #56]
  40ea9c:	ldr	x0, [sp, #24]
  40eaa0:	add	x0, x1, x0
  40eaa4:	add	x0, x0, #0x1
  40eaa8:	bl	402790 <malloc@plt>
  40eaac:	str	x0, [sp, #48]
  40eab0:	ldr	x0, [sp, #48]
  40eab4:	cmp	x0, #0x0
  40eab8:	b.ne	40eac4 <readlinkat@plt+0xbde4>  // b.any
  40eabc:	mov	x0, #0x0                   	// #0
  40eac0:	b	40eb08 <readlinkat@plt+0xbe28>
  40eac4:	ldr	x2, [sp, #56]
  40eac8:	ldr	x1, [sp, #40]
  40eacc:	ldr	x0, [sp, #48]
  40ead0:	bl	402550 <memcpy@plt>
  40ead4:	ldr	x1, [sp, #48]
  40ead8:	ldr	x0, [sp, #56]
  40eadc:	add	x0, x1, x0
  40eae0:	ldr	x2, [sp, #24]
  40eae4:	ldr	x1, [sp, #32]
  40eae8:	bl	402550 <memcpy@plt>
  40eaec:	ldr	x1, [sp, #56]
  40eaf0:	ldr	x0, [sp, #24]
  40eaf4:	add	x0, x1, x0
  40eaf8:	ldr	x1, [sp, #48]
  40eafc:	add	x0, x1, x0
  40eb00:	strb	wzr, [x0]
  40eb04:	ldr	x0, [sp, #48]
  40eb08:	ldp	x29, x30, [sp], #64
  40eb0c:	ret
  40eb10:	stp	x29, x30, [sp, #-32]!
  40eb14:	mov	x29, sp
  40eb18:	str	x0, [sp, #24]
  40eb1c:	str	x1, [sp, #16]
  40eb20:	ldr	x0, [sp, #16]
  40eb24:	cmp	x0, #0x0
  40eb28:	b.eq	40eb38 <readlinkat@plt+0xbe58>  // b.none
  40eb2c:	ldr	x0, [sp, #16]
  40eb30:	bl	4025a0 <strlen@plt>
  40eb34:	b	40eb3c <readlinkat@plt+0xbe5c>
  40eb38:	mov	x0, #0x0                   	// #0
  40eb3c:	mov	x2, x0
  40eb40:	ldr	x1, [sp, #16]
  40eb44:	ldr	x0, [sp, #24]
  40eb48:	bl	40e9a8 <readlinkat@plt+0xbcc8>
  40eb4c:	ldp	x29, x30, [sp], #32
  40eb50:	ret
  40eb54:	stp	x29, x30, [sp, #-304]!
  40eb58:	mov	x29, sp
  40eb5c:	str	x0, [sp, #56]
  40eb60:	str	x1, [sp, #48]
  40eb64:	str	x2, [sp, #256]
  40eb68:	str	x3, [sp, #264]
  40eb6c:	str	x4, [sp, #272]
  40eb70:	str	x5, [sp, #280]
  40eb74:	str	x6, [sp, #288]
  40eb78:	str	x7, [sp, #296]
  40eb7c:	str	q0, [sp, #128]
  40eb80:	str	q1, [sp, #144]
  40eb84:	str	q2, [sp, #160]
  40eb88:	str	q3, [sp, #176]
  40eb8c:	str	q4, [sp, #192]
  40eb90:	str	q5, [sp, #208]
  40eb94:	str	q6, [sp, #224]
  40eb98:	str	q7, [sp, #240]
  40eb9c:	add	x0, sp, #0x130
  40eba0:	str	x0, [sp, #80]
  40eba4:	add	x0, sp, #0x130
  40eba8:	str	x0, [sp, #88]
  40ebac:	add	x0, sp, #0x100
  40ebb0:	str	x0, [sp, #96]
  40ebb4:	mov	w0, #0xffffffd0            	// #-48
  40ebb8:	str	w0, [sp, #104]
  40ebbc:	mov	w0, #0xffffff80            	// #-128
  40ebc0:	str	w0, [sp, #108]
  40ebc4:	add	x2, sp, #0x10
  40ebc8:	add	x3, sp, #0x50
  40ebcc:	ldp	x0, x1, [x3]
  40ebd0:	stp	x0, x1, [x2]
  40ebd4:	ldp	x0, x1, [x3, #16]
  40ebd8:	stp	x0, x1, [x2, #16]
  40ebdc:	add	x1, sp, #0x10
  40ebe0:	add	x0, sp, #0x48
  40ebe4:	mov	x2, x1
  40ebe8:	ldr	x1, [sp, #48]
  40ebec:	bl	402a40 <vasprintf@plt>
  40ebf0:	str	w0, [sp, #124]
  40ebf4:	ldr	w0, [sp, #124]
  40ebf8:	cmp	w0, #0x0
  40ebfc:	b.ge	40ec08 <readlinkat@plt+0xbf28>  // b.tcont
  40ec00:	mov	x0, #0x0                   	// #0
  40ec04:	b	40ec30 <readlinkat@plt+0xbf50>
  40ec08:	ldr	x0, [sp, #72]
  40ec0c:	ldrsw	x1, [sp, #124]
  40ec10:	mov	x2, x1
  40ec14:	mov	x1, x0
  40ec18:	ldr	x0, [sp, #56]
  40ec1c:	bl	40e9a8 <readlinkat@plt+0xbcc8>
  40ec20:	str	x0, [sp, #112]
  40ec24:	ldr	x0, [sp, #72]
  40ec28:	bl	4029f0 <free@plt>
  40ec2c:	ldr	x0, [sp, #112]
  40ec30:	ldp	x29, x30, [sp], #304
  40ec34:	ret
  40ec38:	stp	x29, x30, [sp, #-48]!
  40ec3c:	mov	x29, sp
  40ec40:	str	x0, [sp, #24]
  40ec44:	str	x1, [sp, #16]
  40ec48:	str	wzr, [sp, #44]
  40ec4c:	str	wzr, [sp, #40]
  40ec50:	b	40ecbc <readlinkat@plt+0xbfdc>
  40ec54:	ldr	w0, [sp, #44]
  40ec58:	cmp	w0, #0x0
  40ec5c:	b.eq	40ec68 <readlinkat@plt+0xbf88>  // b.none
  40ec60:	str	wzr, [sp, #44]
  40ec64:	b	40ecb0 <readlinkat@plt+0xbfd0>
  40ec68:	ldrsw	x0, [sp, #40]
  40ec6c:	ldr	x1, [sp, #24]
  40ec70:	add	x0, x1, x0
  40ec74:	ldrsb	w0, [x0]
  40ec78:	cmp	w0, #0x5c
  40ec7c:	b.ne	40ec8c <readlinkat@plt+0xbfac>  // b.any
  40ec80:	mov	w0, #0x1                   	// #1
  40ec84:	str	w0, [sp, #44]
  40ec88:	b	40ecb0 <readlinkat@plt+0xbfd0>
  40ec8c:	ldrsw	x0, [sp, #40]
  40ec90:	ldr	x1, [sp, #24]
  40ec94:	add	x0, x1, x0
  40ec98:	ldrsb	w0, [x0]
  40ec9c:	mov	w1, w0
  40eca0:	ldr	x0, [sp, #16]
  40eca4:	bl	402a70 <strchr@plt>
  40eca8:	cmp	x0, #0x0
  40ecac:	b.ne	40ecd8 <readlinkat@plt+0xbff8>  // b.any
  40ecb0:	ldr	w0, [sp, #40]
  40ecb4:	add	w0, w0, #0x1
  40ecb8:	str	w0, [sp, #40]
  40ecbc:	ldrsw	x0, [sp, #40]
  40ecc0:	ldr	x1, [sp, #24]
  40ecc4:	add	x0, x1, x0
  40ecc8:	ldrsb	w0, [x0]
  40eccc:	cmp	w0, #0x0
  40ecd0:	b.ne	40ec54 <readlinkat@plt+0xbf74>  // b.any
  40ecd4:	b	40ecdc <readlinkat@plt+0xbffc>
  40ecd8:	nop
  40ecdc:	ldr	w1, [sp, #40]
  40ece0:	ldr	w0, [sp, #44]
  40ece4:	sub	w0, w1, w0
  40ece8:	sxtw	x0, w0
  40ecec:	ldp	x29, x30, [sp], #48
  40ecf0:	ret
  40ecf4:	stp	x29, x30, [sp, #-64]!
  40ecf8:	mov	x29, sp
  40ecfc:	str	x0, [sp, #40]
  40ed00:	str	x1, [sp, #32]
  40ed04:	str	x2, [sp, #24]
  40ed08:	str	w3, [sp, #20]
  40ed0c:	ldr	x0, [sp, #40]
  40ed10:	ldr	x0, [x0]
  40ed14:	str	x0, [sp, #56]
  40ed18:	ldr	x0, [sp, #56]
  40ed1c:	ldrsb	w0, [x0]
  40ed20:	cmp	w0, #0x0
  40ed24:	b.ne	40ed64 <readlinkat@plt+0xc084>  // b.any
  40ed28:	ldr	x0, [sp, #40]
  40ed2c:	ldr	x0, [x0]
  40ed30:	ldrsb	w0, [x0]
  40ed34:	cmp	w0, #0x0
  40ed38:	b.eq	40ed5c <readlinkat@plt+0xc07c>  // b.none
  40ed3c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ed40:	add	x3, x0, #0xcb8
  40ed44:	mov	w2, #0x3c6                 	// #966
  40ed48:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ed4c:	add	x1, x0, #0xc50
  40ed50:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40ed54:	add	x0, x0, #0xc70
  40ed58:	bl	402bc0 <__assert_fail@plt>
  40ed5c:	mov	x0, #0x0                   	// #0
  40ed60:	b	40ef94 <readlinkat@plt+0xc2b4>
  40ed64:	ldr	x1, [sp, #24]
  40ed68:	ldr	x0, [sp, #56]
  40ed6c:	bl	402a60 <strspn@plt>
  40ed70:	mov	x1, x0
  40ed74:	ldr	x0, [sp, #56]
  40ed78:	add	x0, x0, x1
  40ed7c:	str	x0, [sp, #56]
  40ed80:	ldr	x0, [sp, #56]
  40ed84:	ldrsb	w0, [x0]
  40ed88:	cmp	w0, #0x0
  40ed8c:	b.ne	40eda4 <readlinkat@plt+0xc0c4>  // b.any
  40ed90:	ldr	x0, [sp, #40]
  40ed94:	ldr	x1, [sp, #56]
  40ed98:	str	x1, [x0]
  40ed9c:	mov	x0, #0x0                   	// #0
  40eda0:	b	40ef94 <readlinkat@plt+0xc2b4>
  40eda4:	ldr	w0, [sp, #20]
  40eda8:	cmp	w0, #0x0
  40edac:	b.eq	40eec8 <readlinkat@plt+0xc1e8>  // b.none
  40edb0:	ldr	x0, [sp, #56]
  40edb4:	ldrsb	w0, [x0]
  40edb8:	mov	w1, w0
  40edbc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40edc0:	add	x0, x0, #0xc80
  40edc4:	bl	402a70 <strchr@plt>
  40edc8:	cmp	x0, #0x0
  40edcc:	b.eq	40eec8 <readlinkat@plt+0xc1e8>  // b.none
  40edd0:	ldr	x0, [sp, #56]
  40edd4:	ldrsb	w0, [x0]
  40edd8:	strb	w0, [sp, #48]
  40eddc:	strb	wzr, [sp, #49]
  40ede0:	ldr	x0, [sp, #56]
  40ede4:	add	x0, x0, #0x1
  40ede8:	add	x1, sp, #0x30
  40edec:	bl	40ec38 <readlinkat@plt+0xbf58>
  40edf0:	mov	x1, x0
  40edf4:	ldr	x0, [sp, #32]
  40edf8:	str	x1, [x0]
  40edfc:	ldr	x0, [sp, #32]
  40ee00:	ldr	x0, [x0]
  40ee04:	add	x0, x0, #0x1
  40ee08:	ldr	x1, [sp, #56]
  40ee0c:	add	x0, x1, x0
  40ee10:	ldrsb	w0, [x0]
  40ee14:	cmp	w0, #0x0
  40ee18:	b.eq	40ee8c <readlinkat@plt+0xc1ac>  // b.none
  40ee1c:	ldr	x0, [sp, #32]
  40ee20:	ldr	x0, [x0]
  40ee24:	add	x0, x0, #0x1
  40ee28:	ldr	x1, [sp, #56]
  40ee2c:	add	x0, x1, x0
  40ee30:	ldrsb	w1, [x0]
  40ee34:	ldrsb	w0, [sp, #48]
  40ee38:	cmp	w1, w0
  40ee3c:	b.ne	40ee8c <readlinkat@plt+0xc1ac>  // b.any
  40ee40:	ldr	x0, [sp, #32]
  40ee44:	ldr	x0, [x0]
  40ee48:	add	x0, x0, #0x2
  40ee4c:	ldr	x1, [sp, #56]
  40ee50:	add	x0, x1, x0
  40ee54:	ldrsb	w0, [x0]
  40ee58:	cmp	w0, #0x0
  40ee5c:	b.eq	40eea0 <readlinkat@plt+0xc1c0>  // b.none
  40ee60:	ldr	x0, [sp, #32]
  40ee64:	ldr	x0, [x0]
  40ee68:	add	x0, x0, #0x2
  40ee6c:	ldr	x1, [sp, #56]
  40ee70:	add	x0, x1, x0
  40ee74:	ldrsb	w0, [x0]
  40ee78:	mov	w1, w0
  40ee7c:	ldr	x0, [sp, #24]
  40ee80:	bl	402a70 <strchr@plt>
  40ee84:	cmp	x0, #0x0
  40ee88:	b.ne	40eea0 <readlinkat@plt+0xc1c0>  // b.any
  40ee8c:	ldr	x0, [sp, #40]
  40ee90:	ldr	x1, [sp, #56]
  40ee94:	str	x1, [x0]
  40ee98:	mov	x0, #0x0                   	// #0
  40ee9c:	b	40ef94 <readlinkat@plt+0xc2b4>
  40eea0:	ldr	x0, [sp, #56]
  40eea4:	add	x1, x0, #0x1
  40eea8:	str	x1, [sp, #56]
  40eeac:	ldr	x1, [sp, #32]
  40eeb0:	ldr	x1, [x1]
  40eeb4:	add	x1, x1, #0x2
  40eeb8:	add	x1, x0, x1
  40eebc:	ldr	x0, [sp, #40]
  40eec0:	str	x1, [x0]
  40eec4:	b	40ef90 <readlinkat@plt+0xc2b0>
  40eec8:	ldr	w0, [sp, #20]
  40eecc:	cmp	w0, #0x0
  40eed0:	b.eq	40ef60 <readlinkat@plt+0xc280>  // b.none
  40eed4:	ldr	x1, [sp, #24]
  40eed8:	ldr	x0, [sp, #56]
  40eedc:	bl	40ec38 <readlinkat@plt+0xbf58>
  40eee0:	mov	x1, x0
  40eee4:	ldr	x0, [sp, #32]
  40eee8:	str	x1, [x0]
  40eeec:	ldr	x0, [sp, #32]
  40eef0:	ldr	x0, [x0]
  40eef4:	ldr	x1, [sp, #56]
  40eef8:	add	x0, x1, x0
  40eefc:	ldrsb	w0, [x0]
  40ef00:	cmp	w0, #0x0
  40ef04:	b.eq	40ef44 <readlinkat@plt+0xc264>  // b.none
  40ef08:	ldr	x0, [sp, #32]
  40ef0c:	ldr	x0, [x0]
  40ef10:	ldr	x1, [sp, #56]
  40ef14:	add	x0, x1, x0
  40ef18:	ldrsb	w0, [x0]
  40ef1c:	mov	w1, w0
  40ef20:	ldr	x0, [sp, #24]
  40ef24:	bl	402a70 <strchr@plt>
  40ef28:	cmp	x0, #0x0
  40ef2c:	b.ne	40ef44 <readlinkat@plt+0xc264>  // b.any
  40ef30:	ldr	x0, [sp, #40]
  40ef34:	ldr	x1, [sp, #56]
  40ef38:	str	x1, [x0]
  40ef3c:	mov	x0, #0x0                   	// #0
  40ef40:	b	40ef94 <readlinkat@plt+0xc2b4>
  40ef44:	ldr	x0, [sp, #32]
  40ef48:	ldr	x0, [x0]
  40ef4c:	ldr	x1, [sp, #56]
  40ef50:	add	x1, x1, x0
  40ef54:	ldr	x0, [sp, #40]
  40ef58:	str	x1, [x0]
  40ef5c:	b	40ef90 <readlinkat@plt+0xc2b0>
  40ef60:	ldr	x1, [sp, #24]
  40ef64:	ldr	x0, [sp, #56]
  40ef68:	bl	402b70 <strcspn@plt>
  40ef6c:	mov	x1, x0
  40ef70:	ldr	x0, [sp, #32]
  40ef74:	str	x1, [x0]
  40ef78:	ldr	x0, [sp, #32]
  40ef7c:	ldr	x0, [x0]
  40ef80:	ldr	x1, [sp, #56]
  40ef84:	add	x1, x1, x0
  40ef88:	ldr	x0, [sp, #40]
  40ef8c:	str	x1, [x0]
  40ef90:	ldr	x0, [sp, #56]
  40ef94:	ldp	x29, x30, [sp], #64
  40ef98:	ret
  40ef9c:	stp	x29, x30, [sp, #-48]!
  40efa0:	mov	x29, sp
  40efa4:	str	x0, [sp, #24]
  40efa8:	ldr	x0, [sp, #24]
  40efac:	bl	402800 <fgetc@plt>
  40efb0:	str	w0, [sp, #44]
  40efb4:	ldr	w0, [sp, #44]
  40efb8:	cmn	w0, #0x1
  40efbc:	b.ne	40efc8 <readlinkat@plt+0xc2e8>  // b.any
  40efc0:	mov	w0, #0x1                   	// #1
  40efc4:	b	40efd8 <readlinkat@plt+0xc2f8>
  40efc8:	ldr	w0, [sp, #44]
  40efcc:	cmp	w0, #0xa
  40efd0:	b.ne	40efa8 <readlinkat@plt+0xc2c8>  // b.any
  40efd4:	mov	w0, #0x0                   	// #0
  40efd8:	ldp	x29, x30, [sp], #48
  40efdc:	ret
  40efe0:	sub	sp, sp, #0x10
  40efe4:	str	w0, [sp, #12]
  40efe8:	ldr	w0, [sp, #12]
  40efec:	cmp	w0, #0x0
  40eff0:	b.lt	40f00c <readlinkat@plt+0xc32c>  // b.tstop
  40eff4:	ldr	w0, [sp, #12]
  40eff8:	cmp	w0, #0x9
  40effc:	b.gt	40f00c <readlinkat@plt+0xc32c>
  40f000:	ldr	w0, [sp, #12]
  40f004:	add	w0, w0, #0x30
  40f008:	b	40f034 <readlinkat@plt+0xc354>
  40f00c:	ldr	w0, [sp, #12]
  40f010:	cmp	w0, #0x9
  40f014:	b.le	40f030 <readlinkat@plt+0xc350>
  40f018:	ldr	w0, [sp, #12]
  40f01c:	cmp	w0, #0xf
  40f020:	b.gt	40f030 <readlinkat@plt+0xc350>
  40f024:	ldr	w0, [sp, #12]
  40f028:	add	w0, w0, #0x57
  40f02c:	b	40f034 <readlinkat@plt+0xc354>
  40f030:	mov	w0, #0xffffffff            	// #-1
  40f034:	add	sp, sp, #0x10
  40f038:	ret
  40f03c:	stp	x29, x30, [sp, #-48]!
  40f040:	mov	x29, sp
  40f044:	str	w0, [sp, #28]
  40f048:	ldr	w0, [sp, #28]
  40f04c:	cmp	w0, #0x2f
  40f050:	b.le	40f06c <readlinkat@plt+0xc38c>
  40f054:	ldr	w0, [sp, #28]
  40f058:	cmp	w0, #0x39
  40f05c:	b.gt	40f06c <readlinkat@plt+0xc38c>
  40f060:	ldr	w0, [sp, #28]
  40f064:	sub	w0, w0, #0x30
  40f068:	b	40f0a0 <readlinkat@plt+0xc3c0>
  40f06c:	ldr	w0, [sp, #28]
  40f070:	bl	402be0 <tolower@plt>
  40f074:	str	w0, [sp, #44]
  40f078:	ldr	w0, [sp, #44]
  40f07c:	cmp	w0, #0x60
  40f080:	b.le	40f09c <readlinkat@plt+0xc3bc>
  40f084:	ldr	w0, [sp, #44]
  40f088:	cmp	w0, #0x66
  40f08c:	b.gt	40f09c <readlinkat@plt+0xc3bc>
  40f090:	ldr	w0, [sp, #44]
  40f094:	sub	w0, w0, #0x57
  40f098:	b	40f0a0 <readlinkat@plt+0xc3c0>
  40f09c:	mov	w0, #0xffffffff            	// #-1
  40f0a0:	ldp	x29, x30, [sp], #48
  40f0a4:	ret
  40f0a8:	stp	x29, x30, [sp, #-32]!
  40f0ac:	mov	x29, sp
  40f0b0:	str	x0, [sp, #24]
  40f0b4:	str	w1, [sp, #20]
  40f0b8:	ldr	x0, [sp, #24]
  40f0bc:	cmp	x0, #0x0
  40f0c0:	b.eq	40f0d4 <readlinkat@plt+0xc3f4>  // b.none
  40f0c4:	ldr	w1, [sp, #20]
  40f0c8:	ldr	x0, [sp, #24]
  40f0cc:	bl	402a70 <strchr@plt>
  40f0d0:	str	x0, [sp, #24]
  40f0d4:	ldr	x0, [sp, #24]
  40f0d8:	cmp	x0, #0x0
  40f0dc:	b.eq	40f0ec <readlinkat@plt+0xc40c>  // b.none
  40f0e0:	ldr	x0, [sp, #24]
  40f0e4:	add	x0, x0, #0x1
  40f0e8:	str	x0, [sp, #24]
  40f0ec:	ldr	x0, [sp, #24]
  40f0f0:	ldp	x29, x30, [sp], #32
  40f0f4:	ret
  40f0f8:	stp	x29, x30, [sp, #-48]!
  40f0fc:	mov	x29, sp
  40f100:	mov	w0, #0x800                 	// #2048
  40f104:	str	w0, [sp, #44]
  40f108:	add	x0, sp, #0x10
  40f10c:	mov	x2, #0x0                   	// #0
  40f110:	mov	x1, x0
  40f114:	ldr	w0, [sp, #44]
  40f118:	bl	40f1f0 <readlinkat@plt+0xc510>
  40f11c:	str	x0, [sp, #32]
  40f120:	ldr	x0, [sp, #32]
  40f124:	cmp	x0, #0x0
  40f128:	b.ne	40f134 <readlinkat@plt+0xc454>  // b.any
  40f12c:	mov	w0, #0xffffffff            	// #-1
  40f130:	b	40f1e8 <readlinkat@plt+0xc508>
  40f134:	ldr	x0, [sp, #16]
  40f138:	ldr	x1, [sp, #32]
  40f13c:	mov	x3, x1
  40f140:	mov	x2, x0
  40f144:	mov	w1, #0x0                   	// #0
  40f148:	mov	x0, x3
  40f14c:	bl	402810 <memset@plt>
  40f150:	ldr	x0, [sp, #16]
  40f154:	ldr	x3, [sp, #32]
  40f158:	mov	x2, x0
  40f15c:	mov	w1, #0x0                   	// #0
  40f160:	mov	x0, #0x7b                  	// #123
  40f164:	bl	402c30 <syscall@plt>
  40f168:	str	w0, [sp, #28]
  40f16c:	ldr	w0, [sp, #28]
  40f170:	cmp	w0, #0x0
  40f174:	b.ge	40f1d8 <readlinkat@plt+0xc4f8>  // b.tcont
  40f178:	bl	402bd0 <__errno_location@plt>
  40f17c:	ldr	w0, [x0]
  40f180:	cmp	w0, #0x16
  40f184:	b.ne	40f1d8 <readlinkat@plt+0xc4f8>  // b.any
  40f188:	ldr	w1, [sp, #44]
  40f18c:	mov	w0, #0xfffff               	// #1048575
  40f190:	cmp	w1, w0
  40f194:	b.gt	40f1d8 <readlinkat@plt+0xc4f8>
  40f198:	ldr	x0, [sp, #32]
  40f19c:	bl	40f274 <readlinkat@plt+0xc594>
  40f1a0:	ldr	w0, [sp, #44]
  40f1a4:	lsl	w0, w0, #1
  40f1a8:	str	w0, [sp, #44]
  40f1ac:	add	x0, sp, #0x10
  40f1b0:	mov	x2, #0x0                   	// #0
  40f1b4:	mov	x1, x0
  40f1b8:	ldr	w0, [sp, #44]
  40f1bc:	bl	40f1f0 <readlinkat@plt+0xc510>
  40f1c0:	str	x0, [sp, #32]
  40f1c4:	ldr	x0, [sp, #32]
  40f1c8:	cmp	x0, #0x0
  40f1cc:	b.ne	40f134 <readlinkat@plt+0xc454>  // b.any
  40f1d0:	mov	w0, #0xffffffff            	// #-1
  40f1d4:	b	40f1e8 <readlinkat@plt+0xc508>
  40f1d8:	ldr	x0, [sp, #32]
  40f1dc:	bl	40f274 <readlinkat@plt+0xc594>
  40f1e0:	ldr	w0, [sp, #28]
  40f1e4:	lsl	w0, w0, #3
  40f1e8:	ldp	x29, x30, [sp], #48
  40f1ec:	ret
  40f1f0:	stp	x29, x30, [sp, #-64]!
  40f1f4:	mov	x29, sp
  40f1f8:	str	w0, [sp, #44]
  40f1fc:	str	x1, [sp, #32]
  40f200:	str	x2, [sp, #24]
  40f204:	ldrsw	x0, [sp, #44]
  40f208:	bl	4028d0 <__sched_cpualloc@plt>
  40f20c:	str	x0, [sp, #56]
  40f210:	ldr	x0, [sp, #56]
  40f214:	cmp	x0, #0x0
  40f218:	b.ne	40f224 <readlinkat@plt+0xc544>  // b.any
  40f21c:	mov	x0, #0x0                   	// #0
  40f220:	b	40f26c <readlinkat@plt+0xc58c>
  40f224:	ldr	x0, [sp, #32]
  40f228:	cmp	x0, #0x0
  40f22c:	b.eq	40f248 <readlinkat@plt+0xc568>  // b.none
  40f230:	ldrsw	x0, [sp, #44]
  40f234:	add	x0, x0, #0x3f
  40f238:	lsr	x0, x0, #6
  40f23c:	lsl	x1, x0, #3
  40f240:	ldr	x0, [sp, #32]
  40f244:	str	x1, [x0]
  40f248:	ldr	x0, [sp, #24]
  40f24c:	cmp	x0, #0x0
  40f250:	b.eq	40f268 <readlinkat@plt+0xc588>  // b.none
  40f254:	ldrsw	x0, [sp, #44]
  40f258:	add	x0, x0, #0x3f
  40f25c:	and	x1, x0, #0xffffffffffffffc0
  40f260:	ldr	x0, [sp, #24]
  40f264:	str	x1, [x0]
  40f268:	ldr	x0, [sp, #56]
  40f26c:	ldp	x29, x30, [sp], #64
  40f270:	ret
  40f274:	stp	x29, x30, [sp, #-32]!
  40f278:	mov	x29, sp
  40f27c:	str	x0, [sp, #24]
  40f280:	ldr	x0, [sp, #24]
  40f284:	bl	4025b0 <__sched_cpufree@plt>
  40f288:	nop
  40f28c:	ldp	x29, x30, [sp], #32
  40f290:	ret
  40f294:	stp	x29, x30, [sp, #-112]!
  40f298:	mov	x29, sp
  40f29c:	str	x0, [sp, #40]
  40f2a0:	str	x1, [sp, #32]
  40f2a4:	str	x2, [sp, #24]
  40f2a8:	str	x3, [sp, #16]
  40f2ac:	ldr	x0, [sp, #40]
  40f2b0:	str	x0, [sp, #96]
  40f2b4:	str	wzr, [sp, #92]
  40f2b8:	ldr	x0, [sp, #16]
  40f2bc:	lsl	x0, x0, #3
  40f2c0:	str	x0, [sp, #64]
  40f2c4:	str	xzr, [sp, #104]
  40f2c8:	b	40f4d4 <readlinkat@plt+0xc7f4>
  40f2cc:	ldr	x0, [sp, #104]
  40f2d0:	str	x0, [sp, #56]
  40f2d4:	ldr	x0, [sp, #56]
  40f2d8:	lsr	x0, x0, #3
  40f2dc:	ldr	x1, [sp, #16]
  40f2e0:	cmp	x1, x0
  40f2e4:	b.ls	40f320 <readlinkat@plt+0xc640>  // b.plast
  40f2e8:	ldr	x1, [sp, #24]
  40f2ec:	ldr	x0, [sp, #56]
  40f2f0:	lsr	x0, x0, #6
  40f2f4:	lsl	x0, x0, #3
  40f2f8:	add	x0, x1, x0
  40f2fc:	ldr	x1, [x0]
  40f300:	ldr	x0, [sp, #56]
  40f304:	and	w0, w0, #0x3f
  40f308:	lsr	x0, x1, x0
  40f30c:	and	x0, x0, #0x1
  40f310:	cmp	x0, #0x0
  40f314:	b.eq	40f320 <readlinkat@plt+0xc640>  // b.none
  40f318:	mov	w0, #0x1                   	// #1
  40f31c:	b	40f324 <readlinkat@plt+0xc644>
  40f320:	mov	w0, #0x0                   	// #0
  40f324:	cmp	w0, #0x0
  40f328:	b.eq	40f4c8 <readlinkat@plt+0xc7e8>  // b.none
  40f32c:	str	xzr, [sp, #72]
  40f330:	mov	w0, #0x1                   	// #1
  40f334:	str	w0, [sp, #92]
  40f338:	ldr	x0, [sp, #104]
  40f33c:	add	x0, x0, #0x1
  40f340:	str	x0, [sp, #80]
  40f344:	b	40f3c0 <readlinkat@plt+0xc6e0>
  40f348:	ldr	x0, [sp, #80]
  40f34c:	str	x0, [sp, #48]
  40f350:	ldr	x0, [sp, #48]
  40f354:	lsr	x0, x0, #3
  40f358:	ldr	x1, [sp, #16]
  40f35c:	cmp	x1, x0
  40f360:	b.ls	40f39c <readlinkat@plt+0xc6bc>  // b.plast
  40f364:	ldr	x1, [sp, #24]
  40f368:	ldr	x0, [sp, #48]
  40f36c:	lsr	x0, x0, #6
  40f370:	lsl	x0, x0, #3
  40f374:	add	x0, x1, x0
  40f378:	ldr	x1, [x0]
  40f37c:	ldr	x0, [sp, #48]
  40f380:	and	w0, w0, #0x3f
  40f384:	lsr	x0, x1, x0
  40f388:	and	x0, x0, #0x1
  40f38c:	cmp	x0, #0x0
  40f390:	b.eq	40f39c <readlinkat@plt+0xc6bc>  // b.none
  40f394:	mov	w0, #0x1                   	// #1
  40f398:	b	40f3a0 <readlinkat@plt+0xc6c0>
  40f39c:	mov	w0, #0x0                   	// #0
  40f3a0:	cmp	w0, #0x0
  40f3a4:	b.eq	40f3d4 <readlinkat@plt+0xc6f4>  // b.none
  40f3a8:	ldr	x0, [sp, #72]
  40f3ac:	add	x0, x0, #0x1
  40f3b0:	str	x0, [sp, #72]
  40f3b4:	ldr	x0, [sp, #80]
  40f3b8:	add	x0, x0, #0x1
  40f3bc:	str	x0, [sp, #80]
  40f3c0:	ldr	x1, [sp, #80]
  40f3c4:	ldr	x0, [sp, #64]
  40f3c8:	cmp	x1, x0
  40f3cc:	b.cc	40f348 <readlinkat@plt+0xc668>  // b.lo, b.ul, b.last
  40f3d0:	b	40f3d8 <readlinkat@plt+0xc6f8>
  40f3d4:	nop
  40f3d8:	ldr	x0, [sp, #72]
  40f3dc:	cmp	x0, #0x0
  40f3e0:	b.ne	40f404 <readlinkat@plt+0xc724>  // b.any
  40f3e4:	ldr	x3, [sp, #104]
  40f3e8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40f3ec:	add	x2, x0, #0xcc0
  40f3f0:	ldr	x1, [sp, #32]
  40f3f4:	ldr	x0, [sp, #96]
  40f3f8:	bl	402700 <snprintf@plt>
  40f3fc:	str	w0, [sp, #88]
  40f400:	b	40f484 <readlinkat@plt+0xc7a4>
  40f404:	ldr	x0, [sp, #72]
  40f408:	cmp	x0, #0x1
  40f40c:	b.ne	40f448 <readlinkat@plt+0xc768>  // b.any
  40f410:	ldr	x0, [sp, #104]
  40f414:	add	x0, x0, #0x1
  40f418:	mov	x4, x0
  40f41c:	ldr	x3, [sp, #104]
  40f420:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40f424:	add	x2, x0, #0xcc8
  40f428:	ldr	x1, [sp, #32]
  40f42c:	ldr	x0, [sp, #96]
  40f430:	bl	402700 <snprintf@plt>
  40f434:	str	w0, [sp, #88]
  40f438:	ldr	x0, [sp, #104]
  40f43c:	add	x0, x0, #0x1
  40f440:	str	x0, [sp, #104]
  40f444:	b	40f484 <readlinkat@plt+0xc7a4>
  40f448:	ldr	x1, [sp, #104]
  40f44c:	ldr	x0, [sp, #72]
  40f450:	add	x0, x1, x0
  40f454:	mov	x4, x0
  40f458:	ldr	x3, [sp, #104]
  40f45c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40f460:	add	x2, x0, #0xcd8
  40f464:	ldr	x1, [sp, #32]
  40f468:	ldr	x0, [sp, #96]
  40f46c:	bl	402700 <snprintf@plt>
  40f470:	str	w0, [sp, #88]
  40f474:	ldr	x1, [sp, #104]
  40f478:	ldr	x0, [sp, #72]
  40f47c:	add	x0, x1, x0
  40f480:	str	x0, [sp, #104]
  40f484:	ldr	w0, [sp, #88]
  40f488:	cmp	w0, #0x0
  40f48c:	b.lt	40f4a0 <readlinkat@plt+0xc7c0>  // b.tstop
  40f490:	ldrsw	x0, [sp, #88]
  40f494:	ldr	x1, [sp, #32]
  40f498:	cmp	x1, x0
  40f49c:	b.hi	40f4a8 <readlinkat@plt+0xc7c8>  // b.pmore
  40f4a0:	mov	x0, #0x0                   	// #0
  40f4a4:	b	40f504 <readlinkat@plt+0xc824>
  40f4a8:	ldrsw	x0, [sp, #88]
  40f4ac:	ldr	x1, [sp, #96]
  40f4b0:	add	x0, x1, x0
  40f4b4:	str	x0, [sp, #96]
  40f4b8:	ldrsw	x0, [sp, #88]
  40f4bc:	ldr	x1, [sp, #32]
  40f4c0:	sub	x0, x1, x0
  40f4c4:	str	x0, [sp, #32]
  40f4c8:	ldr	x0, [sp, #104]
  40f4cc:	add	x0, x0, #0x1
  40f4d0:	str	x0, [sp, #104]
  40f4d4:	ldr	x1, [sp, #104]
  40f4d8:	ldr	x0, [sp, #64]
  40f4dc:	cmp	x1, x0
  40f4e0:	b.cc	40f2cc <readlinkat@plt+0xc5ec>  // b.lo, b.ul, b.last
  40f4e4:	ldrsw	x0, [sp, #92]
  40f4e8:	neg	x0, x0
  40f4ec:	ldr	x1, [sp, #96]
  40f4f0:	add	x0, x1, x0
  40f4f4:	str	x0, [sp, #96]
  40f4f8:	ldr	x0, [sp, #96]
  40f4fc:	strb	wzr, [x0]
  40f500:	ldr	x0, [sp, #40]
  40f504:	ldp	x29, x30, [sp], #112
  40f508:	ret
  40f50c:	stp	x29, x30, [sp, #-112]!
  40f510:	mov	x29, sp
  40f514:	str	x0, [sp, #40]
  40f518:	str	x1, [sp, #32]
  40f51c:	str	x2, [sp, #24]
  40f520:	str	x3, [sp, #16]
  40f524:	ldr	x0, [sp, #40]
  40f528:	str	x0, [sp, #104]
  40f52c:	str	xzr, [sp, #96]
  40f530:	ldr	x0, [sp, #16]
  40f534:	lsl	w0, w0, #3
  40f538:	sub	w0, w0, #0x4
  40f53c:	str	w0, [sp, #92]
  40f540:	b	40f774 <readlinkat@plt+0xca94>
  40f544:	strb	wzr, [sp, #91]
  40f548:	ldr	x1, [sp, #104]
  40f54c:	ldr	x0, [sp, #40]
  40f550:	sub	x1, x1, x0
  40f554:	ldr	x0, [sp, #32]
  40f558:	cmp	x1, x0
  40f55c:	b.eq	40f784 <readlinkat@plt+0xcaa4>  // b.none
  40f560:	ldrsw	x0, [sp, #92]
  40f564:	str	x0, [sp, #80]
  40f568:	ldr	x0, [sp, #80]
  40f56c:	lsr	x0, x0, #3
  40f570:	ldr	x1, [sp, #16]
  40f574:	cmp	x1, x0
  40f578:	b.ls	40f5b4 <readlinkat@plt+0xc8d4>  // b.plast
  40f57c:	ldr	x1, [sp, #24]
  40f580:	ldr	x0, [sp, #80]
  40f584:	lsr	x0, x0, #6
  40f588:	lsl	x0, x0, #3
  40f58c:	add	x0, x1, x0
  40f590:	ldr	x1, [x0]
  40f594:	ldr	x0, [sp, #80]
  40f598:	and	w0, w0, #0x3f
  40f59c:	lsr	x0, x1, x0
  40f5a0:	and	x0, x0, #0x1
  40f5a4:	cmp	x0, #0x0
  40f5a8:	b.eq	40f5b4 <readlinkat@plt+0xc8d4>  // b.none
  40f5ac:	mov	w0, #0x1                   	// #1
  40f5b0:	b	40f5b8 <readlinkat@plt+0xc8d8>
  40f5b4:	mov	w0, #0x0                   	// #0
  40f5b8:	cmp	w0, #0x0
  40f5bc:	b.eq	40f5cc <readlinkat@plt+0xc8ec>  // b.none
  40f5c0:	ldrb	w0, [sp, #91]
  40f5c4:	orr	w0, w0, #0x1
  40f5c8:	strb	w0, [sp, #91]
  40f5cc:	ldr	w0, [sp, #92]
  40f5d0:	add	w0, w0, #0x1
  40f5d4:	sxtw	x0, w0
  40f5d8:	str	x0, [sp, #72]
  40f5dc:	ldr	x0, [sp, #72]
  40f5e0:	lsr	x0, x0, #3
  40f5e4:	ldr	x1, [sp, #16]
  40f5e8:	cmp	x1, x0
  40f5ec:	b.ls	40f628 <readlinkat@plt+0xc948>  // b.plast
  40f5f0:	ldr	x1, [sp, #24]
  40f5f4:	ldr	x0, [sp, #72]
  40f5f8:	lsr	x0, x0, #6
  40f5fc:	lsl	x0, x0, #3
  40f600:	add	x0, x1, x0
  40f604:	ldr	x1, [x0]
  40f608:	ldr	x0, [sp, #72]
  40f60c:	and	w0, w0, #0x3f
  40f610:	lsr	x0, x1, x0
  40f614:	and	x0, x0, #0x1
  40f618:	cmp	x0, #0x0
  40f61c:	b.eq	40f628 <readlinkat@plt+0xc948>  // b.none
  40f620:	mov	w0, #0x1                   	// #1
  40f624:	b	40f62c <readlinkat@plt+0xc94c>
  40f628:	mov	w0, #0x0                   	// #0
  40f62c:	cmp	w0, #0x0
  40f630:	b.eq	40f640 <readlinkat@plt+0xc960>  // b.none
  40f634:	ldrb	w0, [sp, #91]
  40f638:	orr	w0, w0, #0x2
  40f63c:	strb	w0, [sp, #91]
  40f640:	ldr	w0, [sp, #92]
  40f644:	add	w0, w0, #0x2
  40f648:	sxtw	x0, w0
  40f64c:	str	x0, [sp, #64]
  40f650:	ldr	x0, [sp, #64]
  40f654:	lsr	x0, x0, #3
  40f658:	ldr	x1, [sp, #16]
  40f65c:	cmp	x1, x0
  40f660:	b.ls	40f69c <readlinkat@plt+0xc9bc>  // b.plast
  40f664:	ldr	x1, [sp, #24]
  40f668:	ldr	x0, [sp, #64]
  40f66c:	lsr	x0, x0, #6
  40f670:	lsl	x0, x0, #3
  40f674:	add	x0, x1, x0
  40f678:	ldr	x1, [x0]
  40f67c:	ldr	x0, [sp, #64]
  40f680:	and	w0, w0, #0x3f
  40f684:	lsr	x0, x1, x0
  40f688:	and	x0, x0, #0x1
  40f68c:	cmp	x0, #0x0
  40f690:	b.eq	40f69c <readlinkat@plt+0xc9bc>  // b.none
  40f694:	mov	w0, #0x1                   	// #1
  40f698:	b	40f6a0 <readlinkat@plt+0xc9c0>
  40f69c:	mov	w0, #0x0                   	// #0
  40f6a0:	cmp	w0, #0x0
  40f6a4:	b.eq	40f6b4 <readlinkat@plt+0xc9d4>  // b.none
  40f6a8:	ldrb	w0, [sp, #91]
  40f6ac:	orr	w0, w0, #0x4
  40f6b0:	strb	w0, [sp, #91]
  40f6b4:	ldr	w0, [sp, #92]
  40f6b8:	add	w0, w0, #0x3
  40f6bc:	sxtw	x0, w0
  40f6c0:	str	x0, [sp, #56]
  40f6c4:	ldr	x0, [sp, #56]
  40f6c8:	lsr	x0, x0, #3
  40f6cc:	ldr	x1, [sp, #16]
  40f6d0:	cmp	x1, x0
  40f6d4:	b.ls	40f710 <readlinkat@plt+0xca30>  // b.plast
  40f6d8:	ldr	x1, [sp, #24]
  40f6dc:	ldr	x0, [sp, #56]
  40f6e0:	lsr	x0, x0, #6
  40f6e4:	lsl	x0, x0, #3
  40f6e8:	add	x0, x1, x0
  40f6ec:	ldr	x1, [x0]
  40f6f0:	ldr	x0, [sp, #56]
  40f6f4:	and	w0, w0, #0x3f
  40f6f8:	lsr	x0, x1, x0
  40f6fc:	and	x0, x0, #0x1
  40f700:	cmp	x0, #0x0
  40f704:	b.eq	40f710 <readlinkat@plt+0xca30>  // b.none
  40f708:	mov	w0, #0x1                   	// #1
  40f70c:	b	40f714 <readlinkat@plt+0xca34>
  40f710:	mov	w0, #0x0                   	// #0
  40f714:	cmp	w0, #0x0
  40f718:	b.eq	40f728 <readlinkat@plt+0xca48>  // b.none
  40f71c:	ldrb	w0, [sp, #91]
  40f720:	orr	w0, w0, #0x8
  40f724:	strb	w0, [sp, #91]
  40f728:	ldr	x0, [sp, #96]
  40f72c:	cmp	x0, #0x0
  40f730:	b.ne	40f748 <readlinkat@plt+0xca68>  // b.any
  40f734:	ldrsb	w0, [sp, #91]
  40f738:	cmp	w0, #0x0
  40f73c:	b.eq	40f748 <readlinkat@plt+0xca68>  // b.none
  40f740:	ldr	x0, [sp, #104]
  40f744:	str	x0, [sp, #96]
  40f748:	ldrsb	w0, [sp, #91]
  40f74c:	bl	40efe0 <readlinkat@plt+0xc300>
  40f750:	mov	w2, w0
  40f754:	ldr	x0, [sp, #104]
  40f758:	add	x1, x0, #0x1
  40f75c:	str	x1, [sp, #104]
  40f760:	sxtb	w1, w2
  40f764:	strb	w1, [x0]
  40f768:	ldr	w0, [sp, #92]
  40f76c:	sub	w0, w0, #0x4
  40f770:	str	w0, [sp, #92]
  40f774:	ldr	w0, [sp, #92]
  40f778:	cmp	w0, #0x0
  40f77c:	b.ge	40f544 <readlinkat@plt+0xc864>  // b.tcont
  40f780:	b	40f788 <readlinkat@plt+0xcaa8>
  40f784:	nop
  40f788:	ldr	x0, [sp, #104]
  40f78c:	strb	wzr, [x0]
  40f790:	ldr	x0, [sp, #96]
  40f794:	cmp	x0, #0x0
  40f798:	b.ne	40f7a8 <readlinkat@plt+0xcac8>  // b.any
  40f79c:	ldr	x0, [sp, #104]
  40f7a0:	sub	x0, x0, #0x1
  40f7a4:	b	40f7ac <readlinkat@plt+0xcacc>
  40f7a8:	ldr	x0, [sp, #96]
  40f7ac:	ldp	x29, x30, [sp], #112
  40f7b0:	ret
  40f7b4:	stp	x29, x30, [sp, #-112]!
  40f7b8:	mov	x29, sp
  40f7bc:	str	x0, [sp, #40]
  40f7c0:	str	x1, [sp, #32]
  40f7c4:	str	x2, [sp, #24]
  40f7c8:	ldr	x0, [sp, #40]
  40f7cc:	bl	4025a0 <strlen@plt>
  40f7d0:	str	w0, [sp, #96]
  40f7d4:	ldrsw	x0, [sp, #96]
  40f7d8:	sub	x0, x0, #0x1
  40f7dc:	ldr	x1, [sp, #40]
  40f7e0:	add	x0, x1, x0
  40f7e4:	str	x0, [sp, #104]
  40f7e8:	str	wzr, [sp, #100]
  40f7ec:	ldr	w0, [sp, #96]
  40f7f0:	cmp	w0, #0x1
  40f7f4:	b.le	40f820 <readlinkat@plt+0xcb40>
  40f7f8:	mov	x2, #0x2                   	// #2
  40f7fc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40f800:	add	x1, x0, #0xce8
  40f804:	ldr	x0, [sp, #40]
  40f808:	bl	402960 <memcmp@plt>
  40f80c:	cmp	w0, #0x0
  40f810:	b.ne	40f820 <readlinkat@plt+0xcb40>  // b.any
  40f814:	ldr	x0, [sp, #40]
  40f818:	add	x0, x0, #0x2
  40f81c:	str	x0, [sp, #40]
  40f820:	ldr	x0, [sp, #32]
  40f824:	mov	x3, x0
  40f828:	ldr	x0, [sp, #24]
  40f82c:	mov	x2, x0
  40f830:	mov	w1, #0x0                   	// #0
  40f834:	mov	x0, x3
  40f838:	bl	402810 <memset@plt>
  40f83c:	b	40fa50 <readlinkat@plt+0xcd70>
  40f840:	ldr	x0, [sp, #104]
  40f844:	ldrsb	w0, [x0]
  40f848:	cmp	w0, #0x2c
  40f84c:	b.ne	40f85c <readlinkat@plt+0xcb7c>  // b.any
  40f850:	ldr	x0, [sp, #104]
  40f854:	sub	x0, x0, #0x1
  40f858:	str	x0, [sp, #104]
  40f85c:	ldr	x0, [sp, #104]
  40f860:	ldrsb	w0, [x0]
  40f864:	bl	40f03c <readlinkat@plt+0xc35c>
  40f868:	strb	w0, [sp, #95]
  40f86c:	ldrsb	w0, [sp, #95]
  40f870:	cmn	w0, #0x1
  40f874:	b.ne	40f880 <readlinkat@plt+0xcba0>  // b.any
  40f878:	mov	w0, #0xffffffff            	// #-1
  40f87c:	b	40fa64 <readlinkat@plt+0xcd84>
  40f880:	ldrb	w0, [sp, #95]
  40f884:	and	w0, w0, #0x1
  40f888:	cmp	w0, #0x0
  40f88c:	b.eq	40f8e8 <readlinkat@plt+0xcc08>  // b.none
  40f890:	ldrsw	x0, [sp, #100]
  40f894:	str	x0, [sp, #80]
  40f898:	ldr	x0, [sp, #80]
  40f89c:	lsr	x0, x0, #3
  40f8a0:	ldr	x1, [sp, #24]
  40f8a4:	cmp	x1, x0
  40f8a8:	b.ls	40f8e8 <readlinkat@plt+0xcc08>  // b.plast
  40f8ac:	ldr	x2, [sp, #32]
  40f8b0:	ldr	x0, [sp, #80]
  40f8b4:	lsr	x0, x0, #6
  40f8b8:	lsl	x1, x0, #3
  40f8bc:	add	x1, x2, x1
  40f8c0:	ldr	x2, [x1]
  40f8c4:	ldr	x1, [sp, #80]
  40f8c8:	and	w1, w1, #0x3f
  40f8cc:	mov	x3, #0x1                   	// #1
  40f8d0:	lsl	x1, x3, x1
  40f8d4:	ldr	x3, [sp, #32]
  40f8d8:	lsl	x0, x0, #3
  40f8dc:	add	x0, x3, x0
  40f8e0:	orr	x1, x2, x1
  40f8e4:	str	x1, [x0]
  40f8e8:	ldrb	w0, [sp, #95]
  40f8ec:	and	w0, w0, #0x2
  40f8f0:	cmp	w0, #0x0
  40f8f4:	b.eq	40f958 <readlinkat@plt+0xcc78>  // b.none
  40f8f8:	ldr	w0, [sp, #100]
  40f8fc:	add	w0, w0, #0x1
  40f900:	sxtw	x0, w0
  40f904:	str	x0, [sp, #72]
  40f908:	ldr	x0, [sp, #72]
  40f90c:	lsr	x0, x0, #3
  40f910:	ldr	x1, [sp, #24]
  40f914:	cmp	x1, x0
  40f918:	b.ls	40f958 <readlinkat@plt+0xcc78>  // b.plast
  40f91c:	ldr	x2, [sp, #32]
  40f920:	ldr	x0, [sp, #72]
  40f924:	lsr	x0, x0, #6
  40f928:	lsl	x1, x0, #3
  40f92c:	add	x1, x2, x1
  40f930:	ldr	x2, [x1]
  40f934:	ldr	x1, [sp, #72]
  40f938:	and	w1, w1, #0x3f
  40f93c:	mov	x3, #0x1                   	// #1
  40f940:	lsl	x1, x3, x1
  40f944:	ldr	x3, [sp, #32]
  40f948:	lsl	x0, x0, #3
  40f94c:	add	x0, x3, x0
  40f950:	orr	x1, x2, x1
  40f954:	str	x1, [x0]
  40f958:	ldrb	w0, [sp, #95]
  40f95c:	and	w0, w0, #0x4
  40f960:	cmp	w0, #0x0
  40f964:	b.eq	40f9c8 <readlinkat@plt+0xcce8>  // b.none
  40f968:	ldr	w0, [sp, #100]
  40f96c:	add	w0, w0, #0x2
  40f970:	sxtw	x0, w0
  40f974:	str	x0, [sp, #64]
  40f978:	ldr	x0, [sp, #64]
  40f97c:	lsr	x0, x0, #3
  40f980:	ldr	x1, [sp, #24]
  40f984:	cmp	x1, x0
  40f988:	b.ls	40f9c8 <readlinkat@plt+0xcce8>  // b.plast
  40f98c:	ldr	x2, [sp, #32]
  40f990:	ldr	x0, [sp, #64]
  40f994:	lsr	x0, x0, #6
  40f998:	lsl	x1, x0, #3
  40f99c:	add	x1, x2, x1
  40f9a0:	ldr	x2, [x1]
  40f9a4:	ldr	x1, [sp, #64]
  40f9a8:	and	w1, w1, #0x3f
  40f9ac:	mov	x3, #0x1                   	// #1
  40f9b0:	lsl	x1, x3, x1
  40f9b4:	ldr	x3, [sp, #32]
  40f9b8:	lsl	x0, x0, #3
  40f9bc:	add	x0, x3, x0
  40f9c0:	orr	x1, x2, x1
  40f9c4:	str	x1, [x0]
  40f9c8:	ldrb	w0, [sp, #95]
  40f9cc:	and	w0, w0, #0x8
  40f9d0:	cmp	w0, #0x0
  40f9d4:	b.eq	40fa38 <readlinkat@plt+0xcd58>  // b.none
  40f9d8:	ldr	w0, [sp, #100]
  40f9dc:	add	w0, w0, #0x3
  40f9e0:	sxtw	x0, w0
  40f9e4:	str	x0, [sp, #56]
  40f9e8:	ldr	x0, [sp, #56]
  40f9ec:	lsr	x0, x0, #3
  40f9f0:	ldr	x1, [sp, #24]
  40f9f4:	cmp	x1, x0
  40f9f8:	b.ls	40fa38 <readlinkat@plt+0xcd58>  // b.plast
  40f9fc:	ldr	x2, [sp, #32]
  40fa00:	ldr	x0, [sp, #56]
  40fa04:	lsr	x0, x0, #6
  40fa08:	lsl	x1, x0, #3
  40fa0c:	add	x1, x2, x1
  40fa10:	ldr	x2, [x1]
  40fa14:	ldr	x1, [sp, #56]
  40fa18:	and	w1, w1, #0x3f
  40fa1c:	mov	x3, #0x1                   	// #1
  40fa20:	lsl	x1, x3, x1
  40fa24:	ldr	x3, [sp, #32]
  40fa28:	lsl	x0, x0, #3
  40fa2c:	add	x0, x3, x0
  40fa30:	orr	x1, x2, x1
  40fa34:	str	x1, [x0]
  40fa38:	ldr	x0, [sp, #104]
  40fa3c:	sub	x0, x0, #0x1
  40fa40:	str	x0, [sp, #104]
  40fa44:	ldr	w0, [sp, #100]
  40fa48:	add	w0, w0, #0x4
  40fa4c:	str	w0, [sp, #100]
  40fa50:	ldr	x1, [sp, #104]
  40fa54:	ldr	x0, [sp, #40]
  40fa58:	cmp	x1, x0
  40fa5c:	b.cs	40f840 <readlinkat@plt+0xcb60>  // b.hs, b.nlast
  40fa60:	mov	w0, #0x0                   	// #0
  40fa64:	ldp	x29, x30, [sp], #112
  40fa68:	ret
  40fa6c:	stp	x29, x30, [sp, #-48]!
  40fa70:	mov	x29, sp
  40fa74:	str	x0, [sp, #40]
  40fa78:	str	x1, [sp, #32]
  40fa7c:	str	x2, [sp, #24]
  40fa80:	bl	402bd0 <__errno_location@plt>
  40fa84:	str	wzr, [x0]
  40fa88:	ldr	x0, [sp, #40]
  40fa8c:	cmp	x0, #0x0
  40fa90:	b.eq	40fad0 <readlinkat@plt+0xcdf0>  // b.none
  40fa94:	ldr	x0, [sp, #40]
  40fa98:	ldrsb	w0, [x0]
  40fa9c:	cmp	w0, #0x0
  40faa0:	b.eq	40fad0 <readlinkat@plt+0xcdf0>  // b.none
  40faa4:	bl	4029b0 <__ctype_b_loc@plt>
  40faa8:	ldr	x1, [x0]
  40faac:	ldr	x0, [sp, #40]
  40fab0:	ldrsb	w0, [x0]
  40fab4:	sxtb	x0, w0
  40fab8:	lsl	x0, x0, #1
  40fabc:	add	x0, x1, x0
  40fac0:	ldrh	w0, [x0]
  40fac4:	and	w0, w0, #0x800
  40fac8:	cmp	w0, #0x0
  40facc:	b.ne	40fad8 <readlinkat@plt+0xcdf8>  // b.any
  40fad0:	mov	w0, #0xffffffea            	// #-22
  40fad4:	b	40fb34 <readlinkat@plt+0xce54>
  40fad8:	mov	w2, #0xa                   	// #10
  40fadc:	ldr	x1, [sp, #32]
  40fae0:	ldr	x0, [sp, #40]
  40fae4:	bl	402590 <strtoul@plt>
  40fae8:	mov	w1, w0
  40faec:	ldr	x0, [sp, #24]
  40faf0:	str	w1, [x0]
  40faf4:	bl	402bd0 <__errno_location@plt>
  40faf8:	ldr	w0, [x0]
  40fafc:	cmp	w0, #0x0
  40fb00:	b.eq	40fb14 <readlinkat@plt+0xce34>  // b.none
  40fb04:	bl	402bd0 <__errno_location@plt>
  40fb08:	ldr	w0, [x0]
  40fb0c:	neg	w0, w0
  40fb10:	b	40fb34 <readlinkat@plt+0xce54>
  40fb14:	ldr	x0, [sp, #32]
  40fb18:	ldr	x0, [x0]
  40fb1c:	ldr	x1, [sp, #40]
  40fb20:	cmp	x1, x0
  40fb24:	b.ne	40fb30 <readlinkat@plt+0xce50>  // b.any
  40fb28:	mov	w0, #0xffffffea            	// #-22
  40fb2c:	b	40fb34 <readlinkat@plt+0xce54>
  40fb30:	mov	w0, #0x0                   	// #0
  40fb34:	ldp	x29, x30, [sp], #48
  40fb38:	ret
  40fb3c:	stp	x29, x30, [sp, #-128]!
  40fb40:	mov	x29, sp
  40fb44:	str	x0, [sp, #40]
  40fb48:	str	x1, [sp, #32]
  40fb4c:	str	x2, [sp, #24]
  40fb50:	str	w3, [sp, #20]
  40fb54:	ldr	x0, [sp, #24]
  40fb58:	lsl	x0, x0, #3
  40fb5c:	str	x0, [sp, #112]
  40fb60:	str	xzr, [sp, #72]
  40fb64:	ldr	x0, [sp, #40]
  40fb68:	str	x0, [sp, #120]
  40fb6c:	ldr	x0, [sp, #32]
  40fb70:	mov	x3, x0
  40fb74:	ldr	x0, [sp, #24]
  40fb78:	mov	x2, x0
  40fb7c:	mov	w1, #0x0                   	// #0
  40fb80:	mov	x0, x3
  40fb84:	bl	402810 <memset@plt>
  40fb88:	b	40fd90 <readlinkat@plt+0xd0b0>
  40fb8c:	add	x1, sp, #0x44
  40fb90:	add	x0, sp, #0x48
  40fb94:	mov	x2, x1
  40fb98:	mov	x1, x0
  40fb9c:	ldr	x0, [sp, #104]
  40fba0:	bl	40fa6c <readlinkat@plt+0xcd8c>
  40fba4:	cmp	w0, #0x0
  40fba8:	b.eq	40fbb4 <readlinkat@plt+0xced4>  // b.none
  40fbac:	mov	w0, #0x1                   	// #1
  40fbb0:	b	40fddc <readlinkat@plt+0xd0fc>
  40fbb4:	ldr	w0, [sp, #68]
  40fbb8:	str	w0, [sp, #64]
  40fbbc:	mov	w0, #0x1                   	// #1
  40fbc0:	str	w0, [sp, #60]
  40fbc4:	ldr	x0, [sp, #72]
  40fbc8:	str	x0, [sp, #104]
  40fbcc:	mov	w1, #0x2d                  	// #45
  40fbd0:	ldr	x0, [sp, #104]
  40fbd4:	bl	40f0a8 <readlinkat@plt+0xc3c8>
  40fbd8:	str	x0, [sp, #96]
  40fbdc:	mov	w1, #0x2c                  	// #44
  40fbe0:	ldr	x0, [sp, #104]
  40fbe4:	bl	40f0a8 <readlinkat@plt+0xc3c8>
  40fbe8:	str	x0, [sp, #88]
  40fbec:	ldr	x0, [sp, #96]
  40fbf0:	cmp	x0, #0x0
  40fbf4:	b.eq	40fcd4 <readlinkat@plt+0xcff4>  // b.none
  40fbf8:	ldr	x0, [sp, #88]
  40fbfc:	cmp	x0, #0x0
  40fc00:	b.eq	40fc14 <readlinkat@plt+0xcf34>  // b.none
  40fc04:	ldr	x1, [sp, #96]
  40fc08:	ldr	x0, [sp, #88]
  40fc0c:	cmp	x1, x0
  40fc10:	b.cs	40fcd4 <readlinkat@plt+0xcff4>  // b.hs, b.nlast
  40fc14:	add	x1, sp, #0x40
  40fc18:	add	x0, sp, #0x48
  40fc1c:	mov	x2, x1
  40fc20:	mov	x1, x0
  40fc24:	ldr	x0, [sp, #96]
  40fc28:	bl	40fa6c <readlinkat@plt+0xcd8c>
  40fc2c:	cmp	w0, #0x0
  40fc30:	b.eq	40fc3c <readlinkat@plt+0xcf5c>  // b.none
  40fc34:	mov	w0, #0x1                   	// #1
  40fc38:	b	40fddc <readlinkat@plt+0xd0fc>
  40fc3c:	ldr	x0, [sp, #72]
  40fc40:	cmp	x0, #0x0
  40fc44:	b.eq	40fc68 <readlinkat@plt+0xcf88>  // b.none
  40fc48:	ldr	x0, [sp, #72]
  40fc4c:	ldrsb	w0, [x0]
  40fc50:	cmp	w0, #0x0
  40fc54:	b.eq	40fc68 <readlinkat@plt+0xcf88>  // b.none
  40fc58:	ldr	x0, [sp, #72]
  40fc5c:	mov	w1, #0x3a                  	// #58
  40fc60:	bl	40f0a8 <readlinkat@plt+0xc3c8>
  40fc64:	b	40fc6c <readlinkat@plt+0xcf8c>
  40fc68:	mov	x0, #0x0                   	// #0
  40fc6c:	str	x0, [sp, #96]
  40fc70:	ldr	x0, [sp, #96]
  40fc74:	cmp	x0, #0x0
  40fc78:	b.eq	40fcd4 <readlinkat@plt+0xcff4>  // b.none
  40fc7c:	ldr	x0, [sp, #88]
  40fc80:	cmp	x0, #0x0
  40fc84:	b.eq	40fc98 <readlinkat@plt+0xcfb8>  // b.none
  40fc88:	ldr	x1, [sp, #96]
  40fc8c:	ldr	x0, [sp, #88]
  40fc90:	cmp	x1, x0
  40fc94:	b.cs	40fcd4 <readlinkat@plt+0xcff4>  // b.hs, b.nlast
  40fc98:	add	x1, sp, #0x3c
  40fc9c:	add	x0, sp, #0x48
  40fca0:	mov	x2, x1
  40fca4:	mov	x1, x0
  40fca8:	ldr	x0, [sp, #96]
  40fcac:	bl	40fa6c <readlinkat@plt+0xcd8c>
  40fcb0:	cmp	w0, #0x0
  40fcb4:	b.eq	40fcc0 <readlinkat@plt+0xcfe0>  // b.none
  40fcb8:	mov	w0, #0x1                   	// #1
  40fcbc:	b	40fddc <readlinkat@plt+0xd0fc>
  40fcc0:	ldr	w0, [sp, #60]
  40fcc4:	cmp	w0, #0x0
  40fcc8:	b.ne	40fcd4 <readlinkat@plt+0xcff4>  // b.any
  40fccc:	mov	w0, #0x1                   	// #1
  40fcd0:	b	40fddc <readlinkat@plt+0xd0fc>
  40fcd4:	ldr	w1, [sp, #68]
  40fcd8:	ldr	w0, [sp, #64]
  40fcdc:	cmp	w1, w0
  40fce0:	b.ls	40fd80 <readlinkat@plt+0xd0a0>  // b.plast
  40fce4:	mov	w0, #0x1                   	// #1
  40fce8:	b	40fddc <readlinkat@plt+0xd0fc>
  40fcec:	ldr	w0, [sp, #20]
  40fcf0:	cmp	w0, #0x0
  40fcf4:	b.eq	40fd14 <readlinkat@plt+0xd034>  // b.none
  40fcf8:	ldr	w0, [sp, #68]
  40fcfc:	mov	w0, w0
  40fd00:	ldr	x1, [sp, #112]
  40fd04:	cmp	x1, x0
  40fd08:	b.hi	40fd14 <readlinkat@plt+0xd034>  // b.pmore
  40fd0c:	mov	w0, #0x2                   	// #2
  40fd10:	b	40fddc <readlinkat@plt+0xd0fc>
  40fd14:	ldr	w0, [sp, #68]
  40fd18:	mov	w0, w0
  40fd1c:	str	x0, [sp, #80]
  40fd20:	ldr	x0, [sp, #80]
  40fd24:	lsr	x0, x0, #3
  40fd28:	ldr	x1, [sp, #24]
  40fd2c:	cmp	x1, x0
  40fd30:	b.ls	40fd70 <readlinkat@plt+0xd090>  // b.plast
  40fd34:	ldr	x2, [sp, #32]
  40fd38:	ldr	x0, [sp, #80]
  40fd3c:	lsr	x0, x0, #6
  40fd40:	lsl	x1, x0, #3
  40fd44:	add	x1, x2, x1
  40fd48:	ldr	x2, [x1]
  40fd4c:	ldr	x1, [sp, #80]
  40fd50:	and	w1, w1, #0x3f
  40fd54:	mov	x3, #0x1                   	// #1
  40fd58:	lsl	x1, x3, x1
  40fd5c:	ldr	x3, [sp, #32]
  40fd60:	lsl	x0, x0, #3
  40fd64:	add	x0, x3, x0
  40fd68:	orr	x1, x2, x1
  40fd6c:	str	x1, [x0]
  40fd70:	ldr	w1, [sp, #68]
  40fd74:	ldr	w0, [sp, #60]
  40fd78:	add	w0, w1, w0
  40fd7c:	str	w0, [sp, #68]
  40fd80:	ldr	w1, [sp, #68]
  40fd84:	ldr	w0, [sp, #64]
  40fd88:	cmp	w1, w0
  40fd8c:	b.ls	40fcec <readlinkat@plt+0xd00c>  // b.plast
  40fd90:	ldr	x0, [sp, #120]
  40fd94:	str	x0, [sp, #104]
  40fd98:	mov	w1, #0x2c                  	// #44
  40fd9c:	ldr	x0, [sp, #120]
  40fda0:	bl	40f0a8 <readlinkat@plt+0xc3c8>
  40fda4:	str	x0, [sp, #120]
  40fda8:	ldr	x0, [sp, #104]
  40fdac:	cmp	x0, #0x0
  40fdb0:	b.ne	40fb8c <readlinkat@plt+0xceac>  // b.any
  40fdb4:	ldr	x0, [sp, #72]
  40fdb8:	cmp	x0, #0x0
  40fdbc:	b.eq	40fdd8 <readlinkat@plt+0xd0f8>  // b.none
  40fdc0:	ldr	x0, [sp, #72]
  40fdc4:	ldrsb	w0, [x0]
  40fdc8:	cmp	w0, #0x0
  40fdcc:	b.eq	40fdd8 <readlinkat@plt+0xd0f8>  // b.none
  40fdd0:	mov	w0, #0x1                   	// #1
  40fdd4:	b	40fddc <readlinkat@plt+0xd0fc>
  40fdd8:	mov	w0, #0x0                   	// #0
  40fddc:	ldp	x29, x30, [sp], #128
  40fde0:	ret
  40fde4:	stp	x29, x30, [sp, #-48]!
  40fde8:	mov	x29, sp
  40fdec:	str	w0, [sp, #28]
  40fdf0:	ldr	w1, [sp, #28]
  40fdf4:	mov	w0, #0xde83                	// #56963
  40fdf8:	movk	w0, #0x431b, lsl #16
  40fdfc:	umull	x0, w1, w0
  40fe00:	lsr	x0, x0, #32
  40fe04:	lsr	w0, w0, #18
  40fe08:	mov	w0, w0
  40fe0c:	str	x0, [sp, #32]
  40fe10:	ldr	w1, [sp, #28]
  40fe14:	mov	w0, #0xde83                	// #56963
  40fe18:	movk	w0, #0x431b, lsl #16
  40fe1c:	umull	x0, w1, w0
  40fe20:	lsr	x0, x0, #32
  40fe24:	lsr	w0, w0, #18
  40fe28:	mov	w2, #0x4240                	// #16960
  40fe2c:	movk	w2, #0xf, lsl #16
  40fe30:	mul	w0, w0, w2
  40fe34:	sub	w0, w1, w0
  40fe38:	mov	w1, w0
  40fe3c:	mov	x0, x1
  40fe40:	lsl	x0, x0, #5
  40fe44:	sub	x0, x0, x1
  40fe48:	lsl	x0, x0, #2
  40fe4c:	add	x0, x0, x1
  40fe50:	lsl	x0, x0, #3
  40fe54:	str	x0, [sp, #40]
  40fe58:	add	x0, sp, #0x20
  40fe5c:	mov	x1, #0x0                   	// #0
  40fe60:	bl	402a30 <nanosleep@plt>
  40fe64:	ldp	x29, x30, [sp], #48
  40fe68:	ret
  40fe6c:	stp	x29, x30, [sp, #-48]!
  40fe70:	mov	x29, sp
  40fe74:	str	x0, [sp, #24]
  40fe78:	b	40fec0 <readlinkat@plt+0xd1e0>
  40fe7c:	ldr	x0, [sp, #40]
  40fe80:	add	x2, x0, #0x13
  40fe84:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40fe88:	add	x1, x0, #0xcf0
  40fe8c:	mov	x0, x2
  40fe90:	bl	402990 <strcmp@plt>
  40fe94:	cmp	w0, #0x0
  40fe98:	b.eq	40febc <readlinkat@plt+0xd1dc>  // b.none
  40fe9c:	ldr	x0, [sp, #40]
  40fea0:	add	x2, x0, #0x13
  40fea4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  40fea8:	add	x1, x0, #0xcf8
  40feac:	mov	x0, x2
  40feb0:	bl	402990 <strcmp@plt>
  40feb4:	cmp	w0, #0x0
  40feb8:	b.ne	40fedc <readlinkat@plt+0xd1fc>  // b.any
  40febc:	nop
  40fec0:	ldr	x0, [sp, #24]
  40fec4:	bl	402860 <readdir@plt>
  40fec8:	str	x0, [sp, #40]
  40fecc:	ldr	x0, [sp, #40]
  40fed0:	cmp	x0, #0x0
  40fed4:	b.ne	40fe7c <readlinkat@plt+0xd19c>  // b.any
  40fed8:	b	40fee0 <readlinkat@plt+0xd200>
  40fedc:	nop
  40fee0:	ldr	x0, [sp, #40]
  40fee4:	ldp	x29, x30, [sp], #48
  40fee8:	ret
  40feec:	stp	x29, x30, [sp, #-64]!
  40fef0:	mov	x29, sp
  40fef4:	str	w0, [sp, #44]
  40fef8:	str	x1, [sp, #32]
  40fefc:	str	x2, [sp, #24]
  40ff00:	b	40ffa0 <readlinkat@plt+0xd2c0>
  40ff04:	bl	402bd0 <__errno_location@plt>
  40ff08:	str	wzr, [x0]
  40ff0c:	ldr	x2, [sp, #24]
  40ff10:	ldr	x1, [sp, #32]
  40ff14:	ldr	w0, [sp, #44]
  40ff18:	bl	402910 <write@plt>
  40ff1c:	str	x0, [sp, #56]
  40ff20:	ldr	x0, [sp, #56]
  40ff24:	cmp	x0, #0x0
  40ff28:	b.le	40ff5c <readlinkat@plt+0xd27c>
  40ff2c:	ldr	x0, [sp, #56]
  40ff30:	ldr	x1, [sp, #24]
  40ff34:	sub	x0, x1, x0
  40ff38:	str	x0, [sp, #24]
  40ff3c:	ldr	x0, [sp, #24]
  40ff40:	cmp	x0, #0x0
  40ff44:	b.eq	40ff84 <readlinkat@plt+0xd2a4>  // b.none
  40ff48:	ldr	x0, [sp, #56]
  40ff4c:	ldr	x1, [sp, #32]
  40ff50:	add	x0, x1, x0
  40ff54:	str	x0, [sp, #32]
  40ff58:	b	40ff84 <readlinkat@plt+0xd2a4>
  40ff5c:	bl	402bd0 <__errno_location@plt>
  40ff60:	ldr	w0, [x0]
  40ff64:	cmp	w0, #0x4
  40ff68:	b.eq	40ff84 <readlinkat@plt+0xd2a4>  // b.none
  40ff6c:	bl	402bd0 <__errno_location@plt>
  40ff70:	ldr	w0, [x0]
  40ff74:	cmp	w0, #0xb
  40ff78:	b.eq	40ff84 <readlinkat@plt+0xd2a4>  // b.none
  40ff7c:	mov	w0, #0xffffffff            	// #-1
  40ff80:	b	40ffb0 <readlinkat@plt+0xd2d0>
  40ff84:	bl	402bd0 <__errno_location@plt>
  40ff88:	ldr	w0, [x0]
  40ff8c:	cmp	w0, #0xb
  40ff90:	b.ne	40ffa0 <readlinkat@plt+0xd2c0>  // b.any
  40ff94:	mov	w0, #0xd090                	// #53392
  40ff98:	movk	w0, #0x3, lsl #16
  40ff9c:	bl	40fde4 <readlinkat@plt+0xd104>
  40ffa0:	ldr	x0, [sp, #24]
  40ffa4:	cmp	x0, #0x0
  40ffa8:	b.ne	40ff04 <readlinkat@plt+0xd224>  // b.any
  40ffac:	mov	w0, #0x0                   	// #0
  40ffb0:	ldp	x29, x30, [sp], #64
  40ffb4:	ret
  40ffb8:	stp	x29, x30, [sp, #-80]!
  40ffbc:	mov	x29, sp
  40ffc0:	str	w0, [sp, #44]
  40ffc4:	str	x1, [sp, #32]
  40ffc8:	str	x2, [sp, #24]
  40ffcc:	str	xzr, [sp, #72]
  40ffd0:	str	wzr, [sp, #68]
  40ffd4:	ldr	x2, [sp, #24]
  40ffd8:	mov	w1, #0x0                   	// #0
  40ffdc:	ldr	x0, [sp, #32]
  40ffe0:	bl	402810 <memset@plt>
  40ffe4:	b	4100a8 <readlinkat@plt+0xd3c8>
  40ffe8:	ldr	x2, [sp, #24]
  40ffec:	ldr	x1, [sp, #32]
  40fff0:	ldr	w0, [sp, #44]
  40fff4:	bl	402b00 <read@plt>
  40fff8:	str	x0, [sp, #56]
  40fffc:	ldr	x0, [sp, #56]
  410000:	cmp	x0, #0x0
  410004:	b.gt	410074 <readlinkat@plt+0xd394>
  410008:	ldr	x0, [sp, #56]
  41000c:	cmp	x0, #0x0
  410010:	b.ge	410058 <readlinkat@plt+0xd378>  // b.tcont
  410014:	bl	402bd0 <__errno_location@plt>
  410018:	ldr	w0, [x0]
  41001c:	cmp	w0, #0xb
  410020:	b.eq	410034 <readlinkat@plt+0xd354>  // b.none
  410024:	bl	402bd0 <__errno_location@plt>
  410028:	ldr	w0, [x0]
  41002c:	cmp	w0, #0x4
  410030:	b.ne	410058 <readlinkat@plt+0xd378>  // b.any
  410034:	ldr	w0, [sp, #68]
  410038:	add	w1, w0, #0x1
  41003c:	str	w1, [sp, #68]
  410040:	cmp	w0, #0x4
  410044:	b.gt	410058 <readlinkat@plt+0xd378>
  410048:	mov	w0, #0xd090                	// #53392
  41004c:	movk	w0, #0x3, lsl #16
  410050:	bl	40fde4 <readlinkat@plt+0xd104>
  410054:	b	4100a8 <readlinkat@plt+0xd3c8>
  410058:	ldr	x0, [sp, #72]
  41005c:	cmp	x0, #0x0
  410060:	b.eq	41006c <readlinkat@plt+0xd38c>  // b.none
  410064:	ldr	x0, [sp, #72]
  410068:	b	4100b8 <readlinkat@plt+0xd3d8>
  41006c:	mov	x0, #0xffffffffffffffff    	// #-1
  410070:	b	4100b8 <readlinkat@plt+0xd3d8>
  410074:	str	wzr, [sp, #68]
  410078:	ldr	x0, [sp, #56]
  41007c:	ldr	x1, [sp, #24]
  410080:	sub	x0, x1, x0
  410084:	str	x0, [sp, #24]
  410088:	ldr	x0, [sp, #56]
  41008c:	ldr	x1, [sp, #32]
  410090:	add	x0, x1, x0
  410094:	str	x0, [sp, #32]
  410098:	ldr	x1, [sp, #72]
  41009c:	ldr	x0, [sp, #56]
  4100a0:	add	x0, x1, x0
  4100a4:	str	x0, [sp, #72]
  4100a8:	ldr	x0, [sp, #24]
  4100ac:	cmp	x0, #0x0
  4100b0:	b.ne	40ffe8 <readlinkat@plt+0xd308>  // b.any
  4100b4:	ldr	x0, [sp, #72]
  4100b8:	ldp	x29, x30, [sp], #80
  4100bc:	ret
  4100c0:	stp	x29, x30, [sp, #-288]!
  4100c4:	mov	x29, sp
  4100c8:	str	x0, [sp, #56]
  4100cc:	str	x1, [sp, #232]
  4100d0:	str	x2, [sp, #240]
  4100d4:	str	x3, [sp, #248]
  4100d8:	str	x4, [sp, #256]
  4100dc:	str	x5, [sp, #264]
  4100e0:	str	x6, [sp, #272]
  4100e4:	str	x7, [sp, #280]
  4100e8:	str	q0, [sp, #96]
  4100ec:	str	q1, [sp, #112]
  4100f0:	str	q2, [sp, #128]
  4100f4:	str	q3, [sp, #144]
  4100f8:	str	q4, [sp, #160]
  4100fc:	str	q5, [sp, #176]
  410100:	str	q6, [sp, #192]
  410104:	str	q7, [sp, #208]
  410108:	add	x0, sp, #0x120
  41010c:	str	x0, [sp, #64]
  410110:	add	x0, sp, #0x120
  410114:	str	x0, [sp, #72]
  410118:	add	x0, sp, #0xe0
  41011c:	str	x0, [sp, #80]
  410120:	mov	w0, #0xffffffc8            	// #-56
  410124:	str	w0, [sp, #88]
  410128:	mov	w0, #0xffffff80            	// #-128
  41012c:	str	w0, [sp, #92]
  410130:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410134:	ldr	x0, [x0, #4056]
  410138:	ldr	x4, [x0]
  41013c:	add	x2, sp, #0x10
  410140:	add	x3, sp, #0x40
  410144:	ldp	x0, x1, [x3]
  410148:	stp	x0, x1, [x2]
  41014c:	ldp	x0, x1, [x3, #16]
  410150:	stp	x0, x1, [x2, #16]
  410154:	add	x0, sp, #0x10
  410158:	mov	x2, x0
  41015c:	ldr	x1, [sp, #56]
  410160:	mov	x0, x4
  410164:	bl	402b90 <vfprintf@plt>
  410168:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  41016c:	ldr	x0, [x0, #4056]
  410170:	ldr	x0, [x0]
  410174:	mov	x1, x0
  410178:	mov	w0, #0xa                   	// #10
  41017c:	bl	4026c0 <fputc@plt>
  410180:	nop
  410184:	ldp	x29, x30, [sp], #288
  410188:	ret
  41018c:	stp	x29, x30, [sp, #-80]!
  410190:	mov	x29, sp
  410194:	str	x0, [sp, #24]
  410198:	str	x1, [sp, #16]
  41019c:	add	x0, sp, #0x20
  4101a0:	mov	w2, #0x0                   	// #0
  4101a4:	mov	x1, x0
  4101a8:	ldr	x0, [sp, #16]
  4101ac:	bl	402590 <strtoul@plt>
  4101b0:	str	w0, [sp, #76]
  4101b4:	ldr	x0, [sp, #32]
  4101b8:	cmp	x0, #0x0
  4101bc:	b.eq	4102d4 <readlinkat@plt+0xd5f4>  // b.none
  4101c0:	ldr	x0, [sp, #32]
  4101c4:	ldrsb	w0, [x0]
  4101c8:	cmp	w0, #0x0
  4101cc:	b.eq	4102d4 <readlinkat@plt+0xd5f4>  // b.none
  4101d0:	ldr	x0, [sp, #24]
  4101d4:	cmp	x0, #0x0
  4101d8:	b.eq	4102d4 <readlinkat@plt+0xd5f4>  // b.none
  4101dc:	ldr	x0, [sp, #24]
  4101e0:	ldr	x0, [x0]
  4101e4:	cmp	x0, #0x0
  4101e8:	b.eq	4102d4 <readlinkat@plt+0xd5f4>  // b.none
  4101ec:	str	wzr, [sp, #76]
  4101f0:	ldr	x0, [sp, #16]
  4101f4:	bl	402880 <strdup@plt>
  4101f8:	str	x0, [sp, #48]
  4101fc:	ldr	x0, [sp, #48]
  410200:	str	x0, [sp, #64]
  410204:	ldr	x0, [sp, #64]
  410208:	cmp	x0, #0x0
  41020c:	b.ne	410298 <readlinkat@plt+0xd5b8>  // b.any
  410210:	ldr	w0, [sp, #76]
  410214:	b	410308 <readlinkat@plt+0xd628>
  410218:	ldr	x0, [sp, #32]
  41021c:	str	x0, [sp, #64]
  410220:	ldr	x0, [sp, #24]
  410224:	str	x0, [sp, #56]
  410228:	b	41026c <readlinkat@plt+0xd58c>
  41022c:	ldr	x0, [sp, #56]
  410230:	ldr	x0, [x0]
  410234:	mov	x1, x0
  410238:	ldr	x0, [sp, #40]
  41023c:	bl	402990 <strcmp@plt>
  410240:	cmp	w0, #0x0
  410244:	b.ne	410260 <readlinkat@plt+0xd580>  // b.any
  410248:	ldr	x0, [sp, #56]
  41024c:	ldr	w0, [x0, #8]
  410250:	ldr	w1, [sp, #76]
  410254:	orr	w0, w1, w0
  410258:	str	w0, [sp, #76]
  41025c:	b	410288 <readlinkat@plt+0xd5a8>
  410260:	ldr	x0, [sp, #56]
  410264:	add	x0, x0, #0x18
  410268:	str	x0, [sp, #56]
  41026c:	ldr	x0, [sp, #56]
  410270:	cmp	x0, #0x0
  410274:	b.eq	410288 <readlinkat@plt+0xd5a8>  // b.none
  410278:	ldr	x0, [sp, #56]
  41027c:	ldr	x0, [x0]
  410280:	cmp	x0, #0x0
  410284:	b.ne	41022c <readlinkat@plt+0xd54c>  // b.any
  410288:	ldr	w1, [sp, #76]
  41028c:	mov	w0, #0xffff                	// #65535
  410290:	cmp	w1, w0
  410294:	b.eq	4102c4 <readlinkat@plt+0xd5e4>  // b.none
  410298:	add	x0, sp, #0x20
  41029c:	mov	x2, x0
  4102a0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4102a4:	add	x1, x0, #0xd00
  4102a8:	ldr	x0, [sp, #64]
  4102ac:	bl	402770 <strtok_r@plt>
  4102b0:	str	x0, [sp, #40]
  4102b4:	ldr	x0, [sp, #40]
  4102b8:	cmp	x0, #0x0
  4102bc:	b.ne	410218 <readlinkat@plt+0xd538>  // b.any
  4102c0:	b	4102c8 <readlinkat@plt+0xd5e8>
  4102c4:	nop
  4102c8:	ldr	x0, [sp, #48]
  4102cc:	bl	4029f0 <free@plt>
  4102d0:	b	410304 <readlinkat@plt+0xd624>
  4102d4:	ldr	x0, [sp, #32]
  4102d8:	cmp	x0, #0x0
  4102dc:	b.eq	410304 <readlinkat@plt+0xd624>  // b.none
  4102e0:	ldr	x2, [sp, #32]
  4102e4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4102e8:	add	x1, x0, #0xd08
  4102ec:	mov	x0, x2
  4102f0:	bl	402990 <strcmp@plt>
  4102f4:	cmp	w0, #0x0
  4102f8:	b.ne	410304 <readlinkat@plt+0xd624>  // b.any
  4102fc:	mov	w0, #0xffff                	// #65535
  410300:	str	w0, [sp, #76]
  410304:	ldr	w0, [sp, #76]
  410308:	ldp	x29, x30, [sp], #80
  41030c:	ret
  410310:	stp	x29, x30, [sp, #-48]!
  410314:	mov	x29, sp
  410318:	str	x0, [sp, #40]
  41031c:	str	x1, [sp, #32]
  410320:	str	x2, [sp, #24]
  410324:	ldr	x0, [sp, #24]
  410328:	sub	x0, x0, #0x1
  41032c:	mov	x2, x0
  410330:	ldr	x1, [sp, #32]
  410334:	ldr	x0, [sp, #40]
  410338:	bl	402b40 <strncpy@plt>
  41033c:	ldr	x0, [sp, #24]
  410340:	sub	x0, x0, #0x1
  410344:	ldr	x1, [sp, #40]
  410348:	add	x0, x1, x0
  41034c:	strb	wzr, [x0]
  410350:	nop
  410354:	ldp	x29, x30, [sp], #48
  410358:	ret
  41035c:	stp	x29, x30, [sp, #-272]!
  410360:	mov	x29, sp
  410364:	str	x0, [sp, #56]
  410368:	str	x1, [sp, #48]
  41036c:	str	x2, [sp, #224]
  410370:	str	x3, [sp, #232]
  410374:	str	x4, [sp, #240]
  410378:	str	x5, [sp, #248]
  41037c:	str	x6, [sp, #256]
  410380:	str	x7, [sp, #264]
  410384:	str	q0, [sp, #96]
  410388:	str	q1, [sp, #112]
  41038c:	str	q2, [sp, #128]
  410390:	str	q3, [sp, #144]
  410394:	str	q4, [sp, #160]
  410398:	str	q5, [sp, #176]
  41039c:	str	q6, [sp, #192]
  4103a0:	str	q7, [sp, #208]
  4103a4:	ldr	x0, [sp, #56]
  4103a8:	cmp	x0, #0x0
  4103ac:	b.eq	4103e8 <readlinkat@plt+0xd708>  // b.none
  4103b0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4103b4:	add	x0, x0, #0x768
  4103b8:	ldr	w0, [x0]
  4103bc:	and	w0, w0, #0x1000000
  4103c0:	cmp	w0, #0x0
  4103c4:	b.ne	4103e8 <readlinkat@plt+0xd708>  // b.any
  4103c8:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  4103cc:	ldr	x0, [x0, #4056]
  4103d0:	ldr	x3, [x0]
  4103d4:	ldr	x2, [sp, #56]
  4103d8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4103dc:	add	x1, x0, #0xd28
  4103e0:	mov	x0, x3
  4103e4:	bl	402c70 <fprintf@plt>
  4103e8:	add	x0, sp, #0x110
  4103ec:	str	x0, [sp, #64]
  4103f0:	add	x0, sp, #0x110
  4103f4:	str	x0, [sp, #72]
  4103f8:	add	x0, sp, #0xe0
  4103fc:	str	x0, [sp, #80]
  410400:	mov	w0, #0xffffffd0            	// #-48
  410404:	str	w0, [sp, #88]
  410408:	mov	w0, #0xffffff80            	// #-128
  41040c:	str	w0, [sp, #92]
  410410:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410414:	ldr	x0, [x0, #4056]
  410418:	ldr	x4, [x0]
  41041c:	add	x2, sp, #0x10
  410420:	add	x3, sp, #0x40
  410424:	ldp	x0, x1, [x3]
  410428:	stp	x0, x1, [x2]
  41042c:	ldp	x0, x1, [x3, #16]
  410430:	stp	x0, x1, [x2, #16]
  410434:	add	x0, sp, #0x10
  410438:	mov	x2, x0
  41043c:	ldr	x1, [sp, #48]
  410440:	mov	x0, x4
  410444:	bl	402b90 <vfprintf@plt>
  410448:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  41044c:	ldr	x0, [x0, #4056]
  410450:	ldr	x0, [x0]
  410454:	mov	x1, x0
  410458:	mov	w0, #0xa                   	// #10
  41045c:	bl	4026c0 <fputc@plt>
  410460:	nop
  410464:	ldp	x29, x30, [sp], #272
  410468:	ret
  41046c:	stp	x29, x30, [sp, #-48]!
  410470:	mov	x29, sp
  410474:	str	x19, [sp, #16]
  410478:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  41047c:	add	x0, x0, #0x768
  410480:	ldr	w0, [x0]
  410484:	cmp	w0, #0x0
  410488:	b.ne	410598 <readlinkat@plt+0xd8b8>  // b.any
  41048c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410490:	add	x0, x0, #0xd30
  410494:	bl	402c00 <getenv@plt>
  410498:	str	x0, [sp, #40]
  41049c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4104a0:	add	x0, x0, #0x768
  4104a4:	ldr	w0, [x0]
  4104a8:	and	w0, w0, #0x2
  4104ac:	cmp	w0, #0x0
  4104b0:	b.ne	4104f0 <readlinkat@plt+0xd810>  // b.any
  4104b4:	ldr	x0, [sp, #40]
  4104b8:	cmp	x0, #0x0
  4104bc:	b.eq	4104e4 <readlinkat@plt+0xd804>  // b.none
  4104c0:	ldr	x1, [sp, #40]
  4104c4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4104c8:	add	x0, x0, #0xd10
  4104cc:	bl	41018c <readlinkat@plt+0xd4ac>
  4104d0:	mov	w1, w0
  4104d4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4104d8:	add	x0, x0, #0x768
  4104dc:	str	w1, [x0]
  4104e0:	b	4104f0 <readlinkat@plt+0xd810>
  4104e4:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4104e8:	add	x0, x0, #0x768
  4104ec:	str	wzr, [x0]
  4104f0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4104f4:	add	x0, x0, #0x768
  4104f8:	ldr	w0, [x0]
  4104fc:	cmp	w0, #0x0
  410500:	b.eq	410578 <readlinkat@plt+0xd898>  // b.none
  410504:	bl	402690 <getuid@plt>
  410508:	mov	w19, w0
  41050c:	bl	402650 <geteuid@plt>
  410510:	cmp	w19, w0
  410514:	b.ne	41052c <readlinkat@plt+0xd84c>  // b.any
  410518:	bl	402a00 <getgid@plt>
  41051c:	mov	w19, w0
  410520:	bl	402620 <getegid@plt>
  410524:	cmp	w19, w0
  410528:	b.eq	410578 <readlinkat@plt+0xd898>  // b.none
  41052c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410530:	add	x0, x0, #0x768
  410534:	ldr	w0, [x0]
  410538:	orr	w1, w0, #0x1000000
  41053c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410540:	add	x0, x0, #0x768
  410544:	str	w1, [x0]
  410548:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  41054c:	ldr	x0, [x0, #4056]
  410550:	ldr	x19, [x0]
  410554:	bl	402760 <getpid@plt>
  410558:	mov	w1, w0
  41055c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410560:	add	x3, x0, #0xd40
  410564:	mov	w2, w1
  410568:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41056c:	add	x1, x0, #0xd48
  410570:	mov	x0, x19
  410574:	bl	402c70 <fprintf@plt>
  410578:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  41057c:	add	x0, x0, #0x768
  410580:	ldr	w0, [x0]
  410584:	orr	w1, w0, #0x2
  410588:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  41058c:	add	x0, x0, #0x768
  410590:	str	w1, [x0]
  410594:	b	41059c <readlinkat@plt+0xd8bc>
  410598:	nop
  41059c:	ldr	x19, [sp, #16]
  4105a0:	ldp	x29, x30, [sp], #48
  4105a4:	ret
  4105a8:	stp	x29, x30, [sp, #-320]!
  4105ac:	mov	x29, sp
  4105b0:	str	x19, [sp, #16]
  4105b4:	str	x0, [sp, #72]
  4105b8:	str	x1, [sp, #264]
  4105bc:	str	x2, [sp, #272]
  4105c0:	str	x3, [sp, #280]
  4105c4:	str	x4, [sp, #288]
  4105c8:	str	x5, [sp, #296]
  4105cc:	str	x6, [sp, #304]
  4105d0:	str	x7, [sp, #312]
  4105d4:	str	q0, [sp, #128]
  4105d8:	str	q1, [sp, #144]
  4105dc:	str	q2, [sp, #160]
  4105e0:	str	q3, [sp, #176]
  4105e4:	str	q4, [sp, #192]
  4105e8:	str	q5, [sp, #208]
  4105ec:	str	q6, [sp, #224]
  4105f0:	str	q7, [sp, #240]
  4105f4:	mov	x1, #0x1038                	// #4152
  4105f8:	mov	x0, #0x1                   	// #1
  4105fc:	bl	402850 <calloc@plt>
  410600:	str	x0, [sp, #120]
  410604:	ldr	x0, [sp, #120]
  410608:	cmp	x0, #0x0
  41060c:	b.ne	410618 <readlinkat@plt+0xd938>  // b.any
  410610:	mov	x0, #0x0                   	// #0
  410614:	b	410730 <readlinkat@plt+0xda50>
  410618:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  41061c:	add	x0, x0, #0x768
  410620:	ldr	w0, [x0]
  410624:	and	w0, w0, #0x4
  410628:	cmp	w0, #0x0
  41062c:	b.eq	410678 <readlinkat@plt+0xd998>  // b.none
  410630:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410634:	ldr	x0, [x0, #4056]
  410638:	ldr	x19, [x0]
  41063c:	bl	402760 <getpid@plt>
  410640:	mov	w1, w0
  410644:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410648:	add	x4, x0, #0xd88
  41064c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410650:	add	x3, x0, #0xd40
  410654:	mov	w2, w1
  410658:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41065c:	add	x1, x0, #0xd90
  410660:	mov	x0, x19
  410664:	bl	402c70 <fprintf@plt>
  410668:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41066c:	add	x1, x0, #0xda0
  410670:	ldr	x0, [sp, #120]
  410674:	bl	41035c <readlinkat@plt+0xd67c>
  410678:	ldr	x0, [sp, #120]
  41067c:	mov	w1, #0x1                   	// #1
  410680:	str	w1, [x0, #16]
  410684:	ldr	x0, [sp, #120]
  410688:	mov	w1, #0xffffffff            	// #-1
  41068c:	str	w1, [x0]
  410690:	ldr	x0, [sp, #72]
  410694:	cmp	x0, #0x0
  410698:	b.eq	410718 <readlinkat@plt+0xda38>  // b.none
  41069c:	add	x0, sp, #0x140
  4106a0:	str	x0, [sp, #80]
  4106a4:	add	x0, sp, #0x140
  4106a8:	str	x0, [sp, #88]
  4106ac:	add	x0, sp, #0x100
  4106b0:	str	x0, [sp, #96]
  4106b4:	mov	w0, #0xffffffc8            	// #-56
  4106b8:	str	w0, [sp, #104]
  4106bc:	mov	w0, #0xffffff80            	// #-128
  4106c0:	str	w0, [sp, #108]
  4106c4:	ldr	x0, [sp, #120]
  4106c8:	add	x4, x0, #0x8
  4106cc:	add	x2, sp, #0x20
  4106d0:	add	x3, sp, #0x50
  4106d4:	ldp	x0, x1, [x3]
  4106d8:	stp	x0, x1, [x2]
  4106dc:	ldp	x0, x1, [x3, #16]
  4106e0:	stp	x0, x1, [x2, #16]
  4106e4:	add	x0, sp, #0x20
  4106e8:	mov	x2, x0
  4106ec:	ldr	x1, [sp, #72]
  4106f0:	mov	x0, x4
  4106f4:	bl	402a40 <vasprintf@plt>
  4106f8:	str	w0, [sp, #116]
  4106fc:	ldr	w0, [sp, #116]
  410700:	cmp	w0, #0x0
  410704:	b.lt	410720 <readlinkat@plt+0xda40>  // b.tstop
  410708:	ldr	x0, [sp, #120]
  41070c:	ldr	x0, [x0, #8]
  410710:	cmp	x0, #0x0
  410714:	b.eq	410720 <readlinkat@plt+0xda40>  // b.none
  410718:	ldr	x0, [sp, #120]
  41071c:	b	410730 <readlinkat@plt+0xda50>
  410720:	nop
  410724:	ldr	x0, [sp, #120]
  410728:	bl	410770 <readlinkat@plt+0xda90>
  41072c:	mov	x0, #0x0                   	// #0
  410730:	ldr	x19, [sp, #16]
  410734:	ldp	x29, x30, [sp], #320
  410738:	ret
  41073c:	sub	sp, sp, #0x10
  410740:	str	x0, [sp, #8]
  410744:	ldr	x0, [sp, #8]
  410748:	cmp	x0, #0x0
  41074c:	b.eq	410764 <readlinkat@plt+0xda84>  // b.none
  410750:	ldr	x0, [sp, #8]
  410754:	ldr	w0, [x0, #16]
  410758:	add	w1, w0, #0x1
  41075c:	ldr	x0, [sp, #8]
  410760:	str	w1, [x0, #16]
  410764:	nop
  410768:	add	sp, sp, #0x10
  41076c:	ret
  410770:	stp	x29, x30, [sp, #-48]!
  410774:	mov	x29, sp
  410778:	str	x19, [sp, #16]
  41077c:	str	x0, [sp, #40]
  410780:	ldr	x0, [sp, #40]
  410784:	cmp	x0, #0x0
  410788:	b.eq	41085c <readlinkat@plt+0xdb7c>  // b.none
  41078c:	ldr	x0, [sp, #40]
  410790:	ldr	w0, [x0, #16]
  410794:	sub	w1, w0, #0x1
  410798:	ldr	x0, [sp, #40]
  41079c:	str	w1, [x0, #16]
  4107a0:	ldr	x0, [sp, #40]
  4107a4:	ldr	w0, [x0, #16]
  4107a8:	cmp	w0, #0x0
  4107ac:	b.gt	410860 <readlinkat@plt+0xdb80>
  4107b0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4107b4:	add	x0, x0, #0x768
  4107b8:	ldr	w0, [x0]
  4107bc:	and	w0, w0, #0x4
  4107c0:	cmp	w0, #0x0
  4107c4:	b.eq	410810 <readlinkat@plt+0xdb30>  // b.none
  4107c8:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  4107cc:	ldr	x0, [x0, #4056]
  4107d0:	ldr	x19, [x0]
  4107d4:	bl	402760 <getpid@plt>
  4107d8:	mov	w1, w0
  4107dc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4107e0:	add	x4, x0, #0xd88
  4107e4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4107e8:	add	x3, x0, #0xd40
  4107ec:	mov	w2, w1
  4107f0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4107f4:	add	x1, x0, #0xd90
  4107f8:	mov	x0, x19
  4107fc:	bl	402c70 <fprintf@plt>
  410800:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410804:	add	x1, x0, #0xda8
  410808:	ldr	x0, [sp, #40]
  41080c:	bl	41035c <readlinkat@plt+0xd67c>
  410810:	ldr	x0, [sp, #40]
  410814:	ldr	x0, [x0, #4128]
  410818:	cmp	x0, #0x0
  41081c:	b.eq	410830 <readlinkat@plt+0xdb50>  // b.none
  410820:	ldr	x0, [sp, #40]
  410824:	ldr	x1, [x0, #4136]
  410828:	ldr	x0, [sp, #40]
  41082c:	blr	x1
  410830:	ldr	x0, [sp, #40]
  410834:	bl	410dc0 <readlinkat@plt+0xe0e0>
  410838:	ldr	x0, [sp, #40]
  41083c:	ldr	x0, [x0, #8]
  410840:	bl	4029f0 <free@plt>
  410844:	ldr	x0, [sp, #40]
  410848:	ldr	x0, [x0, #24]
  41084c:	bl	4029f0 <free@plt>
  410850:	ldr	x0, [sp, #40]
  410854:	bl	4029f0 <free@plt>
  410858:	b	410860 <readlinkat@plt+0xdb80>
  41085c:	nop
  410860:	ldr	x19, [sp, #16]
  410864:	ldp	x29, x30, [sp], #48
  410868:	ret
  41086c:	stp	x29, x30, [sp, #-64]!
  410870:	mov	x29, sp
  410874:	str	x19, [sp, #16]
  410878:	str	x0, [sp, #40]
  41087c:	str	x1, [sp, #32]
  410880:	str	xzr, [sp, #56]
  410884:	ldr	x0, [sp, #40]
  410888:	ldr	w0, [x0]
  41088c:	cmp	w0, #0x0
  410890:	b.lt	4108b4 <readlinkat@plt+0xdbd4>  // b.tstop
  410894:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410898:	add	x3, x0, #0xf88
  41089c:	mov	w2, #0x6d                  	// #109
  4108a0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4108a4:	add	x1, x0, #0xdb0
  4108a8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4108ac:	add	x0, x0, #0xdc0
  4108b0:	bl	402bc0 <__assert_fail@plt>
  4108b4:	ldr	x0, [sp, #32]
  4108b8:	cmp	x0, #0x0
  4108bc:	b.eq	4108e0 <readlinkat@plt+0xdc00>  // b.none
  4108c0:	ldr	x0, [sp, #32]
  4108c4:	bl	402880 <strdup@plt>
  4108c8:	str	x0, [sp, #56]
  4108cc:	ldr	x0, [sp, #56]
  4108d0:	cmp	x0, #0x0
  4108d4:	b.ne	4108e0 <readlinkat@plt+0xdc00>  // b.any
  4108d8:	mov	w0, #0xfffffff4            	// #-12
  4108dc:	b	410960 <readlinkat@plt+0xdc80>
  4108e0:	ldr	x0, [sp, #40]
  4108e4:	ldr	x0, [x0, #24]
  4108e8:	bl	4029f0 <free@plt>
  4108ec:	ldr	x0, [sp, #40]
  4108f0:	ldr	x1, [sp, #56]
  4108f4:	str	x1, [x0, #24]
  4108f8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4108fc:	add	x0, x0, #0x768
  410900:	ldr	w0, [x0]
  410904:	and	w0, w0, #0x4
  410908:	cmp	w0, #0x0
  41090c:	b.eq	41095c <readlinkat@plt+0xdc7c>  // b.none
  410910:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410914:	ldr	x0, [x0, #4056]
  410918:	ldr	x19, [x0]
  41091c:	bl	402760 <getpid@plt>
  410920:	mov	w1, w0
  410924:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410928:	add	x4, x0, #0xd88
  41092c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410930:	add	x3, x0, #0xd40
  410934:	mov	w2, w1
  410938:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41093c:	add	x1, x0, #0xd90
  410940:	mov	x0, x19
  410944:	bl	402c70 <fprintf@plt>
  410948:	ldr	x2, [sp, #56]
  41094c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410950:	add	x1, x0, #0xdd0
  410954:	ldr	x0, [sp, #40]
  410958:	bl	41035c <readlinkat@plt+0xd67c>
  41095c:	mov	w0, #0x0                   	// #0
  410960:	ldr	x19, [sp, #16]
  410964:	ldp	x29, x30, [sp], #64
  410968:	ret
  41096c:	sub	sp, sp, #0x10
  410970:	str	x0, [sp, #8]
  410974:	ldr	x0, [sp, #8]
  410978:	cmp	x0, #0x0
  41097c:	b.eq	41098c <readlinkat@plt+0xdcac>  // b.none
  410980:	ldr	x0, [sp, #8]
  410984:	ldr	x0, [x0, #24]
  410988:	b	410990 <readlinkat@plt+0xdcb0>
  41098c:	mov	x0, #0x0                   	// #0
  410990:	add	sp, sp, #0x10
  410994:	ret
  410998:	stp	x29, x30, [sp, #-64]!
  41099c:	mov	x29, sp
  4109a0:	str	x19, [sp, #16]
  4109a4:	str	x0, [sp, #40]
  4109a8:	str	x1, [sp, #32]
  4109ac:	str	xzr, [sp, #56]
  4109b0:	ldr	x0, [sp, #32]
  4109b4:	cmp	x0, #0x0
  4109b8:	b.eq	4109dc <readlinkat@plt+0xdcfc>  // b.none
  4109bc:	ldr	x0, [sp, #32]
  4109c0:	bl	402880 <strdup@plt>
  4109c4:	str	x0, [sp, #56]
  4109c8:	ldr	x0, [sp, #56]
  4109cc:	cmp	x0, #0x0
  4109d0:	b.ne	4109dc <readlinkat@plt+0xdcfc>  // b.any
  4109d4:	mov	w0, #0xfffffff4            	// #-12
  4109d8:	b	410a84 <readlinkat@plt+0xdda4>
  4109dc:	ldr	x0, [sp, #40]
  4109e0:	ldr	w0, [x0]
  4109e4:	cmp	w0, #0x0
  4109e8:	b.lt	410a04 <readlinkat@plt+0xdd24>  // b.tstop
  4109ec:	ldr	x0, [sp, #40]
  4109f0:	ldr	w0, [x0]
  4109f4:	bl	4028c0 <close@plt>
  4109f8:	ldr	x0, [sp, #40]
  4109fc:	mov	w1, #0xffffffff            	// #-1
  410a00:	str	w1, [x0]
  410a04:	ldr	x0, [sp, #40]
  410a08:	ldr	x0, [x0, #8]
  410a0c:	bl	4029f0 <free@plt>
  410a10:	ldr	x0, [sp, #40]
  410a14:	ldr	x1, [sp, #56]
  410a18:	str	x1, [x0, #8]
  410a1c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410a20:	add	x0, x0, #0x768
  410a24:	ldr	w0, [x0]
  410a28:	and	w0, w0, #0x4
  410a2c:	cmp	w0, #0x0
  410a30:	b.eq	410a80 <readlinkat@plt+0xdda0>  // b.none
  410a34:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410a38:	ldr	x0, [x0, #4056]
  410a3c:	ldr	x19, [x0]
  410a40:	bl	402760 <getpid@plt>
  410a44:	mov	w1, w0
  410a48:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410a4c:	add	x4, x0, #0xd88
  410a50:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410a54:	add	x3, x0, #0xd40
  410a58:	mov	w2, w1
  410a5c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410a60:	add	x1, x0, #0xd90
  410a64:	mov	x0, x19
  410a68:	bl	402c70 <fprintf@plt>
  410a6c:	ldr	x2, [sp, #56]
  410a70:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410a74:	add	x1, x0, #0xde8
  410a78:	ldr	x0, [sp, #40]
  410a7c:	bl	41035c <readlinkat@plt+0xd67c>
  410a80:	mov	w0, #0x0                   	// #0
  410a84:	ldr	x19, [sp, #16]
  410a88:	ldp	x29, x30, [sp], #64
  410a8c:	ret
  410a90:	sub	sp, sp, #0x10
  410a94:	str	x0, [sp, #8]
  410a98:	ldr	x0, [sp, #8]
  410a9c:	cmp	x0, #0x0
  410aa0:	b.eq	410ab0 <readlinkat@plt+0xddd0>  // b.none
  410aa4:	ldr	x0, [sp, #8]
  410aa8:	ldr	x0, [x0, #8]
  410aac:	b	410ab4 <readlinkat@plt+0xddd4>
  410ab0:	mov	x0, #0x0                   	// #0
  410ab4:	add	sp, sp, #0x10
  410ab8:	ret
  410abc:	stp	x29, x30, [sp, #-64]!
  410ac0:	mov	x29, sp
  410ac4:	str	x19, [sp, #16]
  410ac8:	str	x0, [sp, #56]
  410acc:	str	x1, [sp, #48]
  410ad0:	str	x2, [sp, #40]
  410ad4:	ldr	x0, [sp, #56]
  410ad8:	ldr	x1, [sp, #48]
  410adc:	str	x1, [x0, #4128]
  410ae0:	ldr	x0, [sp, #56]
  410ae4:	ldr	x1, [sp, #40]
  410ae8:	str	x1, [x0, #4136]
  410aec:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410af0:	add	x0, x0, #0x768
  410af4:	ldr	w0, [x0]
  410af8:	and	w0, w0, #0x4
  410afc:	cmp	w0, #0x0
  410b00:	b.eq	410b4c <readlinkat@plt+0xde6c>  // b.none
  410b04:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410b08:	ldr	x0, [x0, #4056]
  410b0c:	ldr	x19, [x0]
  410b10:	bl	402760 <getpid@plt>
  410b14:	mov	w1, w0
  410b18:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410b1c:	add	x4, x0, #0xd88
  410b20:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410b24:	add	x3, x0, #0xd40
  410b28:	mov	w2, w1
  410b2c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410b30:	add	x1, x0, #0xd90
  410b34:	mov	x0, x19
  410b38:	bl	402c70 <fprintf@plt>
  410b3c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410b40:	add	x1, x0, #0xdf8
  410b44:	ldr	x0, [sp, #56]
  410b48:	bl	41035c <readlinkat@plt+0xd67c>
  410b4c:	mov	w0, #0x0                   	// #0
  410b50:	ldr	x19, [sp, #16]
  410b54:	ldp	x29, x30, [sp], #64
  410b58:	ret
  410b5c:	sub	sp, sp, #0x10
  410b60:	str	x0, [sp, #8]
  410b64:	ldr	x0, [sp, #8]
  410b68:	cmp	x0, #0x0
  410b6c:	b.eq	410b7c <readlinkat@plt+0xde9c>  // b.none
  410b70:	ldr	x0, [sp, #8]
  410b74:	ldr	x0, [x0, #4128]
  410b78:	b	410b80 <readlinkat@plt+0xdea0>
  410b7c:	mov	x0, #0x0                   	// #0
  410b80:	add	sp, sp, #0x10
  410b84:	ret
  410b88:	sub	sp, sp, #0x10
  410b8c:	str	x0, [sp, #8]
  410b90:	str	x1, [sp]
  410b94:	ldr	x0, [sp, #8]
  410b98:	ldr	x1, [sp]
  410b9c:	str	x1, [x0, #4144]
  410ba0:	mov	w0, #0x0                   	// #0
  410ba4:	add	sp, sp, #0x10
  410ba8:	ret
  410bac:	stp	x29, x30, [sp, #-48]!
  410bb0:	mov	x29, sp
  410bb4:	str	x0, [sp, #24]
  410bb8:	ldr	x0, [sp, #24]
  410bbc:	ldr	x0, [x0, #24]
  410bc0:	cmp	x0, #0x0
  410bc4:	b.ne	410bd4 <readlinkat@plt+0xdef4>  // b.any
  410bc8:	ldr	x0, [sp, #24]
  410bcc:	ldr	x0, [x0, #8]
  410bd0:	b	410c84 <readlinkat@plt+0xdfa4>
  410bd4:	ldr	x0, [sp, #24]
  410bd8:	ldr	x0, [x0, #8]
  410bdc:	str	x0, [sp, #40]
  410be0:	ldr	x0, [sp, #40]
  410be4:	cmp	x0, #0x0
  410be8:	b.ne	410bf8 <readlinkat@plt+0xdf18>  // b.any
  410bec:	ldr	x0, [sp, #24]
  410bf0:	ldr	x0, [x0, #24]
  410bf4:	b	410c84 <readlinkat@plt+0xdfa4>
  410bf8:	ldr	x0, [sp, #40]
  410bfc:	ldrsb	w0, [x0]
  410c00:	cmp	w0, #0x2f
  410c04:	b.ne	410c14 <readlinkat@plt+0xdf34>  // b.any
  410c08:	ldr	x0, [sp, #40]
  410c0c:	add	x0, x0, #0x1
  410c10:	str	x0, [sp, #40]
  410c14:	ldr	x0, [sp, #24]
  410c18:	add	x5, x0, #0x20
  410c1c:	ldr	x0, [sp, #24]
  410c20:	ldr	x0, [x0, #24]
  410c24:	ldr	x4, [sp, #40]
  410c28:	mov	x3, x0
  410c2c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410c30:	add	x2, x0, #0xe08
  410c34:	mov	x1, #0x1000                	// #4096
  410c38:	mov	x0, x5
  410c3c:	bl	402700 <snprintf@plt>
  410c40:	str	w0, [sp, #36]
  410c44:	ldr	w0, [sp, #36]
  410c48:	cmp	w0, #0x0
  410c4c:	b.ge	410c58 <readlinkat@plt+0xdf78>  // b.tcont
  410c50:	mov	x0, #0x0                   	// #0
  410c54:	b	410c84 <readlinkat@plt+0xdfa4>
  410c58:	ldr	w0, [sp, #36]
  410c5c:	cmp	w0, #0xfff
  410c60:	b.ls	410c7c <readlinkat@plt+0xdf9c>  // b.plast
  410c64:	bl	402bd0 <__errno_location@plt>
  410c68:	mov	x1, x0
  410c6c:	mov	w0, #0x24                  	// #36
  410c70:	str	w0, [x1]
  410c74:	mov	x0, #0x0                   	// #0
  410c78:	b	410c84 <readlinkat@plt+0xdfa4>
  410c7c:	ldr	x0, [sp, #24]
  410c80:	add	x0, x0, #0x20
  410c84:	ldp	x29, x30, [sp], #48
  410c88:	ret
  410c8c:	stp	x29, x30, [sp, #-64]!
  410c90:	mov	x29, sp
  410c94:	str	x19, [sp, #16]
  410c98:	str	x0, [sp, #40]
  410c9c:	ldr	x0, [sp, #40]
  410ca0:	cmp	x0, #0x0
  410ca4:	b.ne	410cc8 <readlinkat@plt+0xdfe8>  // b.any
  410ca8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410cac:	add	x3, x0, #0xfa0
  410cb0:	mov	w2, #0xc8                  	// #200
  410cb4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410cb8:	add	x1, x0, #0xdb0
  410cbc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410cc0:	add	x0, x0, #0xe10
  410cc4:	bl	402bc0 <__assert_fail@plt>
  410cc8:	ldr	x0, [sp, #40]
  410ccc:	ldr	x0, [x0, #8]
  410cd0:	cmp	x0, #0x0
  410cd4:	b.ne	410cf8 <readlinkat@plt+0xe018>  // b.any
  410cd8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410cdc:	add	x3, x0, #0xfa0
  410ce0:	mov	w2, #0xc9                  	// #201
  410ce4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410ce8:	add	x1, x0, #0xdb0
  410cec:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410cf0:	add	x0, x0, #0xe18
  410cf4:	bl	402bc0 <__assert_fail@plt>
  410cf8:	ldr	x0, [sp, #40]
  410cfc:	ldr	w0, [x0]
  410d00:	cmp	w0, #0x0
  410d04:	b.ge	410dac <readlinkat@plt+0xe0cc>  // b.tcont
  410d08:	ldr	x0, [sp, #40]
  410d0c:	bl	410bac <readlinkat@plt+0xdecc>
  410d10:	str	x0, [sp, #56]
  410d14:	ldr	x0, [sp, #56]
  410d18:	cmp	x0, #0x0
  410d1c:	b.ne	410d30 <readlinkat@plt+0xe050>  // b.any
  410d20:	bl	402bd0 <__errno_location@plt>
  410d24:	ldr	w0, [x0]
  410d28:	neg	w0, w0
  410d2c:	b	410db4 <readlinkat@plt+0xe0d4>
  410d30:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410d34:	add	x0, x0, #0x768
  410d38:	ldr	w0, [x0]
  410d3c:	and	w0, w0, #0x4
  410d40:	cmp	w0, #0x0
  410d44:	b.eq	410d94 <readlinkat@plt+0xe0b4>  // b.none
  410d48:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410d4c:	ldr	x0, [x0, #4056]
  410d50:	ldr	x19, [x0]
  410d54:	bl	402760 <getpid@plt>
  410d58:	mov	w1, w0
  410d5c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410d60:	add	x4, x0, #0xd88
  410d64:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410d68:	add	x3, x0, #0xd40
  410d6c:	mov	w2, w1
  410d70:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410d74:	add	x1, x0, #0xd90
  410d78:	mov	x0, x19
  410d7c:	bl	402c70 <fprintf@plt>
  410d80:	ldr	x2, [sp, #56]
  410d84:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410d88:	add	x1, x0, #0xe28
  410d8c:	ldr	x0, [sp, #40]
  410d90:	bl	41035c <readlinkat@plt+0xd67c>
  410d94:	mov	w1, #0x80000               	// #524288
  410d98:	ldr	x0, [sp, #56]
  410d9c:	bl	4027b0 <open@plt>
  410da0:	mov	w1, w0
  410da4:	ldr	x0, [sp, #40]
  410da8:	str	w1, [x0]
  410dac:	ldr	x0, [sp, #40]
  410db0:	ldr	w0, [x0]
  410db4:	ldr	x19, [sp, #16]
  410db8:	ldp	x29, x30, [sp], #64
  410dbc:	ret
  410dc0:	stp	x29, x30, [sp, #-48]!
  410dc4:	mov	x29, sp
  410dc8:	str	x19, [sp, #16]
  410dcc:	str	x0, [sp, #40]
  410dd0:	ldr	x0, [sp, #40]
  410dd4:	cmp	x0, #0x0
  410dd8:	b.ne	410dfc <readlinkat@plt+0xe11c>  // b.any
  410ddc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410de0:	add	x3, x0, #0xfb8
  410de4:	mov	w2, #0xda                  	// #218
  410de8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410dec:	add	x1, x0, #0xdb0
  410df0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410df4:	add	x0, x0, #0xe10
  410df8:	bl	402bc0 <__assert_fail@plt>
  410dfc:	ldr	x0, [sp, #40]
  410e00:	ldr	w0, [x0]
  410e04:	cmp	w0, #0x0
  410e08:	b.lt	410e84 <readlinkat@plt+0xe1a4>  // b.tstop
  410e0c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  410e10:	add	x0, x0, #0x768
  410e14:	ldr	w0, [x0]
  410e18:	and	w0, w0, #0x4
  410e1c:	cmp	w0, #0x0
  410e20:	b.eq	410e6c <readlinkat@plt+0xe18c>  // b.none
  410e24:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  410e28:	ldr	x0, [x0, #4056]
  410e2c:	ldr	x19, [x0]
  410e30:	bl	402760 <getpid@plt>
  410e34:	mov	w1, w0
  410e38:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410e3c:	add	x4, x0, #0xd88
  410e40:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410e44:	add	x3, x0, #0xd40
  410e48:	mov	w2, w1
  410e4c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410e50:	add	x1, x0, #0xd90
  410e54:	mov	x0, x19
  410e58:	bl	402c70 <fprintf@plt>
  410e5c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  410e60:	add	x1, x0, #0xe40
  410e64:	ldr	x0, [sp, #40]
  410e68:	bl	41035c <readlinkat@plt+0xd67c>
  410e6c:	ldr	x0, [sp, #40]
  410e70:	ldr	w0, [x0]
  410e74:	bl	4028c0 <close@plt>
  410e78:	ldr	x0, [sp, #40]
  410e7c:	mov	w1, #0xffffffff            	// #-1
  410e80:	str	w1, [x0]
  410e84:	nop
  410e88:	ldr	x19, [sp, #16]
  410e8c:	ldp	x29, x30, [sp], #48
  410e90:	ret
  410e94:	sub	sp, sp, #0x10
  410e98:	str	x0, [sp, #8]
  410e9c:	ldr	x0, [sp, #8]
  410ea0:	cmp	x0, #0x0
  410ea4:	b.eq	410ec0 <readlinkat@plt+0xe1e0>  // b.none
  410ea8:	ldr	x0, [sp, #8]
  410eac:	ldr	w0, [x0]
  410eb0:	cmp	w0, #0x0
  410eb4:	b.lt	410ec0 <readlinkat@plt+0xe1e0>  // b.tstop
  410eb8:	mov	w0, #0x1                   	// #1
  410ebc:	b	410ec4 <readlinkat@plt+0xe1e4>
  410ec0:	mov	w0, #0x0                   	// #0
  410ec4:	add	sp, sp, #0x10
  410ec8:	ret
  410ecc:	stp	x29, x30, [sp, #-96]!
  410ed0:	mov	x29, sp
  410ed4:	str	x19, [sp, #16]
  410ed8:	str	x0, [sp, #72]
  410edc:	str	x1, [sp, #64]
  410ee0:	mov	x19, x2
  410ee4:	bl	402bd0 <__errno_location@plt>
  410ee8:	str	wzr, [x0]
  410eec:	ldr	x0, [sp, #72]
  410ef0:	add	x4, x0, #0x20
  410ef4:	add	x2, sp, #0x20
  410ef8:	mov	x3, x19
  410efc:	ldp	x0, x1, [x3]
  410f00:	stp	x0, x1, [x2]
  410f04:	ldp	x0, x1, [x3, #16]
  410f08:	stp	x0, x1, [x2, #16]
  410f0c:	add	x0, sp, #0x20
  410f10:	mov	x3, x0
  410f14:	ldr	x2, [sp, #64]
  410f18:	mov	x1, #0x1000                	// #4096
  410f1c:	mov	x0, x4
  410f20:	bl	402b30 <vsnprintf@plt>
  410f24:	str	w0, [sp, #92]
  410f28:	ldr	w0, [sp, #92]
  410f2c:	cmp	w0, #0x0
  410f30:	b.ge	410f5c <readlinkat@plt+0xe27c>  // b.tcont
  410f34:	bl	402bd0 <__errno_location@plt>
  410f38:	ldr	w0, [x0]
  410f3c:	cmp	w0, #0x0
  410f40:	b.ne	410f54 <readlinkat@plt+0xe274>  // b.any
  410f44:	bl	402bd0 <__errno_location@plt>
  410f48:	mov	x1, x0
  410f4c:	mov	w0, #0x16                  	// #22
  410f50:	str	w0, [x1]
  410f54:	mov	x0, #0x0                   	// #0
  410f58:	b	410f88 <readlinkat@plt+0xe2a8>
  410f5c:	ldr	w0, [sp, #92]
  410f60:	cmp	w0, #0xfff
  410f64:	b.ls	410f80 <readlinkat@plt+0xe2a0>  // b.plast
  410f68:	bl	402bd0 <__errno_location@plt>
  410f6c:	mov	x1, x0
  410f70:	mov	w0, #0x24                  	// #36
  410f74:	str	w0, [x1]
  410f78:	mov	x0, #0x0                   	// #0
  410f7c:	b	410f88 <readlinkat@plt+0xe2a8>
  410f80:	ldr	x0, [sp, #72]
  410f84:	add	x0, x0, #0x20
  410f88:	ldr	x19, [sp, #16]
  410f8c:	ldp	x29, x30, [sp], #96
  410f90:	ret
  410f94:	stp	x29, x30, [sp, #-304]!
  410f98:	mov	x29, sp
  410f9c:	str	x0, [sp, #72]
  410fa0:	str	x1, [sp, #64]
  410fa4:	str	x2, [sp, #56]
  410fa8:	str	x3, [sp, #48]
  410fac:	str	x4, [sp, #272]
  410fb0:	str	x5, [sp, #280]
  410fb4:	str	x6, [sp, #288]
  410fb8:	str	x7, [sp, #296]
  410fbc:	str	q0, [sp, #144]
  410fc0:	str	q1, [sp, #160]
  410fc4:	str	q2, [sp, #176]
  410fc8:	str	q3, [sp, #192]
  410fcc:	str	q4, [sp, #208]
  410fd0:	str	q5, [sp, #224]
  410fd4:	str	q6, [sp, #240]
  410fd8:	str	q7, [sp, #256]
  410fdc:	ldr	x0, [sp, #48]
  410fe0:	cmp	x0, #0x0
  410fe4:	b.eq	411148 <readlinkat@plt+0xe468>  // b.none
  410fe8:	str	xzr, [sp, #136]
  410fec:	ldr	x0, [sp, #72]
  410ff0:	ldr	x0, [x0, #8]
  410ff4:	str	x0, [sp, #128]
  410ff8:	add	x0, sp, #0x130
  410ffc:	str	x0, [sp, #80]
  411000:	add	x0, sp, #0x130
  411004:	str	x0, [sp, #88]
  411008:	add	x0, sp, #0x110
  41100c:	str	x0, [sp, #96]
  411010:	mov	w0, #0xffffffe0            	// #-32
  411014:	str	w0, [sp, #104]
  411018:	mov	w0, #0xffffff80            	// #-128
  41101c:	str	w0, [sp, #108]
  411020:	add	x2, sp, #0x10
  411024:	add	x3, sp, #0x50
  411028:	ldp	x0, x1, [x3]
  41102c:	stp	x0, x1, [x2]
  411030:	ldp	x0, x1, [x3, #16]
  411034:	stp	x0, x1, [x2, #16]
  411038:	add	x0, sp, #0x10
  41103c:	mov	x2, x0
  411040:	ldr	x1, [sp, #48]
  411044:	ldr	x0, [sp, #72]
  411048:	bl	410ecc <readlinkat@plt+0xe1ec>
  41104c:	str	x0, [sp, #136]
  411050:	ldr	x0, [sp, #128]
  411054:	cmp	x0, #0x0
  411058:	b.eq	411078 <readlinkat@plt+0xe398>  // b.none
  41105c:	ldr	x0, [sp, #128]
  411060:	ldrsb	w0, [x0]
  411064:	cmp	w0, #0x2f
  411068:	b.ne	411078 <readlinkat@plt+0xe398>  // b.any
  41106c:	ldr	x0, [sp, #128]
  411070:	add	x0, x0, #0x1
  411074:	str	x0, [sp, #128]
  411078:	ldr	x0, [sp, #136]
  41107c:	cmp	x0, #0x0
  411080:	b.eq	4110a0 <readlinkat@plt+0xe3c0>  // b.none
  411084:	ldr	x0, [sp, #136]
  411088:	ldrsb	w0, [x0]
  41108c:	cmp	w0, #0x2f
  411090:	b.ne	4110a0 <readlinkat@plt+0xe3c0>  // b.any
  411094:	ldr	x0, [sp, #136]
  411098:	add	x0, x0, #0x1
  41109c:	str	x0, [sp, #136]
  4110a0:	ldr	x0, [sp, #72]
  4110a4:	ldr	x0, [x0, #24]
  4110a8:	cmp	x0, #0x0
  4110ac:	b.eq	4110bc <readlinkat@plt+0xe3dc>  // b.none
  4110b0:	ldr	x0, [sp, #72]
  4110b4:	ldr	x0, [x0, #24]
  4110b8:	b	4110c4 <readlinkat@plt+0xe3e4>
  4110bc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4110c0:	add	x0, x0, #0xe50
  4110c4:	ldr	x1, [sp, #128]
  4110c8:	cmp	x1, #0x0
  4110cc:	b.eq	4110d8 <readlinkat@plt+0xe3f8>  // b.none
  4110d0:	ldr	x1, [sp, #128]
  4110d4:	b	4110e0 <readlinkat@plt+0xe400>
  4110d8:	adrp	x1, 416000 <readlinkat@plt+0x13320>
  4110dc:	add	x1, x1, #0xe50
  4110e0:	ldr	x2, [sp, #136]
  4110e4:	cmp	x2, #0x0
  4110e8:	b.eq	4110f4 <readlinkat@plt+0xe414>  // b.none
  4110ec:	ldr	x2, [sp, #136]
  4110f0:	b	4110fc <readlinkat@plt+0xe41c>
  4110f4:	adrp	x2, 416000 <readlinkat@plt+0x13320>
  4110f8:	add	x2, x2, #0xe50
  4110fc:	mov	x5, x2
  411100:	mov	x4, x1
  411104:	mov	x3, x0
  411108:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41110c:	add	x2, x0, #0xe58
  411110:	ldr	x1, [sp, #56]
  411114:	ldr	x0, [sp, #64]
  411118:	bl	402700 <snprintf@plt>
  41111c:	str	w0, [sp, #116]
  411120:	ldrsw	x0, [sp, #116]
  411124:	ldr	x1, [sp, #56]
  411128:	cmp	x1, x0
  41112c:	b.hi	411178 <readlinkat@plt+0xe498>  // b.pmore
  411130:	bl	402bd0 <__errno_location@plt>
  411134:	mov	x1, x0
  411138:	mov	w0, #0x24                  	// #36
  41113c:	str	w0, [x1]
  411140:	mov	x0, #0x0                   	// #0
  411144:	b	41117c <readlinkat@plt+0xe49c>
  411148:	ldr	x0, [sp, #72]
  41114c:	bl	410bac <readlinkat@plt+0xdecc>
  411150:	str	x0, [sp, #120]
  411154:	ldr	x0, [sp, #120]
  411158:	cmp	x0, #0x0
  41115c:	b.ne	411168 <readlinkat@plt+0xe488>  // b.any
  411160:	mov	x0, #0x0                   	// #0
  411164:	b	41117c <readlinkat@plt+0xe49c>
  411168:	ldr	x2, [sp, #56]
  41116c:	ldr	x1, [sp, #120]
  411170:	ldr	x0, [sp, #64]
  411174:	bl	410310 <readlinkat@plt+0xd630>
  411178:	ldr	x0, [sp, #64]
  41117c:	ldp	x29, x30, [sp], #304
  411180:	ret
  411184:	stp	x29, x30, [sp, #-80]!
  411188:	mov	x29, sp
  41118c:	str	x19, [sp, #16]
  411190:	str	x0, [sp, #56]
  411194:	str	w1, [sp, #52]
  411198:	str	x2, [sp, #40]
  41119c:	ldr	x0, [sp, #56]
  4111a0:	cmp	x0, #0x0
  4111a4:	b.ne	411220 <readlinkat@plt+0xe540>  // b.any
  4111a8:	ldr	w1, [sp, #52]
  4111ac:	ldr	x0, [sp, #40]
  4111b0:	bl	402950 <access@plt>
  4111b4:	str	w0, [sp, #76]
  4111b8:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4111bc:	add	x0, x0, #0x768
  4111c0:	ldr	w0, [x0]
  4111c4:	and	w0, w0, #0x4
  4111c8:	cmp	w0, #0x0
  4111cc:	b.eq	411344 <readlinkat@plt+0xe664>  // b.none
  4111d0:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  4111d4:	ldr	x0, [x0, #4056]
  4111d8:	ldr	x19, [x0]
  4111dc:	bl	402760 <getpid@plt>
  4111e0:	mov	w1, w0
  4111e4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4111e8:	add	x4, x0, #0xd88
  4111ec:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4111f0:	add	x3, x0, #0xd40
  4111f4:	mov	w2, w1
  4111f8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4111fc:	add	x1, x0, #0xd90
  411200:	mov	x0, x19
  411204:	bl	402c70 <fprintf@plt>
  411208:	ldr	w2, [sp, #76]
  41120c:	ldr	x1, [sp, #40]
  411210:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411214:	add	x0, x0, #0xe68
  411218:	bl	4100c0 <readlinkat@plt+0xd3e0>
  41121c:	b	411344 <readlinkat@plt+0xe664>
  411220:	ldr	x0, [sp, #56]
  411224:	bl	410c8c <readlinkat@plt+0xdfac>
  411228:	str	w0, [sp, #72]
  41122c:	ldr	w0, [sp, #72]
  411230:	cmp	w0, #0x0
  411234:	b.ge	411240 <readlinkat@plt+0xe560>  // b.tcont
  411238:	ldr	w0, [sp, #72]
  41123c:	b	411348 <readlinkat@plt+0xe668>
  411240:	ldr	x0, [sp, #40]
  411244:	ldrsb	w0, [x0]
  411248:	cmp	w0, #0x2f
  41124c:	b.ne	41125c <readlinkat@plt+0xe57c>  // b.any
  411250:	ldr	x0, [sp, #40]
  411254:	add	x0, x0, #0x1
  411258:	str	x0, [sp, #40]
  41125c:	ldr	w0, [sp, #72]
  411260:	mov	w3, #0x0                   	// #0
  411264:	ldr	w2, [sp, #52]
  411268:	ldr	x1, [sp, #40]
  41126c:	bl	402b80 <faccessat@plt>
  411270:	str	w0, [sp, #76]
  411274:	ldr	w0, [sp, #76]
  411278:	cmp	w0, #0x0
  41127c:	b.eq	4112dc <readlinkat@plt+0xe5fc>  // b.none
  411280:	bl	402bd0 <__errno_location@plt>
  411284:	ldr	w0, [x0]
  411288:	cmp	w0, #0x2
  41128c:	b.ne	4112dc <readlinkat@plt+0xe5fc>  // b.any
  411290:	ldr	x0, [sp, #56]
  411294:	ldr	x0, [x0, #4144]
  411298:	cmp	x0, #0x0
  41129c:	b.eq	4112dc <readlinkat@plt+0xe5fc>  // b.none
  4112a0:	ldr	x0, [sp, #56]
  4112a4:	ldr	x3, [x0, #4144]
  4112a8:	add	x0, sp, #0x48
  4112ac:	mov	x2, x0
  4112b0:	ldr	x1, [sp, #40]
  4112b4:	ldr	x0, [sp, #56]
  4112b8:	blr	x3
  4112bc:	cmp	w0, #0x0
  4112c0:	b.ne	4112dc <readlinkat@plt+0xe5fc>  // b.any
  4112c4:	ldr	w0, [sp, #72]
  4112c8:	mov	w3, #0x0                   	// #0
  4112cc:	ldr	w2, [sp, #52]
  4112d0:	ldr	x1, [sp, #40]
  4112d4:	bl	402b80 <faccessat@plt>
  4112d8:	str	w0, [sp, #76]
  4112dc:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4112e0:	add	x0, x0, #0x768
  4112e4:	ldr	w0, [x0]
  4112e8:	and	w0, w0, #0x4
  4112ec:	cmp	w0, #0x0
  4112f0:	b.eq	411344 <readlinkat@plt+0xe664>  // b.none
  4112f4:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  4112f8:	ldr	x0, [x0, #4056]
  4112fc:	ldr	x19, [x0]
  411300:	bl	402760 <getpid@plt>
  411304:	mov	w1, w0
  411308:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41130c:	add	x4, x0, #0xd88
  411310:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411314:	add	x3, x0, #0xd40
  411318:	mov	w2, w1
  41131c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411320:	add	x1, x0, #0xd90
  411324:	mov	x0, x19
  411328:	bl	402c70 <fprintf@plt>
  41132c:	ldr	w3, [sp, #76]
  411330:	ldr	x2, [sp, #40]
  411334:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411338:	add	x1, x0, #0xe88
  41133c:	ldr	x0, [sp, #56]
  411340:	bl	41035c <readlinkat@plt+0xd67c>
  411344:	ldr	w0, [sp, #76]
  411348:	ldr	x19, [sp, #16]
  41134c:	ldp	x29, x30, [sp], #80
  411350:	ret
  411354:	stp	x29, x30, [sp, #-304]!
  411358:	mov	x29, sp
  41135c:	str	x0, [sp, #72]
  411360:	str	w1, [sp, #68]
  411364:	str	x2, [sp, #56]
  411368:	str	x3, [sp, #264]
  41136c:	str	x4, [sp, #272]
  411370:	str	x5, [sp, #280]
  411374:	str	x6, [sp, #288]
  411378:	str	x7, [sp, #296]
  41137c:	str	q0, [sp, #128]
  411380:	str	q1, [sp, #144]
  411384:	str	q2, [sp, #160]
  411388:	str	q3, [sp, #176]
  41138c:	str	q4, [sp, #192]
  411390:	str	q5, [sp, #208]
  411394:	str	q6, [sp, #224]
  411398:	str	q7, [sp, #240]
  41139c:	add	x0, sp, #0x130
  4113a0:	str	x0, [sp, #88]
  4113a4:	add	x0, sp, #0x130
  4113a8:	str	x0, [sp, #96]
  4113ac:	add	x0, sp, #0x100
  4113b0:	str	x0, [sp, #104]
  4113b4:	mov	w0, #0xffffffd8            	// #-40
  4113b8:	str	w0, [sp, #112]
  4113bc:	mov	w0, #0xffffff80            	// #-128
  4113c0:	str	w0, [sp, #116]
  4113c4:	add	x2, sp, #0x10
  4113c8:	add	x3, sp, #0x58
  4113cc:	ldp	x0, x1, [x3]
  4113d0:	stp	x0, x1, [x2]
  4113d4:	ldp	x0, x1, [x3, #16]
  4113d8:	stp	x0, x1, [x2, #16]
  4113dc:	add	x0, sp, #0x10
  4113e0:	mov	x2, x0
  4113e4:	ldr	x1, [sp, #56]
  4113e8:	ldr	x0, [sp, #72]
  4113ec:	bl	410ecc <readlinkat@plt+0xe1ec>
  4113f0:	str	x0, [sp, #120]
  4113f4:	ldr	x0, [sp, #120]
  4113f8:	cmp	x0, #0x0
  4113fc:	b.ne	411410 <readlinkat@plt+0xe730>  // b.any
  411400:	bl	402bd0 <__errno_location@plt>
  411404:	ldr	w0, [x0]
  411408:	neg	w0, w0
  41140c:	b	411420 <readlinkat@plt+0xe740>
  411410:	ldr	x2, [sp, #120]
  411414:	ldr	w1, [sp, #68]
  411418:	ldr	x0, [sp, #72]
  41141c:	bl	411184 <readlinkat@plt+0xe4a4>
  411420:	ldp	x29, x30, [sp], #304
  411424:	ret
  411428:	stp	x29, x30, [sp, #-80]!
  41142c:	mov	x29, sp
  411430:	str	x19, [sp, #16]
  411434:	str	x0, [sp, #56]
  411438:	str	x1, [sp, #48]
  41143c:	str	x2, [sp, #40]
  411440:	ldr	x0, [sp, #56]
  411444:	cmp	x0, #0x0
  411448:	b.ne	4114c4 <readlinkat@plt+0xe7e4>  // b.any
  41144c:	ldr	x1, [sp, #48]
  411450:	ldr	x0, [sp, #40]
  411454:	bl	413e70 <readlinkat@plt+0x11190>
  411458:	str	w0, [sp, #76]
  41145c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  411460:	add	x0, x0, #0x768
  411464:	ldr	w0, [x0]
  411468:	and	w0, w0, #0x4
  41146c:	cmp	w0, #0x0
  411470:	b.eq	4115e8 <readlinkat@plt+0xe908>  // b.none
  411474:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  411478:	ldr	x0, [x0, #4056]
  41147c:	ldr	x19, [x0]
  411480:	bl	402760 <getpid@plt>
  411484:	mov	w1, w0
  411488:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41148c:	add	x4, x0, #0xd88
  411490:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411494:	add	x3, x0, #0xd40
  411498:	mov	w2, w1
  41149c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4114a0:	add	x1, x0, #0xd90
  4114a4:	mov	x0, x19
  4114a8:	bl	402c70 <fprintf@plt>
  4114ac:	ldr	w2, [sp, #76]
  4114b0:	ldr	x1, [sp, #40]
  4114b4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4114b8:	add	x0, x0, #0xea0
  4114bc:	bl	4100c0 <readlinkat@plt+0xd3e0>
  4114c0:	b	4115e8 <readlinkat@plt+0xe908>
  4114c4:	ldr	x0, [sp, #56]
  4114c8:	bl	410c8c <readlinkat@plt+0xdfac>
  4114cc:	str	w0, [sp, #72]
  4114d0:	ldr	w0, [sp, #72]
  4114d4:	cmp	w0, #0x0
  4114d8:	b.ge	4114e4 <readlinkat@plt+0xe804>  // b.tcont
  4114dc:	ldr	w0, [sp, #72]
  4114e0:	b	4115ec <readlinkat@plt+0xe90c>
  4114e4:	ldr	x0, [sp, #40]
  4114e8:	ldrsb	w0, [x0]
  4114ec:	cmp	w0, #0x2f
  4114f0:	b.ne	411500 <readlinkat@plt+0xe820>  // b.any
  4114f4:	ldr	x0, [sp, #40]
  4114f8:	add	x0, x0, #0x1
  4114fc:	str	x0, [sp, #40]
  411500:	ldr	w0, [sp, #72]
  411504:	mov	w3, #0x0                   	// #0
  411508:	ldr	x2, [sp, #48]
  41150c:	ldr	x1, [sp, #40]
  411510:	bl	413e80 <readlinkat@plt+0x111a0>
  411514:	str	w0, [sp, #76]
  411518:	ldr	w0, [sp, #76]
  41151c:	cmp	w0, #0x0
  411520:	b.eq	411580 <readlinkat@plt+0xe8a0>  // b.none
  411524:	bl	402bd0 <__errno_location@plt>
  411528:	ldr	w0, [x0]
  41152c:	cmp	w0, #0x2
  411530:	b.ne	411580 <readlinkat@plt+0xe8a0>  // b.any
  411534:	ldr	x0, [sp, #56]
  411538:	ldr	x0, [x0, #4144]
  41153c:	cmp	x0, #0x0
  411540:	b.eq	411580 <readlinkat@plt+0xe8a0>  // b.none
  411544:	ldr	x0, [sp, #56]
  411548:	ldr	x3, [x0, #4144]
  41154c:	add	x0, sp, #0x48
  411550:	mov	x2, x0
  411554:	ldr	x1, [sp, #40]
  411558:	ldr	x0, [sp, #56]
  41155c:	blr	x3
  411560:	cmp	w0, #0x0
  411564:	b.ne	411580 <readlinkat@plt+0xe8a0>  // b.any
  411568:	ldr	w0, [sp, #72]
  41156c:	mov	w3, #0x0                   	// #0
  411570:	ldr	x2, [sp, #48]
  411574:	ldr	x1, [sp, #40]
  411578:	bl	413e80 <readlinkat@plt+0x111a0>
  41157c:	str	w0, [sp, #76]
  411580:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  411584:	add	x0, x0, #0x768
  411588:	ldr	w0, [x0]
  41158c:	and	w0, w0, #0x4
  411590:	cmp	w0, #0x0
  411594:	b.eq	4115e8 <readlinkat@plt+0xe908>  // b.none
  411598:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  41159c:	ldr	x0, [x0, #4056]
  4115a0:	ldr	x19, [x0]
  4115a4:	bl	402760 <getpid@plt>
  4115a8:	mov	w1, w0
  4115ac:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4115b0:	add	x4, x0, #0xd88
  4115b4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4115b8:	add	x3, x0, #0xd40
  4115bc:	mov	w2, w1
  4115c0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4115c4:	add	x1, x0, #0xd90
  4115c8:	mov	x0, x19
  4115cc:	bl	402c70 <fprintf@plt>
  4115d0:	ldr	w3, [sp, #76]
  4115d4:	ldr	x2, [sp, #40]
  4115d8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4115dc:	add	x1, x0, #0xec0
  4115e0:	ldr	x0, [sp, #56]
  4115e4:	bl	41035c <readlinkat@plt+0xd67c>
  4115e8:	ldr	w0, [sp, #76]
  4115ec:	ldr	x19, [sp, #16]
  4115f0:	ldp	x29, x30, [sp], #80
  4115f4:	ret
  4115f8:	stp	x29, x30, [sp, #-80]!
  4115fc:	mov	x29, sp
  411600:	str	x19, [sp, #16]
  411604:	str	x0, [sp, #56]
  411608:	str	w1, [sp, #52]
  41160c:	str	x2, [sp, #40]
  411610:	ldr	x0, [sp, #56]
  411614:	cmp	x0, #0x0
  411618:	b.ne	411690 <readlinkat@plt+0xe9b0>  // b.any
  41161c:	ldr	w1, [sp, #52]
  411620:	ldr	x0, [sp, #40]
  411624:	bl	4027b0 <open@plt>
  411628:	str	w0, [sp, #76]
  41162c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  411630:	add	x0, x0, #0x768
  411634:	ldr	w0, [x0]
  411638:	and	w0, w0, #0x4
  41163c:	cmp	w0, #0x0
  411640:	b.eq	4117d8 <readlinkat@plt+0xeaf8>  // b.none
  411644:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  411648:	ldr	x0, [x0, #4056]
  41164c:	ldr	x19, [x0]
  411650:	bl	402760 <getpid@plt>
  411654:	mov	w1, w0
  411658:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41165c:	add	x4, x0, #0xd88
  411660:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411664:	add	x3, x0, #0xd40
  411668:	mov	w2, w1
  41166c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411670:	add	x1, x0, #0xd90
  411674:	mov	x0, x19
  411678:	bl	402c70 <fprintf@plt>
  41167c:	ldr	x1, [sp, #40]
  411680:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411684:	add	x0, x0, #0xed8
  411688:	bl	4100c0 <readlinkat@plt+0xd3e0>
  41168c:	b	4117d8 <readlinkat@plt+0xeaf8>
  411690:	ldr	x0, [sp, #56]
  411694:	bl	410c8c <readlinkat@plt+0xdfac>
  411698:	str	w0, [sp, #68]
  41169c:	ldr	w0, [sp, #68]
  4116a0:	cmp	w0, #0x0
  4116a4:	b.ge	4116b0 <readlinkat@plt+0xe9d0>  // b.tcont
  4116a8:	ldr	w0, [sp, #68]
  4116ac:	b	4117dc <readlinkat@plt+0xeafc>
  4116b0:	ldr	x0, [sp, #40]
  4116b4:	ldrsb	w0, [x0]
  4116b8:	cmp	w0, #0x2f
  4116bc:	b.ne	4116cc <readlinkat@plt+0xe9ec>  // b.any
  4116c0:	ldr	x0, [sp, #40]
  4116c4:	add	x0, x0, #0x1
  4116c8:	str	x0, [sp, #40]
  4116cc:	ldr	w0, [sp, #68]
  4116d0:	ldr	w2, [sp, #52]
  4116d4:	ldr	x1, [sp, #40]
  4116d8:	bl	402ba0 <openat@plt>
  4116dc:	str	w0, [sp, #76]
  4116e0:	ldr	w0, [sp, #76]
  4116e4:	str	w0, [sp, #72]
  4116e8:	ldr	w0, [sp, #76]
  4116ec:	cmp	w0, #0x0
  4116f0:	b.ge	41174c <readlinkat@plt+0xea6c>  // b.tcont
  4116f4:	bl	402bd0 <__errno_location@plt>
  4116f8:	ldr	w0, [x0]
  4116fc:	cmp	w0, #0x2
  411700:	b.ne	41174c <readlinkat@plt+0xea6c>  // b.any
  411704:	ldr	x0, [sp, #56]
  411708:	ldr	x0, [x0, #4144]
  41170c:	cmp	x0, #0x0
  411710:	b.eq	41174c <readlinkat@plt+0xea6c>  // b.none
  411714:	ldr	x0, [sp, #56]
  411718:	ldr	x3, [x0, #4144]
  41171c:	add	x0, sp, #0x44
  411720:	mov	x2, x0
  411724:	ldr	x1, [sp, #40]
  411728:	ldr	x0, [sp, #56]
  41172c:	blr	x3
  411730:	cmp	w0, #0x0
  411734:	b.ne	41174c <readlinkat@plt+0xea6c>  // b.any
  411738:	ldr	w0, [sp, #68]
  41173c:	ldr	w2, [sp, #52]
  411740:	ldr	x1, [sp, #40]
  411744:	bl	402ba0 <openat@plt>
  411748:	str	w0, [sp, #76]
  41174c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  411750:	add	x0, x0, #0x768
  411754:	ldr	w0, [x0]
  411758:	and	w0, w0, #0x4
  41175c:	cmp	w0, #0x0
  411760:	b.eq	4117d8 <readlinkat@plt+0xeaf8>  // b.none
  411764:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  411768:	ldr	x0, [x0, #4056]
  41176c:	ldr	x19, [x0]
  411770:	bl	402760 <getpid@plt>
  411774:	mov	w1, w0
  411778:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41177c:	add	x4, x0, #0xd88
  411780:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411784:	add	x3, x0, #0xd40
  411788:	mov	w2, w1
  41178c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411790:	add	x1, x0, #0xd90
  411794:	mov	x0, x19
  411798:	bl	402c70 <fprintf@plt>
  41179c:	ldr	w1, [sp, #72]
  4117a0:	ldr	w0, [sp, #76]
  4117a4:	cmp	w1, w0
  4117a8:	b.eq	4117b8 <readlinkat@plt+0xead8>  // b.none
  4117ac:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4117b0:	add	x0, x0, #0xef8
  4117b4:	b	4117c0 <readlinkat@plt+0xeae0>
  4117b8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4117bc:	add	x0, x0, #0xe50
  4117c0:	mov	x3, x0
  4117c4:	ldr	x2, [sp, #40]
  4117c8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4117cc:	add	x1, x0, #0xf08
  4117d0:	ldr	x0, [sp, #56]
  4117d4:	bl	41035c <readlinkat@plt+0xd67c>
  4117d8:	ldr	w0, [sp, #76]
  4117dc:	ldr	x19, [sp, #16]
  4117e0:	ldp	x29, x30, [sp], #80
  4117e4:	ret
  4117e8:	stp	x29, x30, [sp, #-112]!
  4117ec:	mov	x29, sp
  4117f0:	str	x19, [sp, #16]
  4117f4:	str	x0, [sp, #88]
  4117f8:	str	w1, [sp, #84]
  4117fc:	str	x2, [sp, #72]
  411800:	mov	x19, x3
  411804:	add	x2, sp, #0x20
  411808:	mov	x3, x19
  41180c:	ldp	x0, x1, [x3]
  411810:	stp	x0, x1, [x2]
  411814:	ldp	x0, x1, [x3, #16]
  411818:	stp	x0, x1, [x2, #16]
  41181c:	add	x0, sp, #0x20
  411820:	mov	x2, x0
  411824:	ldr	x1, [sp, #72]
  411828:	ldr	x0, [sp, #88]
  41182c:	bl	410ecc <readlinkat@plt+0xe1ec>
  411830:	str	x0, [sp, #104]
  411834:	ldr	x0, [sp, #104]
  411838:	cmp	x0, #0x0
  41183c:	b.ne	411850 <readlinkat@plt+0xeb70>  // b.any
  411840:	bl	402bd0 <__errno_location@plt>
  411844:	ldr	w0, [x0]
  411848:	neg	w0, w0
  41184c:	b	411860 <readlinkat@plt+0xeb80>
  411850:	ldr	x2, [sp, #104]
  411854:	ldr	w1, [sp, #84]
  411858:	ldr	x0, [sp, #88]
  41185c:	bl	4115f8 <readlinkat@plt+0xe918>
  411860:	ldr	x19, [sp, #16]
  411864:	ldp	x29, x30, [sp], #112
  411868:	ret
  41186c:	stp	x29, x30, [sp, #-304]!
  411870:	mov	x29, sp
  411874:	str	x0, [sp, #72]
  411878:	str	w1, [sp, #68]
  41187c:	str	x2, [sp, #56]
  411880:	str	x3, [sp, #264]
  411884:	str	x4, [sp, #272]
  411888:	str	x5, [sp, #280]
  41188c:	str	x6, [sp, #288]
  411890:	str	x7, [sp, #296]
  411894:	str	q0, [sp, #128]
  411898:	str	q1, [sp, #144]
  41189c:	str	q2, [sp, #160]
  4118a0:	str	q3, [sp, #176]
  4118a4:	str	q4, [sp, #192]
  4118a8:	str	q5, [sp, #208]
  4118ac:	str	q6, [sp, #224]
  4118b0:	str	q7, [sp, #240]
  4118b4:	add	x0, sp, #0x130
  4118b8:	str	x0, [sp, #88]
  4118bc:	add	x0, sp, #0x130
  4118c0:	str	x0, [sp, #96]
  4118c4:	add	x0, sp, #0x100
  4118c8:	str	x0, [sp, #104]
  4118cc:	mov	w0, #0xffffffd8            	// #-40
  4118d0:	str	w0, [sp, #112]
  4118d4:	mov	w0, #0xffffff80            	// #-128
  4118d8:	str	w0, [sp, #116]
  4118dc:	add	x2, sp, #0x10
  4118e0:	add	x3, sp, #0x58
  4118e4:	ldp	x0, x1, [x3]
  4118e8:	stp	x0, x1, [x2]
  4118ec:	ldp	x0, x1, [x3, #16]
  4118f0:	stp	x0, x1, [x2, #16]
  4118f4:	add	x0, sp, #0x10
  4118f8:	mov	x3, x0
  4118fc:	ldr	x2, [sp, #56]
  411900:	ldr	w1, [sp, #68]
  411904:	ldr	x0, [sp, #72]
  411908:	bl	4117e8 <readlinkat@plt+0xeb08>
  41190c:	str	w0, [sp, #124]
  411910:	ldr	w0, [sp, #124]
  411914:	ldp	x29, x30, [sp], #304
  411918:	ret
  41191c:	sub	sp, sp, #0x20
  411920:	str	x0, [sp, #8]
  411924:	str	wzr, [sp, #28]
  411928:	ldr	x0, [sp, #8]
  41192c:	str	x0, [sp, #16]
  411930:	b	411a5c <readlinkat@plt+0xed7c>
  411934:	ldr	x0, [sp, #16]
  411938:	ldrsb	w0, [x0]
  41193c:	cmp	w0, #0x72
  411940:	b.ne	411968 <readlinkat@plt+0xec88>  // b.any
  411944:	ldr	x0, [sp, #16]
  411948:	add	x0, x0, #0x1
  41194c:	ldrsb	w0, [x0]
  411950:	cmp	w0, #0x2b
  411954:	b.ne	411968 <readlinkat@plt+0xec88>  // b.any
  411958:	ldr	w0, [sp, #28]
  41195c:	orr	w0, w0, #0x2
  411960:	str	w0, [sp, #28]
  411964:	b	411a50 <readlinkat@plt+0xed70>
  411968:	ldr	x0, [sp, #16]
  41196c:	ldrsb	w0, [x0]
  411970:	cmp	w0, #0x72
  411974:	b.eq	411a50 <readlinkat@plt+0xed70>  // b.none
  411978:	ldr	x0, [sp, #16]
  41197c:	ldrsb	w0, [x0]
  411980:	cmp	w0, #0x77
  411984:	b.ne	4119b0 <readlinkat@plt+0xecd0>  // b.any
  411988:	ldr	x0, [sp, #16]
  41198c:	add	x0, x0, #0x1
  411990:	ldrsb	w0, [x0]
  411994:	cmp	w0, #0x2b
  411998:	b.ne	4119b0 <readlinkat@plt+0xecd0>  // b.any
  41199c:	ldr	w1, [sp, #28]
  4119a0:	mov	w0, #0x202                 	// #514
  4119a4:	orr	w0, w1, w0
  4119a8:	str	w0, [sp, #28]
  4119ac:	b	411a50 <readlinkat@plt+0xed70>
  4119b0:	ldr	x0, [sp, #16]
  4119b4:	ldrsb	w0, [x0]
  4119b8:	cmp	w0, #0x77
  4119bc:	b.ne	4119d4 <readlinkat@plt+0xecf4>  // b.any
  4119c0:	ldr	w1, [sp, #28]
  4119c4:	mov	w0, #0x201                 	// #513
  4119c8:	orr	w0, w1, w0
  4119cc:	str	w0, [sp, #28]
  4119d0:	b	411a50 <readlinkat@plt+0xed70>
  4119d4:	ldr	x0, [sp, #16]
  4119d8:	ldrsb	w0, [x0]
  4119dc:	cmp	w0, #0x61
  4119e0:	b.ne	411a0c <readlinkat@plt+0xed2c>  // b.any
  4119e4:	ldr	x0, [sp, #16]
  4119e8:	add	x0, x0, #0x1
  4119ec:	ldrsb	w0, [x0]
  4119f0:	cmp	w0, #0x2b
  4119f4:	b.ne	411a0c <readlinkat@plt+0xed2c>  // b.any
  4119f8:	ldr	w1, [sp, #28]
  4119fc:	mov	w0, #0x402                 	// #1026
  411a00:	orr	w0, w1, w0
  411a04:	str	w0, [sp, #28]
  411a08:	b	411a50 <readlinkat@plt+0xed70>
  411a0c:	ldr	x0, [sp, #16]
  411a10:	ldrsb	w0, [x0]
  411a14:	cmp	w0, #0x61
  411a18:	b.ne	411a30 <readlinkat@plt+0xed50>  // b.any
  411a1c:	ldr	w1, [sp, #28]
  411a20:	mov	w0, #0x401                 	// #1025
  411a24:	orr	w0, w1, w0
  411a28:	str	w0, [sp, #28]
  411a2c:	b	411a50 <readlinkat@plt+0xed70>
  411a30:	ldr	x0, [sp, #16]
  411a34:	ldrsb	w1, [x0]
  411a38:	mov	w0, #0x65                  	// #101
  411a3c:	cmp	w1, w0
  411a40:	b.ne	411a50 <readlinkat@plt+0xed70>  // b.any
  411a44:	ldr	w0, [sp, #28]
  411a48:	orr	w0, w0, #0x80000
  411a4c:	str	w0, [sp, #28]
  411a50:	ldr	x0, [sp, #16]
  411a54:	add	x0, x0, #0x1
  411a58:	str	x0, [sp, #16]
  411a5c:	ldr	x0, [sp, #16]
  411a60:	cmp	x0, #0x0
  411a64:	b.eq	411a78 <readlinkat@plt+0xed98>  // b.none
  411a68:	ldr	x0, [sp, #16]
  411a6c:	ldrsb	w0, [x0]
  411a70:	cmp	w0, #0x0
  411a74:	b.ne	411934 <readlinkat@plt+0xec54>  // b.any
  411a78:	ldr	w0, [sp, #28]
  411a7c:	add	sp, sp, #0x20
  411a80:	ret
  411a84:	stp	x29, x30, [sp, #-64]!
  411a88:	mov	x29, sp
  411a8c:	str	x0, [sp, #40]
  411a90:	str	x1, [sp, #32]
  411a94:	str	x2, [sp, #24]
  411a98:	ldr	x0, [sp, #32]
  411a9c:	bl	41191c <readlinkat@plt+0xec3c>
  411aa0:	str	w0, [sp, #60]
  411aa4:	ldr	x2, [sp, #24]
  411aa8:	ldr	w1, [sp, #60]
  411aac:	ldr	x0, [sp, #40]
  411ab0:	bl	4115f8 <readlinkat@plt+0xe918>
  411ab4:	str	w0, [sp, #56]
  411ab8:	ldr	w0, [sp, #56]
  411abc:	cmp	w0, #0x0
  411ac0:	b.ge	411acc <readlinkat@plt+0xedec>  // b.tcont
  411ac4:	mov	x0, #0x0                   	// #0
  411ac8:	b	411ad8 <readlinkat@plt+0xedf8>
  411acc:	ldr	x1, [sp, #32]
  411ad0:	ldr	w0, [sp, #56]
  411ad4:	bl	402820 <fdopen@plt>
  411ad8:	ldp	x29, x30, [sp], #64
  411adc:	ret
  411ae0:	stp	x29, x30, [sp, #-112]!
  411ae4:	mov	x29, sp
  411ae8:	str	x19, [sp, #16]
  411aec:	str	x0, [sp, #88]
  411af0:	str	x1, [sp, #80]
  411af4:	str	x2, [sp, #72]
  411af8:	mov	x19, x3
  411afc:	add	x2, sp, #0x20
  411b00:	mov	x3, x19
  411b04:	ldp	x0, x1, [x3]
  411b08:	stp	x0, x1, [x2]
  411b0c:	ldp	x0, x1, [x3, #16]
  411b10:	stp	x0, x1, [x2, #16]
  411b14:	add	x0, sp, #0x20
  411b18:	mov	x2, x0
  411b1c:	ldr	x1, [sp, #72]
  411b20:	ldr	x0, [sp, #88]
  411b24:	bl	410ecc <readlinkat@plt+0xe1ec>
  411b28:	str	x0, [sp, #104]
  411b2c:	ldr	x0, [sp, #104]
  411b30:	cmp	x0, #0x0
  411b34:	b.eq	411b4c <readlinkat@plt+0xee6c>  // b.none
  411b38:	ldr	x2, [sp, #104]
  411b3c:	ldr	x1, [sp, #80]
  411b40:	ldr	x0, [sp, #88]
  411b44:	bl	411a84 <readlinkat@plt+0xeda4>
  411b48:	b	411b50 <readlinkat@plt+0xee70>
  411b4c:	mov	x0, #0x0                   	// #0
  411b50:	ldr	x19, [sp, #16]
  411b54:	ldp	x29, x30, [sp], #112
  411b58:	ret
  411b5c:	stp	x29, x30, [sp, #-304]!
  411b60:	mov	x29, sp
  411b64:	str	x0, [sp, #72]
  411b68:	str	x1, [sp, #64]
  411b6c:	str	x2, [sp, #56]
  411b70:	str	x3, [sp, #264]
  411b74:	str	x4, [sp, #272]
  411b78:	str	x5, [sp, #280]
  411b7c:	str	x6, [sp, #288]
  411b80:	str	x7, [sp, #296]
  411b84:	str	q0, [sp, #128]
  411b88:	str	q1, [sp, #144]
  411b8c:	str	q2, [sp, #160]
  411b90:	str	q3, [sp, #176]
  411b94:	str	q4, [sp, #192]
  411b98:	str	q5, [sp, #208]
  411b9c:	str	q6, [sp, #224]
  411ba0:	str	q7, [sp, #240]
  411ba4:	add	x0, sp, #0x130
  411ba8:	str	x0, [sp, #88]
  411bac:	add	x0, sp, #0x130
  411bb0:	str	x0, [sp, #96]
  411bb4:	add	x0, sp, #0x100
  411bb8:	str	x0, [sp, #104]
  411bbc:	mov	w0, #0xffffffd8            	// #-40
  411bc0:	str	w0, [sp, #112]
  411bc4:	mov	w0, #0xffffff80            	// #-128
  411bc8:	str	w0, [sp, #116]
  411bcc:	add	x2, sp, #0x10
  411bd0:	add	x3, sp, #0x58
  411bd4:	ldp	x0, x1, [x3]
  411bd8:	stp	x0, x1, [x2]
  411bdc:	ldp	x0, x1, [x3, #16]
  411be0:	stp	x0, x1, [x2, #16]
  411be4:	add	x0, sp, #0x10
  411be8:	mov	x3, x0
  411bec:	ldr	x2, [sp, #56]
  411bf0:	ldr	x1, [sp, #64]
  411bf4:	ldr	x0, [sp, #72]
  411bf8:	bl	411ae0 <readlinkat@plt+0xee00>
  411bfc:	str	x0, [sp, #120]
  411c00:	ldr	x0, [sp, #120]
  411c04:	ldp	x29, x30, [sp], #304
  411c08:	ret
  411c0c:	stp	x29, x30, [sp, #-64]!
  411c10:	mov	x29, sp
  411c14:	str	x19, [sp, #16]
  411c18:	str	x0, [sp, #40]
  411c1c:	str	x1, [sp, #32]
  411c20:	mov	w0, #0xffffffff            	// #-1
  411c24:	str	w0, [sp, #60]
  411c28:	ldr	x0, [sp, #32]
  411c2c:	cmp	x0, #0x0
  411c30:	b.eq	411c4c <readlinkat@plt+0xef6c>  // b.none
  411c34:	ldr	x2, [sp, #32]
  411c38:	mov	w1, #0x80000               	// #524288
  411c3c:	ldr	x0, [sp, #40]
  411c40:	bl	4115f8 <readlinkat@plt+0xe918>
  411c44:	str	w0, [sp, #60]
  411c48:	b	411ce4 <readlinkat@plt+0xf004>
  411c4c:	ldr	x0, [sp, #40]
  411c50:	ldr	x0, [x0, #8]
  411c54:	cmp	x0, #0x0
  411c58:	b.eq	411ce4 <readlinkat@plt+0xf004>  // b.none
  411c5c:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  411c60:	add	x0, x0, #0x768
  411c64:	ldr	w0, [x0]
  411c68:	and	w0, w0, #0x4
  411c6c:	cmp	w0, #0x0
  411c70:	b.eq	411cbc <readlinkat@plt+0xefdc>  // b.none
  411c74:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  411c78:	ldr	x0, [x0, #4056]
  411c7c:	ldr	x19, [x0]
  411c80:	bl	402760 <getpid@plt>
  411c84:	mov	w1, w0
  411c88:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411c8c:	add	x4, x0, #0xd88
  411c90:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411c94:	add	x3, x0, #0xd40
  411c98:	mov	w2, w1
  411c9c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411ca0:	add	x1, x0, #0xd90
  411ca4:	mov	x0, x19
  411ca8:	bl	402c70 <fprintf@plt>
  411cac:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  411cb0:	add	x1, x0, #0xf18
  411cb4:	ldr	x0, [sp, #40]
  411cb8:	bl	41035c <readlinkat@plt+0xd67c>
  411cbc:	ldr	x0, [sp, #40]
  411cc0:	bl	410c8c <readlinkat@plt+0xdfac>
  411cc4:	str	w0, [sp, #56]
  411cc8:	ldr	w0, [sp, #56]
  411ccc:	cmp	w0, #0x0
  411cd0:	b.lt	411ce4 <readlinkat@plt+0xf004>  // b.tstop
  411cd4:	mov	w1, #0x3                   	// #3
  411cd8:	ldr	w0, [sp, #56]
  411cdc:	bl	41397c <readlinkat@plt+0x10c9c>
  411ce0:	str	w0, [sp, #60]
  411ce4:	ldr	w0, [sp, #60]
  411ce8:	cmp	w0, #0x0
  411cec:	b.ge	411cf8 <readlinkat@plt+0xf018>  // b.tcont
  411cf0:	mov	x0, #0x0                   	// #0
  411cf4:	b	411d38 <readlinkat@plt+0xf058>
  411cf8:	ldr	w0, [sp, #60]
  411cfc:	bl	402900 <fdopendir@plt>
  411d00:	str	x0, [sp, #48]
  411d04:	ldr	x0, [sp, #48]
  411d08:	cmp	x0, #0x0
  411d0c:	b.ne	411d20 <readlinkat@plt+0xf040>  // b.any
  411d10:	ldr	w0, [sp, #60]
  411d14:	bl	4028c0 <close@plt>
  411d18:	mov	x0, #0x0                   	// #0
  411d1c:	b	411d38 <readlinkat@plt+0xf058>
  411d20:	ldr	x0, [sp, #32]
  411d24:	cmp	x0, #0x0
  411d28:	b.ne	411d34 <readlinkat@plt+0xf054>  // b.any
  411d2c:	ldr	x0, [sp, #48]
  411d30:	bl	4029c0 <rewinddir@plt>
  411d34:	ldr	x0, [sp, #48]
  411d38:	ldr	x19, [sp, #16]
  411d3c:	ldp	x29, x30, [sp], #64
  411d40:	ret
  411d44:	stp	x29, x30, [sp, #-96]!
  411d48:	mov	x29, sp
  411d4c:	str	x19, [sp, #16]
  411d50:	str	x0, [sp, #72]
  411d54:	str	x1, [sp, #64]
  411d58:	mov	x19, x2
  411d5c:	add	x2, sp, #0x20
  411d60:	mov	x3, x19
  411d64:	ldp	x0, x1, [x3]
  411d68:	stp	x0, x1, [x2]
  411d6c:	ldp	x0, x1, [x3, #16]
  411d70:	stp	x0, x1, [x2, #16]
  411d74:	add	x0, sp, #0x20
  411d78:	mov	x2, x0
  411d7c:	ldr	x1, [sp, #64]
  411d80:	ldr	x0, [sp, #72]
  411d84:	bl	410ecc <readlinkat@plt+0xe1ec>
  411d88:	str	x0, [sp, #88]
  411d8c:	ldr	x0, [sp, #88]
  411d90:	cmp	x0, #0x0
  411d94:	b.eq	411da8 <readlinkat@plt+0xf0c8>  // b.none
  411d98:	ldr	x1, [sp, #88]
  411d9c:	ldr	x0, [sp, #72]
  411da0:	bl	411c0c <readlinkat@plt+0xef2c>
  411da4:	b	411dac <readlinkat@plt+0xf0cc>
  411da8:	mov	x0, #0x0                   	// #0
  411dac:	ldr	x19, [sp, #16]
  411db0:	ldp	x29, x30, [sp], #96
  411db4:	ret
  411db8:	stp	x29, x30, [sp, #-288]!
  411dbc:	mov	x29, sp
  411dc0:	str	x0, [sp, #56]
  411dc4:	str	x1, [sp, #48]
  411dc8:	str	x2, [sp, #240]
  411dcc:	str	x3, [sp, #248]
  411dd0:	str	x4, [sp, #256]
  411dd4:	str	x5, [sp, #264]
  411dd8:	str	x6, [sp, #272]
  411ddc:	str	x7, [sp, #280]
  411de0:	str	q0, [sp, #112]
  411de4:	str	q1, [sp, #128]
  411de8:	str	q2, [sp, #144]
  411dec:	str	q3, [sp, #160]
  411df0:	str	q4, [sp, #176]
  411df4:	str	q5, [sp, #192]
  411df8:	str	q6, [sp, #208]
  411dfc:	str	q7, [sp, #224]
  411e00:	add	x0, sp, #0x120
  411e04:	str	x0, [sp, #72]
  411e08:	add	x0, sp, #0x120
  411e0c:	str	x0, [sp, #80]
  411e10:	add	x0, sp, #0xf0
  411e14:	str	x0, [sp, #88]
  411e18:	mov	w0, #0xffffffd0            	// #-48
  411e1c:	str	w0, [sp, #96]
  411e20:	mov	w0, #0xffffff80            	// #-128
  411e24:	str	w0, [sp, #100]
  411e28:	add	x2, sp, #0x10
  411e2c:	add	x3, sp, #0x48
  411e30:	ldp	x0, x1, [x3]
  411e34:	stp	x0, x1, [x2]
  411e38:	ldp	x0, x1, [x3, #16]
  411e3c:	stp	x0, x1, [x2, #16]
  411e40:	add	x0, sp, #0x10
  411e44:	mov	x2, x0
  411e48:	ldr	x1, [sp, #48]
  411e4c:	ldr	x0, [sp, #56]
  411e50:	bl	411d44 <readlinkat@plt+0xf064>
  411e54:	str	x0, [sp, #104]
  411e58:	ldr	x0, [sp, #104]
  411e5c:	ldp	x29, x30, [sp], #288
  411e60:	ret
  411e64:	stp	x29, x30, [sp, #-64]!
  411e68:	mov	x29, sp
  411e6c:	str	x0, [sp, #40]
  411e70:	str	x1, [sp, #32]
  411e74:	str	x2, [sp, #24]
  411e78:	str	x3, [sp, #16]
  411e7c:	ldr	x0, [sp, #16]
  411e80:	cmp	x0, #0x0
  411e84:	b.ne	411ec8 <readlinkat@plt+0xf1e8>  // b.any
  411e88:	ldr	x0, [sp, #40]
  411e8c:	bl	410bac <readlinkat@plt+0xdecc>
  411e90:	str	x0, [sp, #48]
  411e94:	ldr	x0, [sp, #48]
  411e98:	cmp	x0, #0x0
  411e9c:	b.ne	411eb4 <readlinkat@plt+0xf1d4>  // b.any
  411ea0:	bl	402bd0 <__errno_location@plt>
  411ea4:	ldr	w0, [x0]
  411ea8:	neg	w0, w0
  411eac:	sxtw	x0, w0
  411eb0:	b	411f18 <readlinkat@plt+0xf238>
  411eb4:	ldr	x2, [sp, #24]
  411eb8:	ldr	x1, [sp, #32]
  411ebc:	ldr	x0, [sp, #48]
  411ec0:	bl	402680 <readlink@plt>
  411ec4:	b	411f18 <readlinkat@plt+0xf238>
  411ec8:	ldr	x0, [sp, #40]
  411ecc:	bl	410c8c <readlinkat@plt+0xdfac>
  411ed0:	str	w0, [sp, #60]
  411ed4:	ldr	w0, [sp, #60]
  411ed8:	cmp	w0, #0x0
  411edc:	b.ge	411ee8 <readlinkat@plt+0xf208>  // b.tcont
  411ee0:	ldrsw	x0, [sp, #60]
  411ee4:	b	411f18 <readlinkat@plt+0xf238>
  411ee8:	ldr	x0, [sp, #16]
  411eec:	ldrsb	w0, [x0]
  411ef0:	cmp	w0, #0x2f
  411ef4:	b.ne	411f04 <readlinkat@plt+0xf224>  // b.any
  411ef8:	ldr	x0, [sp, #16]
  411efc:	add	x0, x0, #0x1
  411f00:	str	x0, [sp, #16]
  411f04:	ldr	x3, [sp, #24]
  411f08:	ldr	x2, [sp, #32]
  411f0c:	ldr	x1, [sp, #16]
  411f10:	ldr	w0, [sp, #60]
  411f14:	bl	402ce0 <readlinkat@plt>
  411f18:	ldp	x29, x30, [sp], #64
  411f1c:	ret
  411f20:	stp	x29, x30, [sp, #-288]!
  411f24:	mov	x29, sp
  411f28:	str	x0, [sp, #72]
  411f2c:	str	x1, [sp, #64]
  411f30:	str	x2, [sp, #56]
  411f34:	str	x3, [sp, #48]
  411f38:	str	x4, [sp, #256]
  411f3c:	str	x5, [sp, #264]
  411f40:	str	x6, [sp, #272]
  411f44:	str	x7, [sp, #280]
  411f48:	str	q0, [sp, #128]
  411f4c:	str	q1, [sp, #144]
  411f50:	str	q2, [sp, #160]
  411f54:	str	q3, [sp, #176]
  411f58:	str	q4, [sp, #192]
  411f5c:	str	q5, [sp, #208]
  411f60:	str	q6, [sp, #224]
  411f64:	str	q7, [sp, #240]
  411f68:	add	x0, sp, #0x120
  411f6c:	str	x0, [sp, #88]
  411f70:	add	x0, sp, #0x120
  411f74:	str	x0, [sp, #96]
  411f78:	add	x0, sp, #0x100
  411f7c:	str	x0, [sp, #104]
  411f80:	mov	w0, #0xffffffe0            	// #-32
  411f84:	str	w0, [sp, #112]
  411f88:	mov	w0, #0xffffff80            	// #-128
  411f8c:	str	w0, [sp, #116]
  411f90:	add	x2, sp, #0x10
  411f94:	add	x3, sp, #0x58
  411f98:	ldp	x0, x1, [x3]
  411f9c:	stp	x0, x1, [x2]
  411fa0:	ldp	x0, x1, [x3, #16]
  411fa4:	stp	x0, x1, [x2, #16]
  411fa8:	add	x0, sp, #0x10
  411fac:	mov	x2, x0
  411fb0:	ldr	x1, [sp, #48]
  411fb4:	ldr	x0, [sp, #72]
  411fb8:	bl	410ecc <readlinkat@plt+0xe1ec>
  411fbc:	str	x0, [sp, #120]
  411fc0:	ldr	x0, [sp, #120]
  411fc4:	cmp	x0, #0x0
  411fc8:	b.ne	411fe0 <readlinkat@plt+0xf300>  // b.any
  411fcc:	bl	402bd0 <__errno_location@plt>
  411fd0:	ldr	w0, [x0]
  411fd4:	neg	w0, w0
  411fd8:	sxtw	x0, w0
  411fdc:	b	411ff4 <readlinkat@plt+0xf314>
  411fe0:	ldr	x3, [sp, #120]
  411fe4:	ldr	x2, [sp, #56]
  411fe8:	ldr	x1, [sp, #64]
  411fec:	ldr	x0, [sp, #72]
  411ff0:	bl	411e64 <readlinkat@plt+0xf184>
  411ff4:	ldp	x29, x30, [sp], #288
  411ff8:	ret
  411ffc:	stp	x29, x30, [sp, #-80]!
  412000:	mov	x29, sp
  412004:	str	x19, [sp, #16]
  412008:	str	x0, [sp, #56]
  41200c:	str	x1, [sp, #48]
  412010:	str	x2, [sp, #40]
  412014:	str	x3, [sp, #32]
  412018:	ldr	x2, [sp, #32]
  41201c:	mov	w1, #0x80000               	// #524288
  412020:	ldr	x0, [sp, #56]
  412024:	bl	4115f8 <readlinkat@plt+0xe918>
  412028:	str	w0, [sp, #76]
  41202c:	ldr	w0, [sp, #76]
  412030:	cmp	w0, #0x0
  412034:	b.ge	412048 <readlinkat@plt+0xf368>  // b.tcont
  412038:	bl	402bd0 <__errno_location@plt>
  41203c:	ldr	w0, [x0]
  412040:	neg	w0, w0
  412044:	b	4120e4 <readlinkat@plt+0xf404>
  412048:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  41204c:	add	x0, x0, #0x768
  412050:	ldr	w0, [x0]
  412054:	and	w0, w0, #0x4
  412058:	cmp	w0, #0x0
  41205c:	b.eq	4120a8 <readlinkat@plt+0xf3c8>  // b.none
  412060:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  412064:	ldr	x0, [x0, #4056]
  412068:	ldr	x19, [x0]
  41206c:	bl	402760 <getpid@plt>
  412070:	mov	w1, w0
  412074:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412078:	add	x4, x0, #0xd88
  41207c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412080:	add	x3, x0, #0xd40
  412084:	mov	w2, w1
  412088:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41208c:	add	x1, x0, #0xd90
  412090:	mov	x0, x19
  412094:	bl	402c70 <fprintf@plt>
  412098:	ldr	x1, [sp, #32]
  41209c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4120a0:	add	x0, x0, #0xf30
  4120a4:	bl	4100c0 <readlinkat@plt+0xd3e0>
  4120a8:	ldr	x2, [sp, #40]
  4120ac:	ldr	x1, [sp, #48]
  4120b0:	ldr	w0, [sp, #76]
  4120b4:	bl	40ffb8 <readlinkat@plt+0xd2d8>
  4120b8:	str	w0, [sp, #72]
  4120bc:	bl	402bd0 <__errno_location@plt>
  4120c0:	ldr	w0, [x0]
  4120c4:	str	w0, [sp, #68]
  4120c8:	ldr	w0, [sp, #76]
  4120cc:	bl	4028c0 <close@plt>
  4120d0:	bl	402bd0 <__errno_location@plt>
  4120d4:	mov	x1, x0
  4120d8:	ldr	w0, [sp, #68]
  4120dc:	str	w0, [x1]
  4120e0:	ldr	w0, [sp, #72]
  4120e4:	ldr	x19, [sp, #16]
  4120e8:	ldp	x29, x30, [sp], #80
  4120ec:	ret
  4120f0:	stp	x29, x30, [sp, #-112]!
  4120f4:	mov	x29, sp
  4120f8:	str	x19, [sp, #16]
  4120fc:	str	x0, [sp, #88]
  412100:	str	x1, [sp, #80]
  412104:	str	x2, [sp, #72]
  412108:	str	x3, [sp, #64]
  41210c:	mov	x19, x4
  412110:	add	x2, sp, #0x20
  412114:	mov	x3, x19
  412118:	ldp	x0, x1, [x3]
  41211c:	stp	x0, x1, [x2]
  412120:	ldp	x0, x1, [x3, #16]
  412124:	stp	x0, x1, [x2, #16]
  412128:	add	x0, sp, #0x20
  41212c:	mov	x2, x0
  412130:	ldr	x1, [sp, #64]
  412134:	ldr	x0, [sp, #88]
  412138:	bl	410ecc <readlinkat@plt+0xe1ec>
  41213c:	str	x0, [sp, #104]
  412140:	ldr	x0, [sp, #104]
  412144:	cmp	x0, #0x0
  412148:	b.ne	41215c <readlinkat@plt+0xf47c>  // b.any
  41214c:	bl	402bd0 <__errno_location@plt>
  412150:	ldr	w0, [x0]
  412154:	neg	w0, w0
  412158:	b	412170 <readlinkat@plt+0xf490>
  41215c:	ldr	x3, [sp, #104]
  412160:	ldr	x2, [sp, #72]
  412164:	ldr	x1, [sp, #80]
  412168:	ldr	x0, [sp, #88]
  41216c:	bl	411ffc <readlinkat@plt+0xf31c>
  412170:	ldr	x19, [sp, #16]
  412174:	ldp	x29, x30, [sp], #112
  412178:	ret
  41217c:	stp	x29, x30, [sp, #-288]!
  412180:	mov	x29, sp
  412184:	str	x0, [sp, #72]
  412188:	str	x1, [sp, #64]
  41218c:	str	x2, [sp, #56]
  412190:	str	x3, [sp, #48]
  412194:	str	x4, [sp, #256]
  412198:	str	x5, [sp, #264]
  41219c:	str	x6, [sp, #272]
  4121a0:	str	x7, [sp, #280]
  4121a4:	str	q0, [sp, #128]
  4121a8:	str	q1, [sp, #144]
  4121ac:	str	q2, [sp, #160]
  4121b0:	str	q3, [sp, #176]
  4121b4:	str	q4, [sp, #192]
  4121b8:	str	q5, [sp, #208]
  4121bc:	str	q6, [sp, #224]
  4121c0:	str	q7, [sp, #240]
  4121c4:	add	x0, sp, #0x120
  4121c8:	str	x0, [sp, #88]
  4121cc:	add	x0, sp, #0x120
  4121d0:	str	x0, [sp, #96]
  4121d4:	add	x0, sp, #0x100
  4121d8:	str	x0, [sp, #104]
  4121dc:	mov	w0, #0xffffffe0            	// #-32
  4121e0:	str	w0, [sp, #112]
  4121e4:	mov	w0, #0xffffff80            	// #-128
  4121e8:	str	w0, [sp, #116]
  4121ec:	add	x2, sp, #0x10
  4121f0:	add	x3, sp, #0x58
  4121f4:	ldp	x0, x1, [x3]
  4121f8:	stp	x0, x1, [x2]
  4121fc:	ldp	x0, x1, [x3, #16]
  412200:	stp	x0, x1, [x2, #16]
  412204:	add	x0, sp, #0x10
  412208:	mov	x4, x0
  41220c:	ldr	x3, [sp, #48]
  412210:	ldr	x2, [sp, #56]
  412214:	ldr	x1, [sp, #64]
  412218:	ldr	x0, [sp, #72]
  41221c:	bl	4120f0 <readlinkat@plt+0xf410>
  412220:	str	w0, [sp, #124]
  412224:	ldr	w0, [sp, #124]
  412228:	ldp	x29, x30, [sp], #288
  41222c:	ret
  412230:	mov	x12, #0x2040                	// #8256
  412234:	sub	sp, sp, x12
  412238:	stp	x29, x30, [sp]
  41223c:	mov	x29, sp
  412240:	str	x0, [sp, #40]
  412244:	str	x1, [sp, #32]
  412248:	str	x2, [sp, #24]
  41224c:	ldr	x0, [sp, #32]
  412250:	cmp	x0, #0x0
  412254:	b.ne	412260 <readlinkat@plt+0xf580>  // b.any
  412258:	mov	w0, #0xffffffea            	// #-22
  41225c:	b	412308 <readlinkat@plt+0xf628>
  412260:	ldr	x0, [sp, #32]
  412264:	str	xzr, [x0]
  412268:	add	x0, sp, #0x38
  41226c:	ldr	x3, [sp, #24]
  412270:	mov	x2, #0x1fff                	// #8191
  412274:	mov	x1, x0
  412278:	ldr	x0, [sp, #40]
  41227c:	bl	411ffc <readlinkat@plt+0xf31c>
  412280:	str	w0, [sp, #8252]
  412284:	ldr	w0, [sp, #8252]
  412288:	cmp	w0, #0x0
  41228c:	b.ge	412298 <readlinkat@plt+0xf5b8>  // b.tcont
  412290:	ldr	w0, [sp, #8252]
  412294:	b	412308 <readlinkat@plt+0xf628>
  412298:	ldr	w0, [sp, #8252]
  41229c:	cmp	w0, #0x0
  4122a0:	b.le	4122cc <readlinkat@plt+0xf5ec>
  4122a4:	ldrsw	x0, [sp, #8252]
  4122a8:	sub	x0, x0, #0x1
  4122ac:	add	x1, sp, #0x38
  4122b0:	add	x0, x1, x0
  4122b4:	ldrsb	w0, [x0]
  4122b8:	cmp	w0, #0xa
  4122bc:	b.ne	4122cc <readlinkat@plt+0xf5ec>  // b.any
  4122c0:	ldr	w0, [sp, #8252]
  4122c4:	sub	w0, w0, #0x1
  4122c8:	str	w0, [sp, #8252]
  4122cc:	ldrsw	x0, [sp, #8252]
  4122d0:	add	x1, sp, #0x38
  4122d4:	strb	wzr, [x1, x0]
  4122d8:	add	x0, sp, #0x38
  4122dc:	bl	402880 <strdup@plt>
  4122e0:	mov	x1, x0
  4122e4:	ldr	x0, [sp, #32]
  4122e8:	str	x1, [x0]
  4122ec:	ldr	x0, [sp, #32]
  4122f0:	ldr	x0, [x0]
  4122f4:	cmp	x0, #0x0
  4122f8:	b.ne	412304 <readlinkat@plt+0xf624>  // b.any
  4122fc:	mov	w0, #0xfffffff4            	// #-12
  412300:	str	w0, [sp, #8252]
  412304:	ldr	w0, [sp, #8252]
  412308:	ldp	x29, x30, [sp]
  41230c:	mov	x12, #0x2040                	// #8256
  412310:	add	sp, sp, x12
  412314:	ret
  412318:	stp	x29, x30, [sp, #-304]!
  41231c:	mov	x29, sp
  412320:	str	x0, [sp, #72]
  412324:	str	x1, [sp, #64]
  412328:	str	x2, [sp, #56]
  41232c:	str	x3, [sp, #264]
  412330:	str	x4, [sp, #272]
  412334:	str	x5, [sp, #280]
  412338:	str	x6, [sp, #288]
  41233c:	str	x7, [sp, #296]
  412340:	str	q0, [sp, #128]
  412344:	str	q1, [sp, #144]
  412348:	str	q2, [sp, #160]
  41234c:	str	q3, [sp, #176]
  412350:	str	q4, [sp, #192]
  412354:	str	q5, [sp, #208]
  412358:	str	q6, [sp, #224]
  41235c:	str	q7, [sp, #240]
  412360:	add	x0, sp, #0x130
  412364:	str	x0, [sp, #88]
  412368:	add	x0, sp, #0x130
  41236c:	str	x0, [sp, #96]
  412370:	add	x0, sp, #0x100
  412374:	str	x0, [sp, #104]
  412378:	mov	w0, #0xffffffd8            	// #-40
  41237c:	str	w0, [sp, #112]
  412380:	mov	w0, #0xffffff80            	// #-128
  412384:	str	w0, [sp, #116]
  412388:	add	x2, sp, #0x10
  41238c:	add	x3, sp, #0x58
  412390:	ldp	x0, x1, [x3]
  412394:	stp	x0, x1, [x2]
  412398:	ldp	x0, x1, [x3, #16]
  41239c:	stp	x0, x1, [x2, #16]
  4123a0:	add	x0, sp, #0x10
  4123a4:	mov	x2, x0
  4123a8:	ldr	x1, [sp, #56]
  4123ac:	ldr	x0, [sp, #72]
  4123b0:	bl	410ecc <readlinkat@plt+0xe1ec>
  4123b4:	str	x0, [sp, #120]
  4123b8:	ldr	x0, [sp, #120]
  4123bc:	cmp	x0, #0x0
  4123c0:	b.ne	4123d4 <readlinkat@plt+0xf6f4>  // b.any
  4123c4:	bl	402bd0 <__errno_location@plt>
  4123c8:	ldr	w0, [x0]
  4123cc:	neg	w0, w0
  4123d0:	b	4123e4 <readlinkat@plt+0xf704>
  4123d4:	ldr	x2, [sp, #120]
  4123d8:	ldr	x1, [sp, #64]
  4123dc:	ldr	x0, [sp, #72]
  4123e0:	bl	412230 <readlinkat@plt+0xf550>
  4123e4:	ldp	x29, x30, [sp], #304
  4123e8:	ret
  4123ec:	stp	x29, x30, [sp, #-64]!
  4123f0:	mov	x29, sp
  4123f4:	str	x0, [sp, #40]
  4123f8:	str	x1, [sp, #32]
  4123fc:	str	x2, [sp, #24]
  412400:	str	x3, [sp, #16]
  412404:	ldr	x0, [sp, #24]
  412408:	sub	x0, x0, #0x1
  41240c:	ldr	x3, [sp, #16]
  412410:	mov	x2, x0
  412414:	ldr	x1, [sp, #32]
  412418:	ldr	x0, [sp, #40]
  41241c:	bl	411ffc <readlinkat@plt+0xf31c>
  412420:	str	w0, [sp, #60]
  412424:	ldr	w0, [sp, #60]
  412428:	cmp	w0, #0x0
  41242c:	b.ge	412438 <readlinkat@plt+0xf758>  // b.tcont
  412430:	ldr	w0, [sp, #60]
  412434:	b	412498 <readlinkat@plt+0xf7b8>
  412438:	ldr	w0, [sp, #60]
  41243c:	cmp	w0, #0x0
  412440:	b.le	412480 <readlinkat@plt+0xf7a0>
  412444:	ldrsw	x0, [sp, #60]
  412448:	sub	x0, x0, #0x1
  41244c:	ldr	x1, [sp, #32]
  412450:	add	x0, x1, x0
  412454:	ldrsb	w0, [x0]
  412458:	cmp	w0, #0xa
  41245c:	b.ne	412480 <readlinkat@plt+0xf7a0>  // b.any
  412460:	ldr	w0, [sp, #60]
  412464:	sub	w0, w0, #0x1
  412468:	str	w0, [sp, #60]
  41246c:	ldrsw	x0, [sp, #60]
  412470:	ldr	x1, [sp, #32]
  412474:	add	x0, x1, x0
  412478:	strb	wzr, [x0]
  41247c:	b	412494 <readlinkat@plt+0xf7b4>
  412480:	ldrsw	x0, [sp, #60]
  412484:	sub	x0, x0, #0x1
  412488:	ldr	x1, [sp, #32]
  41248c:	add	x0, x1, x0
  412490:	strb	wzr, [x0]
  412494:	ldr	w0, [sp, #60]
  412498:	ldp	x29, x30, [sp], #64
  41249c:	ret
  4124a0:	stp	x29, x30, [sp, #-288]!
  4124a4:	mov	x29, sp
  4124a8:	str	x0, [sp, #72]
  4124ac:	str	x1, [sp, #64]
  4124b0:	str	x2, [sp, #56]
  4124b4:	str	x3, [sp, #48]
  4124b8:	str	x4, [sp, #256]
  4124bc:	str	x5, [sp, #264]
  4124c0:	str	x6, [sp, #272]
  4124c4:	str	x7, [sp, #280]
  4124c8:	str	q0, [sp, #128]
  4124cc:	str	q1, [sp, #144]
  4124d0:	str	q2, [sp, #160]
  4124d4:	str	q3, [sp, #176]
  4124d8:	str	q4, [sp, #192]
  4124dc:	str	q5, [sp, #208]
  4124e0:	str	q6, [sp, #224]
  4124e4:	str	q7, [sp, #240]
  4124e8:	add	x0, sp, #0x120
  4124ec:	str	x0, [sp, #88]
  4124f0:	add	x0, sp, #0x120
  4124f4:	str	x0, [sp, #96]
  4124f8:	add	x0, sp, #0x100
  4124fc:	str	x0, [sp, #104]
  412500:	mov	w0, #0xffffffe0            	// #-32
  412504:	str	w0, [sp, #112]
  412508:	mov	w0, #0xffffff80            	// #-128
  41250c:	str	w0, [sp, #116]
  412510:	add	x2, sp, #0x10
  412514:	add	x3, sp, #0x58
  412518:	ldp	x0, x1, [x3]
  41251c:	stp	x0, x1, [x2]
  412520:	ldp	x0, x1, [x3, #16]
  412524:	stp	x0, x1, [x2, #16]
  412528:	add	x0, sp, #0x10
  41252c:	mov	x2, x0
  412530:	ldr	x1, [sp, #48]
  412534:	ldr	x0, [sp, #72]
  412538:	bl	410ecc <readlinkat@plt+0xe1ec>
  41253c:	str	x0, [sp, #120]
  412540:	ldr	x0, [sp, #120]
  412544:	cmp	x0, #0x0
  412548:	b.ne	41255c <readlinkat@plt+0xf87c>  // b.any
  41254c:	bl	402bd0 <__errno_location@plt>
  412550:	ldr	w0, [x0]
  412554:	neg	w0, w0
  412558:	b	412570 <readlinkat@plt+0xf890>
  41255c:	ldr	x3, [sp, #120]
  412560:	ldr	x2, [sp, #56]
  412564:	ldr	x1, [sp, #64]
  412568:	ldr	x0, [sp, #72]
  41256c:	bl	4123ec <readlinkat@plt+0xf70c>
  412570:	ldp	x29, x30, [sp], #288
  412574:	ret
  412578:	stp	x29, x30, [sp, #-320]!
  41257c:	mov	x29, sp
  412580:	str	x19, [sp, #16]
  412584:	str	x0, [sp, #88]
  412588:	str	x1, [sp, #80]
  41258c:	str	x2, [sp, #72]
  412590:	str	x3, [sp, #280]
  412594:	str	x4, [sp, #288]
  412598:	str	x5, [sp, #296]
  41259c:	str	x6, [sp, #304]
  4125a0:	str	x7, [sp, #312]
  4125a4:	str	q0, [sp, #144]
  4125a8:	str	q1, [sp, #160]
  4125ac:	str	q2, [sp, #176]
  4125b0:	str	q3, [sp, #192]
  4125b4:	str	q4, [sp, #208]
  4125b8:	str	q5, [sp, #224]
  4125bc:	str	q6, [sp, #240]
  4125c0:	str	q7, [sp, #256]
  4125c4:	ldr	x2, [sp, #80]
  4125c8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4125cc:	add	x1, x0, #0xf40
  4125d0:	ldr	x0, [sp, #88]
  4125d4:	bl	411a84 <readlinkat@plt+0xeda4>
  4125d8:	str	x0, [sp, #136]
  4125dc:	ldr	x0, [sp, #136]
  4125e0:	cmp	x0, #0x0
  4125e4:	b.ne	4125f0 <readlinkat@plt+0xf910>  // b.any
  4125e8:	mov	w0, #0xffffffea            	// #-22
  4125ec:	b	4126b8 <readlinkat@plt+0xf9d8>
  4125f0:	adrp	x0, 42a000 <readlinkat@plt+0x27320>
  4125f4:	add	x0, x0, #0x768
  4125f8:	ldr	w0, [x0]
  4125fc:	and	w0, w0, #0x4
  412600:	cmp	w0, #0x0
  412604:	b.eq	412654 <readlinkat@plt+0xf974>  // b.none
  412608:	adrp	x0, 429000 <readlinkat@plt+0x26320>
  41260c:	ldr	x0, [x0, #4056]
  412610:	ldr	x19, [x0]
  412614:	bl	402760 <getpid@plt>
  412618:	mov	w1, w0
  41261c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412620:	add	x4, x0, #0xd88
  412624:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412628:	add	x3, x0, #0xd40
  41262c:	mov	w2, w1
  412630:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412634:	add	x1, x0, #0xd90
  412638:	mov	x0, x19
  41263c:	bl	402c70 <fprintf@plt>
  412640:	ldr	x2, [sp, #80]
  412644:	ldr	x1, [sp, #72]
  412648:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41264c:	add	x0, x0, #0xf48
  412650:	bl	4100c0 <readlinkat@plt+0xd3e0>
  412654:	add	x0, sp, #0x140
  412658:	str	x0, [sp, #96]
  41265c:	add	x0, sp, #0x140
  412660:	str	x0, [sp, #104]
  412664:	add	x0, sp, #0x110
  412668:	str	x0, [sp, #112]
  41266c:	mov	w0, #0xffffffd8            	// #-40
  412670:	str	w0, [sp, #120]
  412674:	mov	w0, #0xffffff80            	// #-128
  412678:	str	w0, [sp, #124]
  41267c:	add	x2, sp, #0x20
  412680:	add	x3, sp, #0x60
  412684:	ldp	x0, x1, [x3]
  412688:	stp	x0, x1, [x2]
  41268c:	ldp	x0, x1, [x3, #16]
  412690:	stp	x0, x1, [x2, #16]
  412694:	add	x0, sp, #0x20
  412698:	mov	x2, x0
  41269c:	ldr	x1, [sp, #72]
  4126a0:	ldr	x0, [sp, #136]
  4126a4:	bl	402a80 <__isoc99_vfscanf@plt>
  4126a8:	str	w0, [sp, #132]
  4126ac:	ldr	x0, [sp, #136]
  4126b0:	bl	402740 <fclose@plt>
  4126b4:	ldr	w0, [sp, #132]
  4126b8:	ldr	x19, [sp, #16]
  4126bc:	ldp	x29, x30, [sp], #320
  4126c0:	ret
  4126c4:	stp	x29, x30, [sp, #-304]!
  4126c8:	mov	x29, sp
  4126cc:	str	x19, [sp, #16]
  4126d0:	str	x0, [sp, #88]
  4126d4:	str	x1, [sp, #80]
  4126d8:	mov	x19, x2
  4126dc:	str	x3, [sp, #72]
  4126e0:	str	x4, [sp, #272]
  4126e4:	str	x5, [sp, #280]
  4126e8:	str	x6, [sp, #288]
  4126ec:	str	x7, [sp, #296]
  4126f0:	str	q0, [sp, #144]
  4126f4:	str	q1, [sp, #160]
  4126f8:	str	q2, [sp, #176]
  4126fc:	str	q3, [sp, #192]
  412700:	str	q4, [sp, #208]
  412704:	str	q5, [sp, #224]
  412708:	str	q6, [sp, #240]
  41270c:	str	q7, [sp, #256]
  412710:	add	x2, sp, #0x20
  412714:	mov	x3, x19
  412718:	ldp	x0, x1, [x3]
  41271c:	stp	x0, x1, [x2]
  412720:	ldp	x0, x1, [x3, #16]
  412724:	stp	x0, x1, [x2, #16]
  412728:	add	x0, sp, #0x20
  41272c:	mov	x3, x0
  412730:	ldr	x2, [sp, #80]
  412734:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412738:	add	x1, x0, #0xf40
  41273c:	ldr	x0, [sp, #88]
  412740:	bl	411ae0 <readlinkat@plt+0xee00>
  412744:	str	x0, [sp, #136]
  412748:	ldr	x0, [sp, #136]
  41274c:	cmp	x0, #0x0
  412750:	b.ne	41275c <readlinkat@plt+0xfa7c>  // b.any
  412754:	mov	w0, #0xffffffea            	// #-22
  412758:	b	4127c0 <readlinkat@plt+0xfae0>
  41275c:	add	x0, sp, #0x130
  412760:	str	x0, [sp, #96]
  412764:	add	x0, sp, #0x130
  412768:	str	x0, [sp, #104]
  41276c:	add	x0, sp, #0x110
  412770:	str	x0, [sp, #112]
  412774:	mov	w0, #0xffffffe0            	// #-32
  412778:	str	w0, [sp, #120]
  41277c:	mov	w0, #0xffffff80            	// #-128
  412780:	str	w0, [sp, #124]
  412784:	add	x2, sp, #0x20
  412788:	add	x3, sp, #0x60
  41278c:	ldp	x0, x1, [x3]
  412790:	stp	x0, x1, [x2]
  412794:	ldp	x0, x1, [x3, #16]
  412798:	stp	x0, x1, [x2, #16]
  41279c:	add	x0, sp, #0x20
  4127a0:	mov	x2, x0
  4127a4:	ldr	x1, [sp, #72]
  4127a8:	ldr	x0, [sp, #136]
  4127ac:	bl	402a80 <__isoc99_vfscanf@plt>
  4127b0:	str	w0, [sp, #132]
  4127b4:	ldr	x0, [sp, #136]
  4127b8:	bl	402740 <fclose@plt>
  4127bc:	ldr	w0, [sp, #132]
  4127c0:	ldr	x19, [sp, #16]
  4127c4:	ldp	x29, x30, [sp], #304
  4127c8:	ret
  4127cc:	stp	x29, x30, [sp, #-64]!
  4127d0:	mov	x29, sp
  4127d4:	str	x0, [sp, #40]
  4127d8:	str	x1, [sp, #32]
  4127dc:	str	x2, [sp, #24]
  4127e0:	str	xzr, [sp, #48]
  4127e4:	add	x0, sp, #0x30
  4127e8:	mov	x3, x0
  4127ec:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4127f0:	add	x2, x0, #0xf60
  4127f4:	ldr	x1, [sp, #24]
  4127f8:	ldr	x0, [sp, #40]
  4127fc:	bl	412578 <readlinkat@plt+0xf898>
  412800:	str	w0, [sp, #60]
  412804:	ldr	w0, [sp, #60]
  412808:	cmp	w0, #0x1
  41280c:	b.eq	412818 <readlinkat@plt+0xfb38>  // b.none
  412810:	mov	w0, #0xffffffff            	// #-1
  412814:	b	412834 <readlinkat@plt+0xfb54>
  412818:	ldr	x0, [sp, #32]
  41281c:	cmp	x0, #0x0
  412820:	b.eq	412830 <readlinkat@plt+0xfb50>  // b.none
  412824:	ldr	x1, [sp, #48]
  412828:	ldr	x0, [sp, #32]
  41282c:	str	x1, [x0]
  412830:	mov	w0, #0x0                   	// #0
  412834:	ldp	x29, x30, [sp], #64
  412838:	ret
  41283c:	stp	x29, x30, [sp, #-304]!
  412840:	mov	x29, sp
  412844:	str	x0, [sp, #72]
  412848:	str	x1, [sp, #64]
  41284c:	str	x2, [sp, #56]
  412850:	str	x3, [sp, #264]
  412854:	str	x4, [sp, #272]
  412858:	str	x5, [sp, #280]
  41285c:	str	x6, [sp, #288]
  412860:	str	x7, [sp, #296]
  412864:	str	q0, [sp, #128]
  412868:	str	q1, [sp, #144]
  41286c:	str	q2, [sp, #160]
  412870:	str	q3, [sp, #176]
  412874:	str	q4, [sp, #192]
  412878:	str	q5, [sp, #208]
  41287c:	str	q6, [sp, #224]
  412880:	str	q7, [sp, #240]
  412884:	add	x0, sp, #0x130
  412888:	str	x0, [sp, #88]
  41288c:	add	x0, sp, #0x130
  412890:	str	x0, [sp, #96]
  412894:	add	x0, sp, #0x100
  412898:	str	x0, [sp, #104]
  41289c:	mov	w0, #0xffffffd8            	// #-40
  4128a0:	str	w0, [sp, #112]
  4128a4:	mov	w0, #0xffffff80            	// #-128
  4128a8:	str	w0, [sp, #116]
  4128ac:	add	x2, sp, #0x10
  4128b0:	add	x3, sp, #0x58
  4128b4:	ldp	x0, x1, [x3]
  4128b8:	stp	x0, x1, [x2]
  4128bc:	ldp	x0, x1, [x3, #16]
  4128c0:	stp	x0, x1, [x2, #16]
  4128c4:	add	x0, sp, #0x10
  4128c8:	mov	x2, x0
  4128cc:	ldr	x1, [sp, #56]
  4128d0:	ldr	x0, [sp, #72]
  4128d4:	bl	410ecc <readlinkat@plt+0xe1ec>
  4128d8:	str	x0, [sp, #120]
  4128dc:	ldr	x0, [sp, #120]
  4128e0:	cmp	x0, #0x0
  4128e4:	b.ne	4128f8 <readlinkat@plt+0xfc18>  // b.any
  4128e8:	bl	402bd0 <__errno_location@plt>
  4128ec:	ldr	w0, [x0]
  4128f0:	neg	w0, w0
  4128f4:	b	412908 <readlinkat@plt+0xfc28>
  4128f8:	ldr	x2, [sp, #120]
  4128fc:	ldr	x1, [sp, #64]
  412900:	ldr	x0, [sp, #72]
  412904:	bl	4127cc <readlinkat@plt+0xfaec>
  412908:	ldp	x29, x30, [sp], #304
  41290c:	ret
  412910:	stp	x29, x30, [sp, #-64]!
  412914:	mov	x29, sp
  412918:	str	x0, [sp, #40]
  41291c:	str	x1, [sp, #32]
  412920:	str	x2, [sp, #24]
  412924:	str	xzr, [sp, #48]
  412928:	add	x0, sp, #0x30
  41292c:	mov	x3, x0
  412930:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412934:	add	x2, x0, #0xf68
  412938:	ldr	x1, [sp, #24]
  41293c:	ldr	x0, [sp, #40]
  412940:	bl	412578 <readlinkat@plt+0xf898>
  412944:	str	w0, [sp, #60]
  412948:	ldr	w0, [sp, #60]
  41294c:	cmp	w0, #0x1
  412950:	b.eq	41295c <readlinkat@plt+0xfc7c>  // b.none
  412954:	mov	w0, #0xffffffff            	// #-1
  412958:	b	412978 <readlinkat@plt+0xfc98>
  41295c:	ldr	x0, [sp, #32]
  412960:	cmp	x0, #0x0
  412964:	b.eq	412974 <readlinkat@plt+0xfc94>  // b.none
  412968:	ldr	x1, [sp, #48]
  41296c:	ldr	x0, [sp, #32]
  412970:	str	x1, [x0]
  412974:	mov	w0, #0x0                   	// #0
  412978:	ldp	x29, x30, [sp], #64
  41297c:	ret
  412980:	stp	x29, x30, [sp, #-304]!
  412984:	mov	x29, sp
  412988:	str	x0, [sp, #72]
  41298c:	str	x1, [sp, #64]
  412990:	str	x2, [sp, #56]
  412994:	str	x3, [sp, #264]
  412998:	str	x4, [sp, #272]
  41299c:	str	x5, [sp, #280]
  4129a0:	str	x6, [sp, #288]
  4129a4:	str	x7, [sp, #296]
  4129a8:	str	q0, [sp, #128]
  4129ac:	str	q1, [sp, #144]
  4129b0:	str	q2, [sp, #160]
  4129b4:	str	q3, [sp, #176]
  4129b8:	str	q4, [sp, #192]
  4129bc:	str	q5, [sp, #208]
  4129c0:	str	q6, [sp, #224]
  4129c4:	str	q7, [sp, #240]
  4129c8:	add	x0, sp, #0x130
  4129cc:	str	x0, [sp, #88]
  4129d0:	add	x0, sp, #0x130
  4129d4:	str	x0, [sp, #96]
  4129d8:	add	x0, sp, #0x100
  4129dc:	str	x0, [sp, #104]
  4129e0:	mov	w0, #0xffffffd8            	// #-40
  4129e4:	str	w0, [sp, #112]
  4129e8:	mov	w0, #0xffffff80            	// #-128
  4129ec:	str	w0, [sp, #116]
  4129f0:	add	x2, sp, #0x10
  4129f4:	add	x3, sp, #0x58
  4129f8:	ldp	x0, x1, [x3]
  4129fc:	stp	x0, x1, [x2]
  412a00:	ldp	x0, x1, [x3, #16]
  412a04:	stp	x0, x1, [x2, #16]
  412a08:	add	x0, sp, #0x10
  412a0c:	mov	x2, x0
  412a10:	ldr	x1, [sp, #56]
  412a14:	ldr	x0, [sp, #72]
  412a18:	bl	410ecc <readlinkat@plt+0xe1ec>
  412a1c:	str	x0, [sp, #120]
  412a20:	ldr	x0, [sp, #120]
  412a24:	cmp	x0, #0x0
  412a28:	b.ne	412a3c <readlinkat@plt+0xfd5c>  // b.any
  412a2c:	bl	402bd0 <__errno_location@plt>
  412a30:	ldr	w0, [x0]
  412a34:	neg	w0, w0
  412a38:	b	412a4c <readlinkat@plt+0xfd6c>
  412a3c:	ldr	x2, [sp, #120]
  412a40:	ldr	x1, [sp, #64]
  412a44:	ldr	x0, [sp, #72]
  412a48:	bl	412910 <readlinkat@plt+0xfc30>
  412a4c:	ldp	x29, x30, [sp], #304
  412a50:	ret
  412a54:	stp	x29, x30, [sp, #-64]!
  412a58:	mov	x29, sp
  412a5c:	str	x0, [sp, #40]
  412a60:	str	x1, [sp, #32]
  412a64:	str	x2, [sp, #24]
  412a68:	str	wzr, [sp, #56]
  412a6c:	add	x0, sp, #0x38
  412a70:	mov	x3, x0
  412a74:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412a78:	add	x2, x0, #0xf70
  412a7c:	ldr	x1, [sp, #24]
  412a80:	ldr	x0, [sp, #40]
  412a84:	bl	412578 <readlinkat@plt+0xf898>
  412a88:	str	w0, [sp, #60]
  412a8c:	ldr	w0, [sp, #60]
  412a90:	cmp	w0, #0x1
  412a94:	b.eq	412aa0 <readlinkat@plt+0xfdc0>  // b.none
  412a98:	mov	w0, #0xffffffff            	// #-1
  412a9c:	b	412abc <readlinkat@plt+0xfddc>
  412aa0:	ldr	x0, [sp, #32]
  412aa4:	cmp	x0, #0x0
  412aa8:	b.eq	412ab8 <readlinkat@plt+0xfdd8>  // b.none
  412aac:	ldr	w1, [sp, #56]
  412ab0:	ldr	x0, [sp, #32]
  412ab4:	str	w1, [x0]
  412ab8:	mov	w0, #0x0                   	// #0
  412abc:	ldp	x29, x30, [sp], #64
  412ac0:	ret
  412ac4:	stp	x29, x30, [sp, #-304]!
  412ac8:	mov	x29, sp
  412acc:	str	x0, [sp, #72]
  412ad0:	str	x1, [sp, #64]
  412ad4:	str	x2, [sp, #56]
  412ad8:	str	x3, [sp, #264]
  412adc:	str	x4, [sp, #272]
  412ae0:	str	x5, [sp, #280]
  412ae4:	str	x6, [sp, #288]
  412ae8:	str	x7, [sp, #296]
  412aec:	str	q0, [sp, #128]
  412af0:	str	q1, [sp, #144]
  412af4:	str	q2, [sp, #160]
  412af8:	str	q3, [sp, #176]
  412afc:	str	q4, [sp, #192]
  412b00:	str	q5, [sp, #208]
  412b04:	str	q6, [sp, #224]
  412b08:	str	q7, [sp, #240]
  412b0c:	add	x0, sp, #0x130
  412b10:	str	x0, [sp, #88]
  412b14:	add	x0, sp, #0x130
  412b18:	str	x0, [sp, #96]
  412b1c:	add	x0, sp, #0x100
  412b20:	str	x0, [sp, #104]
  412b24:	mov	w0, #0xffffffd8            	// #-40
  412b28:	str	w0, [sp, #112]
  412b2c:	mov	w0, #0xffffff80            	// #-128
  412b30:	str	w0, [sp, #116]
  412b34:	add	x2, sp, #0x10
  412b38:	add	x3, sp, #0x58
  412b3c:	ldp	x0, x1, [x3]
  412b40:	stp	x0, x1, [x2]
  412b44:	ldp	x0, x1, [x3, #16]
  412b48:	stp	x0, x1, [x2, #16]
  412b4c:	add	x0, sp, #0x10
  412b50:	mov	x2, x0
  412b54:	ldr	x1, [sp, #56]
  412b58:	ldr	x0, [sp, #72]
  412b5c:	bl	410ecc <readlinkat@plt+0xe1ec>
  412b60:	str	x0, [sp, #120]
  412b64:	ldr	x0, [sp, #120]
  412b68:	cmp	x0, #0x0
  412b6c:	b.ne	412b80 <readlinkat@plt+0xfea0>  // b.any
  412b70:	bl	402bd0 <__errno_location@plt>
  412b74:	ldr	w0, [x0]
  412b78:	neg	w0, w0
  412b7c:	b	412b90 <readlinkat@plt+0xfeb0>
  412b80:	ldr	x2, [sp, #120]
  412b84:	ldr	x1, [sp, #64]
  412b88:	ldr	x0, [sp, #72]
  412b8c:	bl	412a54 <readlinkat@plt+0xfd74>
  412b90:	ldp	x29, x30, [sp], #304
  412b94:	ret
  412b98:	stp	x29, x30, [sp, #-64]!
  412b9c:	mov	x29, sp
  412ba0:	str	x0, [sp, #40]
  412ba4:	str	x1, [sp, #32]
  412ba8:	str	x2, [sp, #24]
  412bac:	add	x0, sp, #0x38
  412bb0:	mov	x3, x0
  412bb4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412bb8:	add	x2, x0, #0xf78
  412bbc:	ldr	x1, [sp, #24]
  412bc0:	ldr	x0, [sp, #40]
  412bc4:	bl	412578 <readlinkat@plt+0xf898>
  412bc8:	str	w0, [sp, #60]
  412bcc:	ldr	w0, [sp, #60]
  412bd0:	cmp	w0, #0x1
  412bd4:	b.eq	412be0 <readlinkat@plt+0xff00>  // b.none
  412bd8:	mov	w0, #0xffffffff            	// #-1
  412bdc:	b	412bfc <readlinkat@plt+0xff1c>
  412be0:	ldr	x0, [sp, #32]
  412be4:	cmp	x0, #0x0
  412be8:	b.eq	412bf8 <readlinkat@plt+0xff18>  // b.none
  412bec:	ldr	w1, [sp, #56]
  412bf0:	ldr	x0, [sp, #32]
  412bf4:	str	w1, [x0]
  412bf8:	mov	w0, #0x0                   	// #0
  412bfc:	ldp	x29, x30, [sp], #64
  412c00:	ret
  412c04:	stp	x29, x30, [sp, #-304]!
  412c08:	mov	x29, sp
  412c0c:	str	x0, [sp, #72]
  412c10:	str	x1, [sp, #64]
  412c14:	str	x2, [sp, #56]
  412c18:	str	x3, [sp, #264]
  412c1c:	str	x4, [sp, #272]
  412c20:	str	x5, [sp, #280]
  412c24:	str	x6, [sp, #288]
  412c28:	str	x7, [sp, #296]
  412c2c:	str	q0, [sp, #128]
  412c30:	str	q1, [sp, #144]
  412c34:	str	q2, [sp, #160]
  412c38:	str	q3, [sp, #176]
  412c3c:	str	q4, [sp, #192]
  412c40:	str	q5, [sp, #208]
  412c44:	str	q6, [sp, #224]
  412c48:	str	q7, [sp, #240]
  412c4c:	add	x0, sp, #0x130
  412c50:	str	x0, [sp, #88]
  412c54:	add	x0, sp, #0x130
  412c58:	str	x0, [sp, #96]
  412c5c:	add	x0, sp, #0x100
  412c60:	str	x0, [sp, #104]
  412c64:	mov	w0, #0xffffffd8            	// #-40
  412c68:	str	w0, [sp, #112]
  412c6c:	mov	w0, #0xffffff80            	// #-128
  412c70:	str	w0, [sp, #116]
  412c74:	add	x2, sp, #0x10
  412c78:	add	x3, sp, #0x58
  412c7c:	ldp	x0, x1, [x3]
  412c80:	stp	x0, x1, [x2]
  412c84:	ldp	x0, x1, [x3, #16]
  412c88:	stp	x0, x1, [x2, #16]
  412c8c:	add	x0, sp, #0x10
  412c90:	mov	x2, x0
  412c94:	ldr	x1, [sp, #56]
  412c98:	ldr	x0, [sp, #72]
  412c9c:	bl	410ecc <readlinkat@plt+0xe1ec>
  412ca0:	str	x0, [sp, #120]
  412ca4:	ldr	x0, [sp, #120]
  412ca8:	cmp	x0, #0x0
  412cac:	b.ne	412cc0 <readlinkat@plt+0xffe0>  // b.any
  412cb0:	bl	402bd0 <__errno_location@plt>
  412cb4:	ldr	w0, [x0]
  412cb8:	neg	w0, w0
  412cbc:	b	412cd0 <readlinkat@plt+0xfff0>
  412cc0:	ldr	x2, [sp, #120]
  412cc4:	ldr	x1, [sp, #64]
  412cc8:	ldr	x0, [sp, #72]
  412ccc:	bl	412b98 <readlinkat@plt+0xfeb8>
  412cd0:	ldp	x29, x30, [sp], #304
  412cd4:	ret
  412cd8:	stp	x29, x30, [sp, #-64]!
  412cdc:	mov	x29, sp
  412ce0:	str	x0, [sp, #40]
  412ce4:	str	x1, [sp, #32]
  412ce8:	str	x2, [sp, #24]
  412cec:	add	x1, sp, #0x34
  412cf0:	add	x0, sp, #0x38
  412cf4:	mov	x4, x1
  412cf8:	mov	x3, x0
  412cfc:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412d00:	add	x2, x0, #0xf80
  412d04:	ldr	x1, [sp, #24]
  412d08:	ldr	x0, [sp, #40]
  412d0c:	bl	412578 <readlinkat@plt+0xf898>
  412d10:	str	w0, [sp, #60]
  412d14:	ldr	w0, [sp, #60]
  412d18:	cmp	w0, #0x2
  412d1c:	b.eq	412d28 <readlinkat@plt+0x10048>  // b.none
  412d20:	mov	w0, #0xffffffff            	// #-1
  412d24:	b	412d5c <readlinkat@plt+0x1007c>
  412d28:	ldr	x0, [sp, #32]
  412d2c:	cmp	x0, #0x0
  412d30:	b.eq	412d58 <readlinkat@plt+0x10078>  // b.none
  412d34:	ldr	w0, [sp, #56]
  412d38:	mov	w2, w0
  412d3c:	ldr	w0, [sp, #52]
  412d40:	mov	w1, w0
  412d44:	mov	w0, w2
  412d48:	bl	402710 <gnu_dev_makedev@plt>
  412d4c:	mov	x1, x0
  412d50:	ldr	x0, [sp, #32]
  412d54:	str	x1, [x0]
  412d58:	mov	w0, #0x0                   	// #0
  412d5c:	ldp	x29, x30, [sp], #64
  412d60:	ret
  412d64:	stp	x29, x30, [sp, #-304]!
  412d68:	mov	x29, sp
  412d6c:	str	x0, [sp, #72]
  412d70:	str	x1, [sp, #64]
  412d74:	str	x2, [sp, #56]
  412d78:	str	x3, [sp, #264]
  412d7c:	str	x4, [sp, #272]
  412d80:	str	x5, [sp, #280]
  412d84:	str	x6, [sp, #288]
  412d88:	str	x7, [sp, #296]
  412d8c:	str	q0, [sp, #128]
  412d90:	str	q1, [sp, #144]
  412d94:	str	q2, [sp, #160]
  412d98:	str	q3, [sp, #176]
  412d9c:	str	q4, [sp, #192]
  412da0:	str	q5, [sp, #208]
  412da4:	str	q6, [sp, #224]
  412da8:	str	q7, [sp, #240]
  412dac:	add	x0, sp, #0x130
  412db0:	str	x0, [sp, #88]
  412db4:	add	x0, sp, #0x130
  412db8:	str	x0, [sp, #96]
  412dbc:	add	x0, sp, #0x100
  412dc0:	str	x0, [sp, #104]
  412dc4:	mov	w0, #0xffffffd8            	// #-40
  412dc8:	str	w0, [sp, #112]
  412dcc:	mov	w0, #0xffffff80            	// #-128
  412dd0:	str	w0, [sp, #116]
  412dd4:	add	x2, sp, #0x10
  412dd8:	add	x3, sp, #0x58
  412ddc:	ldp	x0, x1, [x3]
  412de0:	stp	x0, x1, [x2]
  412de4:	ldp	x0, x1, [x3, #16]
  412de8:	stp	x0, x1, [x2, #16]
  412dec:	add	x0, sp, #0x10
  412df0:	mov	x2, x0
  412df4:	ldr	x1, [sp, #56]
  412df8:	ldr	x0, [sp, #72]
  412dfc:	bl	410ecc <readlinkat@plt+0xe1ec>
  412e00:	str	x0, [sp, #120]
  412e04:	ldr	x0, [sp, #120]
  412e08:	cmp	x0, #0x0
  412e0c:	b.ne	412e20 <readlinkat@plt+0x10140>  // b.any
  412e10:	bl	402bd0 <__errno_location@plt>
  412e14:	ldr	w0, [x0]
  412e18:	neg	w0, w0
  412e1c:	b	412e30 <readlinkat@plt+0x10150>
  412e20:	ldr	x2, [sp, #120]
  412e24:	ldr	x1, [sp, #64]
  412e28:	ldr	x0, [sp, #72]
  412e2c:	bl	412cd8 <readlinkat@plt+0xfff8>
  412e30:	ldp	x29, x30, [sp], #304
  412e34:	ret
  412e38:	stp	x29, x30, [sp, #-64]!
  412e3c:	mov	x29, sp
  412e40:	str	x0, [sp, #40]
  412e44:	str	x1, [sp, #32]
  412e48:	str	x2, [sp, #24]
  412e4c:	ldr	x2, [sp, #24]
  412e50:	mov	w1, #0x1                   	// #1
  412e54:	movk	w1, #0x8, lsl #16
  412e58:	ldr	x0, [sp, #40]
  412e5c:	bl	4115f8 <readlinkat@plt+0xe918>
  412e60:	str	w0, [sp, #60]
  412e64:	ldr	w0, [sp, #60]
  412e68:	cmp	w0, #0x0
  412e6c:	b.ge	412e80 <readlinkat@plt+0x101a0>  // b.tcont
  412e70:	bl	402bd0 <__errno_location@plt>
  412e74:	ldr	w0, [x0]
  412e78:	neg	w0, w0
  412e7c:	b	412ec4 <readlinkat@plt+0x101e4>
  412e80:	ldr	x0, [sp, #32]
  412e84:	bl	4025a0 <strlen@plt>
  412e88:	mov	x2, x0
  412e8c:	ldr	x1, [sp, #32]
  412e90:	ldr	w0, [sp, #60]
  412e94:	bl	40feec <readlinkat@plt+0xd20c>
  412e98:	str	w0, [sp, #56]
  412e9c:	bl	402bd0 <__errno_location@plt>
  412ea0:	ldr	w0, [x0]
  412ea4:	str	w0, [sp, #52]
  412ea8:	ldr	w0, [sp, #60]
  412eac:	bl	4028c0 <close@plt>
  412eb0:	bl	402bd0 <__errno_location@plt>
  412eb4:	mov	x1, x0
  412eb8:	ldr	w0, [sp, #52]
  412ebc:	str	w0, [x1]
  412ec0:	ldr	w0, [sp, #56]
  412ec4:	ldp	x29, x30, [sp], #64
  412ec8:	ret
  412ecc:	stp	x29, x30, [sp, #-304]!
  412ed0:	mov	x29, sp
  412ed4:	str	x0, [sp, #72]
  412ed8:	str	x1, [sp, #64]
  412edc:	str	x2, [sp, #56]
  412ee0:	str	x3, [sp, #264]
  412ee4:	str	x4, [sp, #272]
  412ee8:	str	x5, [sp, #280]
  412eec:	str	x6, [sp, #288]
  412ef0:	str	x7, [sp, #296]
  412ef4:	str	q0, [sp, #128]
  412ef8:	str	q1, [sp, #144]
  412efc:	str	q2, [sp, #160]
  412f00:	str	q3, [sp, #176]
  412f04:	str	q4, [sp, #192]
  412f08:	str	q5, [sp, #208]
  412f0c:	str	q6, [sp, #224]
  412f10:	str	q7, [sp, #240]
  412f14:	add	x0, sp, #0x130
  412f18:	str	x0, [sp, #88]
  412f1c:	add	x0, sp, #0x130
  412f20:	str	x0, [sp, #96]
  412f24:	add	x0, sp, #0x100
  412f28:	str	x0, [sp, #104]
  412f2c:	mov	w0, #0xffffffd8            	// #-40
  412f30:	str	w0, [sp, #112]
  412f34:	mov	w0, #0xffffff80            	// #-128
  412f38:	str	w0, [sp, #116]
  412f3c:	add	x2, sp, #0x10
  412f40:	add	x3, sp, #0x58
  412f44:	ldp	x0, x1, [x3]
  412f48:	stp	x0, x1, [x2]
  412f4c:	ldp	x0, x1, [x3, #16]
  412f50:	stp	x0, x1, [x2, #16]
  412f54:	add	x0, sp, #0x10
  412f58:	mov	x2, x0
  412f5c:	ldr	x1, [sp, #56]
  412f60:	ldr	x0, [sp, #72]
  412f64:	bl	410ecc <readlinkat@plt+0xe1ec>
  412f68:	str	x0, [sp, #120]
  412f6c:	ldr	x0, [sp, #120]
  412f70:	cmp	x0, #0x0
  412f74:	b.ne	412f88 <readlinkat@plt+0x102a8>  // b.any
  412f78:	bl	402bd0 <__errno_location@plt>
  412f7c:	ldr	w0, [x0]
  412f80:	neg	w0, w0
  412f84:	b	412f98 <readlinkat@plt+0x102b8>
  412f88:	ldr	x2, [sp, #120]
  412f8c:	ldr	x1, [sp, #64]
  412f90:	ldr	x0, [sp, #72]
  412f94:	bl	412e38 <readlinkat@plt+0x10158>
  412f98:	ldp	x29, x30, [sp], #304
  412f9c:	ret
  412fa0:	stp	x29, x30, [sp, #-96]!
  412fa4:	mov	x29, sp
  412fa8:	str	x0, [sp, #40]
  412fac:	str	x1, [sp, #32]
  412fb0:	str	x2, [sp, #24]
  412fb4:	ldr	x2, [sp, #24]
  412fb8:	mov	w1, #0x1                   	// #1
  412fbc:	movk	w1, #0x8, lsl #16
  412fc0:	ldr	x0, [sp, #40]
  412fc4:	bl	4115f8 <readlinkat@plt+0xe918>
  412fc8:	str	w0, [sp, #88]
  412fcc:	ldr	w0, [sp, #88]
  412fd0:	cmp	w0, #0x0
  412fd4:	b.ge	412fe8 <readlinkat@plt+0x10308>  // b.tcont
  412fd8:	bl	402bd0 <__errno_location@plt>
  412fdc:	ldr	w0, [x0]
  412fe0:	neg	w0, w0
  412fe4:	b	41308c <readlinkat@plt+0x103ac>
  412fe8:	add	x4, sp, #0x38
  412fec:	ldr	x3, [sp, #32]
  412ff0:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  412ff4:	add	x2, x0, #0xf60
  412ff8:	mov	x1, #0x15                  	// #21
  412ffc:	mov	x0, x4
  413000:	bl	402700 <snprintf@plt>
  413004:	str	w0, [sp, #84]
  413008:	ldr	w0, [sp, #84]
  41300c:	cmp	w0, #0x0
  413010:	b.lt	413020 <readlinkat@plt+0x10340>  // b.tstop
  413014:	ldr	w0, [sp, #84]
  413018:	cmp	w0, #0x14
  41301c:	b.ls	413048 <readlinkat@plt+0x10368>  // b.plast
  413020:	ldr	w0, [sp, #84]
  413024:	cmp	w0, #0x0
  413028:	b.ge	41303c <readlinkat@plt+0x1035c>  // b.tcont
  41302c:	bl	402bd0 <__errno_location@plt>
  413030:	ldr	w0, [x0]
  413034:	neg	w0, w0
  413038:	b	413040 <readlinkat@plt+0x10360>
  41303c:	mov	w0, #0xfffffff9            	// #-7
  413040:	str	w0, [sp, #92]
  413044:	b	413064 <readlinkat@plt+0x10384>
  413048:	ldrsw	x1, [sp, #84]
  41304c:	add	x0, sp, #0x38
  413050:	mov	x2, x1
  413054:	mov	x1, x0
  413058:	ldr	w0, [sp, #88]
  41305c:	bl	40feec <readlinkat@plt+0xd20c>
  413060:	str	w0, [sp, #92]
  413064:	bl	402bd0 <__errno_location@plt>
  413068:	ldr	w0, [x0]
  41306c:	str	w0, [sp, #80]
  413070:	ldr	w0, [sp, #88]
  413074:	bl	4028c0 <close@plt>
  413078:	bl	402bd0 <__errno_location@plt>
  41307c:	mov	x1, x0
  413080:	ldr	w0, [sp, #80]
  413084:	str	w0, [x1]
  413088:	ldr	w0, [sp, #92]
  41308c:	ldp	x29, x30, [sp], #96
  413090:	ret
  413094:	stp	x29, x30, [sp, #-112]!
  413098:	mov	x29, sp
  41309c:	str	x0, [sp, #40]
  4130a0:	str	x1, [sp, #32]
  4130a4:	str	x2, [sp, #24]
  4130a8:	ldr	x2, [sp, #24]
  4130ac:	mov	w1, #0x1                   	// #1
  4130b0:	movk	w1, #0x8, lsl #16
  4130b4:	ldr	x0, [sp, #40]
  4130b8:	bl	4115f8 <readlinkat@plt+0xe918>
  4130bc:	str	w0, [sp, #104]
  4130c0:	ldr	w0, [sp, #104]
  4130c4:	cmp	w0, #0x0
  4130c8:	b.ge	4130dc <readlinkat@plt+0x103fc>  // b.tcont
  4130cc:	bl	402bd0 <__errno_location@plt>
  4130d0:	ldr	w0, [x0]
  4130d4:	neg	w0, w0
  4130d8:	b	413180 <readlinkat@plt+0x104a0>
  4130dc:	add	x4, sp, #0x38
  4130e0:	ldr	x3, [sp, #32]
  4130e4:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4130e8:	add	x2, x0, #0xf68
  4130ec:	mov	x1, #0x25                  	// #37
  4130f0:	mov	x0, x4
  4130f4:	bl	402700 <snprintf@plt>
  4130f8:	str	w0, [sp, #100]
  4130fc:	ldr	w0, [sp, #100]
  413100:	cmp	w0, #0x0
  413104:	b.lt	413114 <readlinkat@plt+0x10434>  // b.tstop
  413108:	ldr	w0, [sp, #100]
  41310c:	cmp	w0, #0x24
  413110:	b.ls	41313c <readlinkat@plt+0x1045c>  // b.plast
  413114:	ldr	w0, [sp, #100]
  413118:	cmp	w0, #0x0
  41311c:	b.ge	413130 <readlinkat@plt+0x10450>  // b.tcont
  413120:	bl	402bd0 <__errno_location@plt>
  413124:	ldr	w0, [x0]
  413128:	neg	w0, w0
  41312c:	b	413134 <readlinkat@plt+0x10454>
  413130:	mov	w0, #0xfffffff9            	// #-7
  413134:	str	w0, [sp, #108]
  413138:	b	413158 <readlinkat@plt+0x10478>
  41313c:	ldrsw	x1, [sp, #100]
  413140:	add	x0, sp, #0x38
  413144:	mov	x2, x1
  413148:	mov	x1, x0
  41314c:	ldr	w0, [sp, #104]
  413150:	bl	40feec <readlinkat@plt+0xd20c>
  413154:	str	w0, [sp, #108]
  413158:	bl	402bd0 <__errno_location@plt>
  41315c:	ldr	w0, [x0]
  413160:	str	w0, [sp, #96]
  413164:	ldr	w0, [sp, #104]
  413168:	bl	4028c0 <close@plt>
  41316c:	bl	402bd0 <__errno_location@plt>
  413170:	mov	x1, x0
  413174:	ldr	w0, [sp, #96]
  413178:	str	w0, [x1]
  41317c:	ldr	w0, [sp, #108]
  413180:	ldp	x29, x30, [sp], #112
  413184:	ret
  413188:	stp	x29, x30, [sp, #-304]!
  41318c:	mov	x29, sp
  413190:	str	x0, [sp, #72]
  413194:	str	x1, [sp, #64]
  413198:	str	x2, [sp, #56]
  41319c:	str	x3, [sp, #264]
  4131a0:	str	x4, [sp, #272]
  4131a4:	str	x5, [sp, #280]
  4131a8:	str	x6, [sp, #288]
  4131ac:	str	x7, [sp, #296]
  4131b0:	str	q0, [sp, #128]
  4131b4:	str	q1, [sp, #144]
  4131b8:	str	q2, [sp, #160]
  4131bc:	str	q3, [sp, #176]
  4131c0:	str	q4, [sp, #192]
  4131c4:	str	q5, [sp, #208]
  4131c8:	str	q6, [sp, #224]
  4131cc:	str	q7, [sp, #240]
  4131d0:	add	x0, sp, #0x130
  4131d4:	str	x0, [sp, #88]
  4131d8:	add	x0, sp, #0x130
  4131dc:	str	x0, [sp, #96]
  4131e0:	add	x0, sp, #0x100
  4131e4:	str	x0, [sp, #104]
  4131e8:	mov	w0, #0xffffffd8            	// #-40
  4131ec:	str	w0, [sp, #112]
  4131f0:	mov	w0, #0xffffff80            	// #-128
  4131f4:	str	w0, [sp, #116]
  4131f8:	add	x2, sp, #0x10
  4131fc:	add	x3, sp, #0x58
  413200:	ldp	x0, x1, [x3]
  413204:	stp	x0, x1, [x2]
  413208:	ldp	x0, x1, [x3, #16]
  41320c:	stp	x0, x1, [x2, #16]
  413210:	add	x0, sp, #0x10
  413214:	mov	x2, x0
  413218:	ldr	x1, [sp, #56]
  41321c:	ldr	x0, [sp, #72]
  413220:	bl	410ecc <readlinkat@plt+0xe1ec>
  413224:	str	x0, [sp, #120]
  413228:	ldr	x0, [sp, #120]
  41322c:	cmp	x0, #0x0
  413230:	b.ne	413244 <readlinkat@plt+0x10564>  // b.any
  413234:	bl	402bd0 <__errno_location@plt>
  413238:	ldr	w0, [x0]
  41323c:	neg	w0, w0
  413240:	b	413254 <readlinkat@plt+0x10574>
  413244:	ldr	x2, [sp, #120]
  413248:	ldr	x1, [sp, #64]
  41324c:	ldr	x0, [sp, #72]
  413250:	bl	413094 <readlinkat@plt+0x103b4>
  413254:	ldp	x29, x30, [sp], #304
  413258:	ret
  41325c:	stp	x29, x30, [sp, #-48]!
  413260:	mov	x29, sp
  413264:	str	x0, [sp, #24]
  413268:	str	x1, [sp, #16]
  41326c:	str	wzr, [sp, #44]
  413270:	ldr	x1, [sp, #16]
  413274:	ldr	x0, [sp, #24]
  413278:	bl	411c0c <readlinkat@plt+0xef2c>
  41327c:	str	x0, [sp, #32]
  413280:	ldr	x0, [sp, #32]
  413284:	cmp	x0, #0x0
  413288:	b.ne	4132a0 <readlinkat@plt+0x105c0>  // b.any
  41328c:	mov	w0, #0x0                   	// #0
  413290:	b	4132bc <readlinkat@plt+0x105dc>
  413294:	ldr	w0, [sp, #44]
  413298:	add	w0, w0, #0x1
  41329c:	str	w0, [sp, #44]
  4132a0:	ldr	x0, [sp, #32]
  4132a4:	bl	40fe6c <readlinkat@plt+0xd18c>
  4132a8:	cmp	x0, #0x0
  4132ac:	b.ne	413294 <readlinkat@plt+0x105b4>  // b.any
  4132b0:	ldr	x0, [sp, #32]
  4132b4:	bl	4028a0 <closedir@plt>
  4132b8:	ldr	w0, [sp, #44]
  4132bc:	ldp	x29, x30, [sp], #48
  4132c0:	ret
  4132c4:	stp	x29, x30, [sp, #-288]!
  4132c8:	mov	x29, sp
  4132cc:	str	x0, [sp, #56]
  4132d0:	str	x1, [sp, #48]
  4132d4:	str	x2, [sp, #240]
  4132d8:	str	x3, [sp, #248]
  4132dc:	str	x4, [sp, #256]
  4132e0:	str	x5, [sp, #264]
  4132e4:	str	x6, [sp, #272]
  4132e8:	str	x7, [sp, #280]
  4132ec:	str	q0, [sp, #112]
  4132f0:	str	q1, [sp, #128]
  4132f4:	str	q2, [sp, #144]
  4132f8:	str	q3, [sp, #160]
  4132fc:	str	q4, [sp, #176]
  413300:	str	q5, [sp, #192]
  413304:	str	q6, [sp, #208]
  413308:	str	q7, [sp, #224]
  41330c:	add	x0, sp, #0x120
  413310:	str	x0, [sp, #72]
  413314:	add	x0, sp, #0x120
  413318:	str	x0, [sp, #80]
  41331c:	add	x0, sp, #0xf0
  413320:	str	x0, [sp, #88]
  413324:	mov	w0, #0xffffffd0            	// #-48
  413328:	str	w0, [sp, #96]
  41332c:	mov	w0, #0xffffff80            	// #-128
  413330:	str	w0, [sp, #100]
  413334:	add	x2, sp, #0x10
  413338:	add	x3, sp, #0x48
  41333c:	ldp	x0, x1, [x3]
  413340:	stp	x0, x1, [x2]
  413344:	ldp	x0, x1, [x3, #16]
  413348:	stp	x0, x1, [x2, #16]
  41334c:	add	x0, sp, #0x10
  413350:	mov	x2, x0
  413354:	ldr	x1, [sp, #48]
  413358:	ldr	x0, [sp, #56]
  41335c:	bl	410ecc <readlinkat@plt+0xe1ec>
  413360:	str	x0, [sp, #104]
  413364:	ldr	x0, [sp, #104]
  413368:	cmp	x0, #0x0
  41336c:	b.ne	413380 <readlinkat@plt+0x106a0>  // b.any
  413370:	bl	402bd0 <__errno_location@plt>
  413374:	ldr	w0, [x0]
  413378:	neg	w0, w0
  41337c:	b	41338c <readlinkat@plt+0x106ac>
  413380:	ldr	x1, [sp, #104]
  413384:	ldr	x0, [sp, #56]
  413388:	bl	41325c <readlinkat@plt+0x1057c>
  41338c:	ldp	x29, x30, [sp], #288
  413390:	ret
  413394:	mov	x12, #0x1030                	// #4144
  413398:	sub	sp, sp, x12
  41339c:	stp	x29, x30, [sp]
  4133a0:	mov	x29, sp
  4133a4:	str	x0, [sp, #40]
  4133a8:	str	x1, [sp, #32]
  4133ac:	str	x2, [sp, #24]
  4133b0:	ldr	x0, [sp, #32]
  4133b4:	cmp	x0, #0x0
  4133b8:	b.ne	4133c4 <readlinkat@plt+0x106e4>  // b.any
  4133bc:	mov	x0, #0x0                   	// #0
  4133c0:	b	413428 <readlinkat@plt+0x10748>
  4133c4:	ldr	x0, [sp, #40]
  4133c8:	cmp	x0, #0x0
  4133cc:	b.ne	4133e0 <readlinkat@plt+0x10700>  // b.any
  4133d0:	ldr	x1, [sp, #24]
  4133d4:	ldr	x0, [sp, #32]
  4133d8:	bl	402780 <fopen@plt>
  4133dc:	b	413428 <readlinkat@plt+0x10748>
  4133e0:	ldr	x0, [sp, #32]
  4133e4:	ldrsb	w0, [x0]
  4133e8:	cmp	w0, #0x2f
  4133ec:	b.ne	4133fc <readlinkat@plt+0x1071c>  // b.any
  4133f0:	ldr	x0, [sp, #32]
  4133f4:	add	x0, x0, #0x1
  4133f8:	str	x0, [sp, #32]
  4133fc:	add	x5, sp, #0x30
  413400:	ldr	x4, [sp, #32]
  413404:	ldr	x3, [sp, #40]
  413408:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  41340c:	add	x2, x0, #0xe08
  413410:	mov	x1, #0x1000                	// #4096
  413414:	mov	x0, x5
  413418:	bl	402700 <snprintf@plt>
  41341c:	add	x0, sp, #0x30
  413420:	ldr	x1, [sp, #24]
  413424:	bl	402780 <fopen@plt>
  413428:	ldp	x29, x30, [sp]
  41342c:	mov	x12, #0x1030                	// #4144
  413430:	add	sp, sp, x12
  413434:	ret
  413438:	stp	x29, x30, [sp, #-144]!
  41343c:	mov	x29, sp
  413440:	stp	x19, x20, [sp, #16]
  413444:	str	x0, [x29, #88]
  413448:	str	x1, [x29, #80]
  41344c:	str	w2, [x29, #76]
  413450:	str	w3, [x29, #72]
  413454:	str	x4, [x29, #64]
  413458:	mov	x20, x5
  41345c:	mov	x0, sp
  413460:	mov	x19, x0
  413464:	ldr	w1, [x29, #76]
  413468:	mov	w0, w1
  41346c:	lsl	w0, w0, #3
  413470:	sub	w0, w0, w1
  413474:	sxtw	x0, w0
  413478:	str	x0, [x29, #136]
  41347c:	ldr	x0, [x29, #136]
  413480:	mov	x1, x0
  413484:	sub	x1, x1, #0x1
  413488:	str	x1, [x29, #128]
  41348c:	mov	x12, x0
  413490:	mov	x13, #0x0                   	// #0
  413494:	lsr	x1, x12, #61
  413498:	lsl	x9, x13, #3
  41349c:	orr	x9, x1, x9
  4134a0:	lsl	x8, x12, #3
  4134a4:	mov	x10, x0
  4134a8:	mov	x11, #0x0                   	// #0
  4134ac:	lsr	x1, x10, #61
  4134b0:	lsl	x7, x11, #3
  4134b4:	orr	x7, x1, x7
  4134b8:	lsl	x6, x10, #3
  4134bc:	add	x0, x0, #0xf
  4134c0:	lsr	x0, x0, #4
  4134c4:	lsl	x0, x0, #4
  4134c8:	sub	sp, sp, x0
  4134cc:	mov	x0, sp
  4134d0:	add	x0, x0, #0x0
  4134d4:	str	x0, [x29, #120]
  4134d8:	ldr	x0, [x29, #80]
  4134dc:	str	xzr, [x0]
  4134e0:	add	x2, x29, #0x20
  4134e4:	mov	x3, x20
  4134e8:	ldp	x0, x1, [x3]
  4134ec:	stp	x0, x1, [x2]
  4134f0:	ldp	x0, x1, [x3, #16]
  4134f4:	stp	x0, x1, [x2, #16]
  4134f8:	add	x0, x29, #0x20
  4134fc:	mov	x3, x0
  413500:	ldr	x2, [x29, #64]
  413504:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  413508:	add	x1, x0, #0xf40
  41350c:	ldr	x0, [x29, #88]
  413510:	bl	411ae0 <readlinkat@plt+0xee00>
  413514:	str	x0, [x29, #112]
  413518:	ldr	x0, [x29, #112]
  41351c:	cmp	x0, #0x0
  413520:	b.ne	413534 <readlinkat@plt+0x10854>  // b.any
  413524:	bl	402bd0 <__errno_location@plt>
  413528:	ldr	w0, [x0]
  41352c:	neg	w0, w0
  413530:	b	413678 <readlinkat@plt+0x10998>
  413534:	ldr	x0, [x29, #120]
  413538:	ldr	x1, [x29, #136]
  41353c:	ldr	x2, [x29, #112]
  413540:	bl	402c80 <fgets@plt>
  413544:	cmp	x0, #0x0
  413548:	b.ne	41355c <readlinkat@plt+0x1087c>  // b.any
  41354c:	bl	402bd0 <__errno_location@plt>
  413550:	ldr	w0, [x0]
  413554:	neg	w0, w0
  413558:	b	413560 <readlinkat@plt+0x10880>
  41355c:	mov	w0, #0x0                   	// #0
  413560:	str	w0, [x29, #108]
  413564:	ldr	x0, [x29, #112]
  413568:	bl	402740 <fclose@plt>
  41356c:	ldr	w0, [x29, #108]
  413570:	cmp	w0, #0x0
  413574:	b.eq	413580 <readlinkat@plt+0x108a0>  // b.none
  413578:	ldr	w0, [x29, #108]
  41357c:	b	413678 <readlinkat@plt+0x10998>
  413580:	ldr	x0, [x29, #120]
  413584:	bl	4025a0 <strlen@plt>
  413588:	str	x0, [x29, #136]
  41358c:	ldr	x0, [x29, #136]
  413590:	sub	x0, x0, #0x1
  413594:	ldr	x1, [x29, #120]
  413598:	ldrsb	w0, [x1, x0]
  41359c:	cmp	w0, #0xa
  4135a0:	b.ne	4135b4 <readlinkat@plt+0x108d4>  // b.any
  4135a4:	ldr	x0, [x29, #136]
  4135a8:	sub	x0, x0, #0x1
  4135ac:	ldr	x1, [x29, #120]
  4135b0:	strb	wzr, [x1, x0]
  4135b4:	add	x0, x29, #0x60
  4135b8:	mov	x2, #0x0                   	// #0
  4135bc:	mov	x1, x0
  4135c0:	ldr	w0, [x29, #76]
  4135c4:	bl	40f1f0 <readlinkat@plt+0xc510>
  4135c8:	mov	x1, x0
  4135cc:	ldr	x0, [x29, #80]
  4135d0:	str	x1, [x0]
  4135d4:	ldr	x0, [x29, #80]
  4135d8:	ldr	x0, [x0]
  4135dc:	cmp	x0, #0x0
  4135e0:	b.ne	4135ec <readlinkat@plt+0x1090c>  // b.any
  4135e4:	mov	w0, #0xfffffff4            	// #-12
  4135e8:	b	413678 <readlinkat@plt+0x10998>
  4135ec:	ldr	w0, [x29, #72]
  4135f0:	cmp	w0, #0x0
  4135f4:	b.eq	413638 <readlinkat@plt+0x10958>  // b.none
  4135f8:	ldr	x4, [x29, #120]
  4135fc:	ldr	x0, [x29, #80]
  413600:	ldr	x0, [x0]
  413604:	ldr	x1, [x29, #96]
  413608:	mov	w3, #0x0                   	// #0
  41360c:	mov	x2, x1
  413610:	mov	x1, x0
  413614:	mov	x0, x4
  413618:	bl	40fb3c <readlinkat@plt+0xce5c>
  41361c:	cmp	w0, #0x0
  413620:	b.eq	413674 <readlinkat@plt+0x10994>  // b.none
  413624:	ldr	x0, [x29, #80]
  413628:	ldr	x0, [x0]
  41362c:	bl	40f274 <readlinkat@plt+0xc594>
  413630:	mov	w0, #0xffffffea            	// #-22
  413634:	b	413678 <readlinkat@plt+0x10998>
  413638:	ldr	x3, [x29, #120]
  41363c:	ldr	x0, [x29, #80]
  413640:	ldr	x0, [x0]
  413644:	ldr	x1, [x29, #96]
  413648:	mov	x2, x1
  41364c:	mov	x1, x0
  413650:	mov	x0, x3
  413654:	bl	40f7b4 <readlinkat@plt+0xcad4>
  413658:	cmp	w0, #0x0
  41365c:	b.eq	413674 <readlinkat@plt+0x10994>  // b.none
  413660:	ldr	x0, [x29, #80]
  413664:	ldr	x0, [x0]
  413668:	bl	40f274 <readlinkat@plt+0xc594>
  41366c:	mov	w0, #0xffffffea            	// #-22
  413670:	b	413678 <readlinkat@plt+0x10998>
  413674:	mov	w0, #0x0                   	// #0
  413678:	mov	sp, x19
  41367c:	mov	sp, x29
  413680:	ldp	x19, x20, [sp, #16]
  413684:	ldp	x29, x30, [sp], #144
  413688:	ret
  41368c:	stp	x29, x30, [sp, #-288]!
  413690:	mov	x29, sp
  413694:	str	x0, [sp, #72]
  413698:	str	x1, [sp, #64]
  41369c:	str	w2, [sp, #60]
  4136a0:	str	x3, [sp, #48]
  4136a4:	str	x4, [sp, #256]
  4136a8:	str	x5, [sp, #264]
  4136ac:	str	x6, [sp, #272]
  4136b0:	str	x7, [sp, #280]
  4136b4:	str	q0, [sp, #128]
  4136b8:	str	q1, [sp, #144]
  4136bc:	str	q2, [sp, #160]
  4136c0:	str	q3, [sp, #176]
  4136c4:	str	q4, [sp, #192]
  4136c8:	str	q5, [sp, #208]
  4136cc:	str	q6, [sp, #224]
  4136d0:	str	q7, [sp, #240]
  4136d4:	str	wzr, [sp, #124]
  4136d8:	add	x0, sp, #0x120
  4136dc:	str	x0, [sp, #88]
  4136e0:	add	x0, sp, #0x120
  4136e4:	str	x0, [sp, #96]
  4136e8:	add	x0, sp, #0x100
  4136ec:	str	x0, [sp, #104]
  4136f0:	mov	w0, #0xffffffe0            	// #-32
  4136f4:	str	w0, [sp, #112]
  4136f8:	mov	w0, #0xffffff80            	// #-128
  4136fc:	str	w0, [sp, #116]
  413700:	add	x2, sp, #0x10
  413704:	add	x3, sp, #0x58
  413708:	ldp	x0, x1, [x3]
  41370c:	stp	x0, x1, [x2]
  413710:	ldp	x0, x1, [x3, #16]
  413714:	stp	x0, x1, [x2, #16]
  413718:	add	x0, sp, #0x10
  41371c:	mov	x5, x0
  413720:	ldr	x4, [sp, #48]
  413724:	mov	w3, #0x0                   	// #0
  413728:	ldr	w2, [sp, #60]
  41372c:	ldr	x1, [sp, #64]
  413730:	ldr	x0, [sp, #72]
  413734:	bl	413438 <readlinkat@plt+0x10758>
  413738:	str	w0, [sp, #124]
  41373c:	ldr	w0, [sp, #124]
  413740:	ldp	x29, x30, [sp], #288
  413744:	ret
  413748:	stp	x29, x30, [sp, #-288]!
  41374c:	mov	x29, sp
  413750:	str	x0, [sp, #72]
  413754:	str	x1, [sp, #64]
  413758:	str	w2, [sp, #60]
  41375c:	str	x3, [sp, #48]
  413760:	str	x4, [sp, #256]
  413764:	str	x5, [sp, #264]
  413768:	str	x6, [sp, #272]
  41376c:	str	x7, [sp, #280]
  413770:	str	q0, [sp, #128]
  413774:	str	q1, [sp, #144]
  413778:	str	q2, [sp, #160]
  41377c:	str	q3, [sp, #176]
  413780:	str	q4, [sp, #192]
  413784:	str	q5, [sp, #208]
  413788:	str	q6, [sp, #224]
  41378c:	str	q7, [sp, #240]
  413790:	str	wzr, [sp, #124]
  413794:	add	x0, sp, #0x120
  413798:	str	x0, [sp, #88]
  41379c:	add	x0, sp, #0x120
  4137a0:	str	x0, [sp, #96]
  4137a4:	add	x0, sp, #0x100
  4137a8:	str	x0, [sp, #104]
  4137ac:	mov	w0, #0xffffffe0            	// #-32
  4137b0:	str	w0, [sp, #112]
  4137b4:	mov	w0, #0xffffff80            	// #-128
  4137b8:	str	w0, [sp, #116]
  4137bc:	add	x2, sp, #0x10
  4137c0:	add	x3, sp, #0x58
  4137c4:	ldp	x0, x1, [x3]
  4137c8:	stp	x0, x1, [x2]
  4137cc:	ldp	x0, x1, [x3, #16]
  4137d0:	stp	x0, x1, [x2, #16]
  4137d4:	add	x0, sp, #0x10
  4137d8:	mov	x5, x0
  4137dc:	ldr	x4, [sp, #48]
  4137e0:	mov	w3, #0x1                   	// #1
  4137e4:	ldr	w2, [sp, #60]
  4137e8:	ldr	x1, [sp, #64]
  4137ec:	ldr	x0, [sp, #72]
  4137f0:	bl	413438 <readlinkat@plt+0x10758>
  4137f4:	str	w0, [sp, #124]
  4137f8:	ldr	w0, [sp, #124]
  4137fc:	ldp	x29, x30, [sp], #288
  413800:	ret
  413804:	stp	x29, x30, [sp, #-48]!
  413808:	mov	x29, sp
  41380c:	str	x0, [sp, #24]
  413810:	b	413858 <readlinkat@plt+0x10b78>
  413814:	ldr	x0, [sp, #40]
  413818:	add	x2, x0, #0x13
  41381c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  413820:	add	x1, x0, #0xfd0
  413824:	mov	x0, x2
  413828:	bl	402990 <strcmp@plt>
  41382c:	cmp	w0, #0x0
  413830:	b.eq	413854 <readlinkat@plt+0x10b74>  // b.none
  413834:	ldr	x0, [sp, #40]
  413838:	add	x2, x0, #0x13
  41383c:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  413840:	add	x1, x0, #0xfd8
  413844:	mov	x0, x2
  413848:	bl	402990 <strcmp@plt>
  41384c:	cmp	w0, #0x0
  413850:	b.ne	413874 <readlinkat@plt+0x10b94>  // b.any
  413854:	nop
  413858:	ldr	x0, [sp, #24]
  41385c:	bl	402860 <readdir@plt>
  413860:	str	x0, [sp, #40]
  413864:	ldr	x0, [sp, #40]
  413868:	cmp	x0, #0x0
  41386c:	b.ne	413814 <readlinkat@plt+0x10b34>  // b.any
  413870:	b	413878 <readlinkat@plt+0x10b98>
  413874:	nop
  413878:	ldr	x0, [sp, #40]
  41387c:	ldp	x29, x30, [sp], #48
  413880:	ret
  413884:	stp	x29, x30, [sp, #-32]!
  413888:	mov	x29, sp
  41388c:	str	x0, [sp, #24]
  413890:	mov	w1, #0xc2                  	// #194
  413894:	movk	w1, #0x8, lsl #16
  413898:	ldr	x0, [sp, #24]
  41389c:	bl	402940 <mkostemp@plt>
  4138a0:	ldp	x29, x30, [sp], #32
  4138a4:	ret
  4138a8:	stp	x29, x30, [sp, #-80]!
  4138ac:	mov	x29, sp
  4138b0:	str	x0, [sp, #40]
  4138b4:	str	x1, [sp, #32]
  4138b8:	str	x2, [sp, #24]
  4138bc:	ldr	x0, [sp, #32]
  4138c0:	cmp	x0, #0x0
  4138c4:	b.ne	4138d8 <readlinkat@plt+0x10bf8>  // b.any
  4138c8:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4138cc:	add	x0, x0, #0xfe0
  4138d0:	bl	402c00 <getenv@plt>
  4138d4:	b	4138dc <readlinkat@plt+0x10bfc>
  4138d8:	ldr	x0, [sp, #32]
  4138dc:	str	x0, [sp, #72]
  4138e0:	ldr	x0, [sp, #72]
  4138e4:	cmp	x0, #0x0
  4138e8:	b.ne	4138f8 <readlinkat@plt+0x10c18>  // b.any
  4138ec:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  4138f0:	add	x0, x0, #0xfe8
  4138f4:	str	x0, [sp, #72]
  4138f8:	add	x4, sp, #0x30
  4138fc:	ldr	x3, [sp, #24]
  413900:	ldr	x2, [sp, #72]
  413904:	adrp	x0, 416000 <readlinkat@plt+0x13320>
  413908:	add	x1, x0, #0xff0
  41390c:	mov	x0, x4
  413910:	bl	4026e0 <asprintf@plt>
  413914:	str	w0, [sp, #68]
  413918:	ldr	w0, [sp, #68]
  41391c:	cmp	w0, #0x0
  413920:	b.ge	41392c <readlinkat@plt+0x10c4c>  // b.tcont
  413924:	mov	w0, #0xffffffff            	// #-1
  413928:	b	413974 <readlinkat@plt+0x10c94>
  41392c:	mov	w0, #0x3f                  	// #63
  413930:	bl	402b60 <umask@plt>
  413934:	str	w0, [sp, #64]
  413938:	ldr	x0, [sp, #48]
  41393c:	bl	413884 <readlinkat@plt+0x10ba4>
  413940:	str	w0, [sp, #60]
  413944:	ldr	w0, [sp, #64]
  413948:	bl	402b60 <umask@plt>
  41394c:	ldr	w0, [sp, #60]
  413950:	cmn	w0, #0x1
  413954:	b.ne	413964 <readlinkat@plt+0x10c84>  // b.any
  413958:	ldr	x0, [sp, #48]
  41395c:	bl	4029f0 <free@plt>
  413960:	str	xzr, [sp, #48]
  413964:	ldr	x1, [sp, #48]
  413968:	ldr	x0, [sp, #40]
  41396c:	str	x1, [x0]
  413970:	ldr	w0, [sp, #60]
  413974:	ldp	x29, x30, [sp], #80
  413978:	ret
  41397c:	stp	x29, x30, [sp, #-48]!
  413980:	mov	x29, sp
  413984:	str	w0, [sp, #28]
  413988:	str	w1, [sp, #24]
  41398c:	ldr	w2, [sp, #24]
  413990:	mov	w1, #0x406                 	// #1030
  413994:	ldr	w0, [sp, #28]
  413998:	bl	402ab0 <fcntl@plt>
  41399c:	str	w0, [sp, #44]
  4139a0:	ldr	w0, [sp, #44]
  4139a4:	cmp	w0, #0x0
  4139a8:	b.lt	4139b4 <readlinkat@plt+0x10cd4>  // b.tstop
  4139ac:	ldr	w0, [sp, #44]
  4139b0:	b	413a4c <readlinkat@plt+0x10d6c>
  4139b4:	ldr	w0, [sp, #28]
  4139b8:	bl	4025f0 <dup@plt>
  4139bc:	str	w0, [sp, #44]
  4139c0:	ldr	w0, [sp, #44]
  4139c4:	cmp	w0, #0x0
  4139c8:	b.ge	4139d4 <readlinkat@plt+0x10cf4>  // b.tcont
  4139cc:	ldr	w0, [sp, #44]
  4139d0:	b	413a4c <readlinkat@plt+0x10d6c>
  4139d4:	mov	w1, #0x1                   	// #1
  4139d8:	ldr	w0, [sp, #44]
  4139dc:	bl	402ab0 <fcntl@plt>
  4139e0:	str	w0, [sp, #40]
  4139e4:	ldr	w0, [sp, #40]
  4139e8:	cmp	w0, #0x0
  4139ec:	b.lt	413a18 <readlinkat@plt+0x10d38>  // b.tstop
  4139f0:	ldr	w0, [sp, #40]
  4139f4:	orr	w0, w0, #0x1
  4139f8:	mov	w2, w0
  4139fc:	mov	w1, #0x2                   	// #2
  413a00:	ldr	w0, [sp, #44]
  413a04:	bl	402ab0 <fcntl@plt>
  413a08:	cmp	w0, #0x0
  413a0c:	b.lt	413a20 <readlinkat@plt+0x10d40>  // b.tstop
  413a10:	ldr	w0, [sp, #44]
  413a14:	b	413a4c <readlinkat@plt+0x10d6c>
  413a18:	nop
  413a1c:	b	413a24 <readlinkat@plt+0x10d44>
  413a20:	nop
  413a24:	bl	402bd0 <__errno_location@plt>
  413a28:	ldr	w0, [x0]
  413a2c:	str	w0, [sp, #36]
  413a30:	ldr	w0, [sp, #44]
  413a34:	bl	4028c0 <close@plt>
  413a38:	bl	402bd0 <__errno_location@plt>
  413a3c:	mov	x1, x0
  413a40:	ldr	w0, [sp, #36]
  413a44:	str	w0, [x1]
  413a48:	mov	w0, #0xffffffff            	// #-1
  413a4c:	ldp	x29, x30, [sp], #48
  413a50:	ret
  413a54:	stp	x29, x30, [sp, #-32]!
  413a58:	mov	x29, sp
  413a5c:	bl	402c50 <getdtablesize@plt>
  413a60:	str	w0, [sp, #28]
  413a64:	ldr	w0, [sp, #28]
  413a68:	ldp	x29, x30, [sp], #32
  413a6c:	ret
  413a70:	sub	sp, sp, #0x30
  413a74:	str	w0, [sp, #28]
  413a78:	str	x1, [sp, #16]
  413a7c:	str	x2, [sp, #8]
  413a80:	str	xzr, [sp, #40]
  413a84:	b	413abc <readlinkat@plt+0x10ddc>
  413a88:	ldr	x0, [sp, #40]
  413a8c:	lsl	x0, x0, #2
  413a90:	ldr	x1, [sp, #16]
  413a94:	add	x0, x1, x0
  413a98:	ldr	w0, [x0]
  413a9c:	ldr	w1, [sp, #28]
  413aa0:	cmp	w1, w0
  413aa4:	b.ne	413ab0 <readlinkat@plt+0x10dd0>  // b.any
  413aa8:	mov	w0, #0x1                   	// #1
  413aac:	b	413ad0 <readlinkat@plt+0x10df0>
  413ab0:	ldr	x0, [sp, #40]
  413ab4:	add	x0, x0, #0x1
  413ab8:	str	x0, [sp, #40]
  413abc:	ldr	x1, [sp, #40]
  413ac0:	ldr	x0, [sp, #8]
  413ac4:	cmp	x1, x0
  413ac8:	b.cc	413a88 <readlinkat@plt+0x10da8>  // b.lo, b.ul, b.last
  413acc:	mov	w0, #0x0                   	// #0
  413ad0:	add	sp, sp, #0x30
  413ad4:	ret
  413ad8:	stp	x29, x30, [sp, #-80]!
  413adc:	mov	x29, sp
  413ae0:	str	x0, [sp, #24]
  413ae4:	str	x1, [sp, #16]
  413ae8:	adrp	x0, 417000 <readlinkat@plt+0x14320>
  413aec:	add	x0, x0, #0x0
  413af0:	bl	4026a0 <opendir@plt>
  413af4:	str	x0, [sp, #64]
  413af8:	ldr	x0, [sp, #64]
  413afc:	cmp	x0, #0x0
  413b00:	b.eq	413bdc <readlinkat@plt+0x10efc>  // b.none
  413b04:	b	413bb8 <readlinkat@plt+0x10ed8>
  413b08:	bl	402bd0 <__errno_location@plt>
  413b0c:	str	wzr, [x0]
  413b10:	ldr	x0, [sp, #48]
  413b14:	add	x0, x0, #0x13
  413b18:	add	x1, sp, #0x20
  413b1c:	mov	w2, #0xa                   	// #10
  413b20:	bl	4029d0 <strtol@plt>
  413b24:	str	w0, [sp, #44]
  413b28:	bl	402bd0 <__errno_location@plt>
  413b2c:	ldr	w0, [x0]
  413b30:	cmp	w0, #0x0
  413b34:	b.ne	413ba4 <readlinkat@plt+0x10ec4>  // b.any
  413b38:	ldr	x0, [sp, #48]
  413b3c:	add	x1, x0, #0x13
  413b40:	ldr	x0, [sp, #32]
  413b44:	cmp	x1, x0
  413b48:	b.eq	413ba4 <readlinkat@plt+0x10ec4>  // b.none
  413b4c:	ldr	x0, [sp, #32]
  413b50:	cmp	x0, #0x0
  413b54:	b.eq	413ba4 <readlinkat@plt+0x10ec4>  // b.none
  413b58:	ldr	x0, [sp, #32]
  413b5c:	ldrsb	w0, [x0]
  413b60:	cmp	w0, #0x0
  413b64:	b.ne	413ba4 <readlinkat@plt+0x10ec4>  // b.any
  413b68:	ldr	x0, [sp, #64]
  413b6c:	bl	402ad0 <dirfd@plt>
  413b70:	mov	w1, w0
  413b74:	ldr	w0, [sp, #44]
  413b78:	cmp	w0, w1
  413b7c:	b.eq	413bac <readlinkat@plt+0x10ecc>  // b.none
  413b80:	ldr	x2, [sp, #16]
  413b84:	ldr	x1, [sp, #24]
  413b88:	ldr	w0, [sp, #44]
  413b8c:	bl	413a70 <readlinkat@plt+0x10d90>
  413b90:	cmp	w0, #0x0
  413b94:	b.ne	413bb4 <readlinkat@plt+0x10ed4>  // b.any
  413b98:	ldr	w0, [sp, #44]
  413b9c:	bl	4028c0 <close@plt>
  413ba0:	b	413bb8 <readlinkat@plt+0x10ed8>
  413ba4:	nop
  413ba8:	b	413bb8 <readlinkat@plt+0x10ed8>
  413bac:	nop
  413bb0:	b	413bb8 <readlinkat@plt+0x10ed8>
  413bb4:	nop
  413bb8:	ldr	x0, [sp, #64]
  413bbc:	bl	413804 <readlinkat@plt+0x10b24>
  413bc0:	str	x0, [sp, #48]
  413bc4:	ldr	x0, [sp, #48]
  413bc8:	cmp	x0, #0x0
  413bcc:	b.ne	413b08 <readlinkat@plt+0x10e28>  // b.any
  413bd0:	ldr	x0, [sp, #64]
  413bd4:	bl	4028a0 <closedir@plt>
  413bd8:	b	413c28 <readlinkat@plt+0x10f48>
  413bdc:	bl	413a54 <readlinkat@plt+0x10d74>
  413be0:	str	w0, [sp, #60]
  413be4:	str	wzr, [sp, #76]
  413be8:	b	413c18 <readlinkat@plt+0x10f38>
  413bec:	ldr	x2, [sp, #16]
  413bf0:	ldr	x1, [sp, #24]
  413bf4:	ldr	w0, [sp, #76]
  413bf8:	bl	413a70 <readlinkat@plt+0x10d90>
  413bfc:	cmp	w0, #0x0
  413c00:	b.ne	413c0c <readlinkat@plt+0x10f2c>  // b.any
  413c04:	ldr	w0, [sp, #76]
  413c08:	bl	4028c0 <close@plt>
  413c0c:	ldr	w0, [sp, #76]
  413c10:	add	w0, w0, #0x1
  413c14:	str	w0, [sp, #76]
  413c18:	ldr	w1, [sp, #76]
  413c1c:	ldr	w0, [sp, #60]
  413c20:	cmp	w1, w0
  413c24:	b.lt	413bec <readlinkat@plt+0x10f0c>  // b.tstop
  413c28:	nop
  413c2c:	ldp	x29, x30, [sp], #80
  413c30:	ret
  413c34:	stp	x29, x30, [sp, #-64]!
  413c38:	mov	x29, sp
  413c3c:	str	x0, [sp, #24]
  413c40:	str	w1, [sp, #20]
  413c44:	str	wzr, [sp, #52]
  413c48:	ldr	x0, [sp, #24]
  413c4c:	cmp	x0, #0x0
  413c50:	b.eq	413c64 <readlinkat@plt+0x10f84>  // b.none
  413c54:	ldr	x0, [sp, #24]
  413c58:	ldrsb	w0, [x0]
  413c5c:	cmp	w0, #0x0
  413c60:	b.ne	413c6c <readlinkat@plt+0x10f8c>  // b.any
  413c64:	mov	w0, #0xffffffea            	// #-22
  413c68:	b	413d74 <readlinkat@plt+0x11094>
  413c6c:	ldr	x0, [sp, #24]
  413c70:	bl	402880 <strdup@plt>
  413c74:	str	x0, [sp, #56]
  413c78:	ldr	x0, [sp, #56]
  413c7c:	str	x0, [sp, #40]
  413c80:	ldr	x0, [sp, #40]
  413c84:	cmp	x0, #0x0
  413c88:	b.ne	413c94 <readlinkat@plt+0x10fb4>  // b.any
  413c8c:	mov	w0, #0xfffffff4            	// #-12
  413c90:	b	413d74 <readlinkat@plt+0x11094>
  413c94:	ldr	x0, [sp, #56]
  413c98:	ldrsb	w0, [x0]
  413c9c:	cmp	w0, #0x2f
  413ca0:	b.ne	413d3c <readlinkat@plt+0x1105c>  // b.any
  413ca4:	ldr	x0, [sp, #56]
  413ca8:	add	x0, x0, #0x1
  413cac:	str	x0, [sp, #56]
  413cb0:	b	413d3c <readlinkat@plt+0x1105c>
  413cb4:	mov	w1, #0x2f                  	// #47
  413cb8:	ldr	x0, [sp, #56]
  413cbc:	bl	402a70 <strchr@plt>
  413cc0:	str	x0, [sp, #32]
  413cc4:	ldr	x0, [sp, #32]
  413cc8:	cmp	x0, #0x0
  413ccc:	b.eq	413cd8 <readlinkat@plt+0x10ff8>  // b.none
  413cd0:	ldr	x0, [sp, #32]
  413cd4:	strb	wzr, [x0]
  413cd8:	ldr	x0, [sp, #56]
  413cdc:	ldrsb	w0, [x0]
  413ce0:	cmp	w0, #0x0
  413ce4:	b.eq	413d18 <readlinkat@plt+0x11038>  // b.none
  413ce8:	ldr	w1, [sp, #20]
  413cec:	ldr	x0, [sp, #40]
  413cf0:	bl	402c60 <mkdir@plt>
  413cf4:	str	w0, [sp, #52]
  413cf8:	ldr	w0, [sp, #52]
  413cfc:	cmp	w0, #0x0
  413d00:	b.eq	413d14 <readlinkat@plt+0x11034>  // b.none
  413d04:	bl	402bd0 <__errno_location@plt>
  413d08:	ldr	w0, [x0]
  413d0c:	cmp	w0, #0x11
  413d10:	b.ne	413d5c <readlinkat@plt+0x1107c>  // b.any
  413d14:	str	wzr, [sp, #52]
  413d18:	ldr	x0, [sp, #32]
  413d1c:	cmp	x0, #0x0
  413d20:	b.eq	413d64 <readlinkat@plt+0x11084>  // b.none
  413d24:	ldr	x0, [sp, #32]
  413d28:	mov	w1, #0x2f                  	// #47
  413d2c:	strb	w1, [x0]
  413d30:	ldr	x0, [sp, #32]
  413d34:	add	x0, x0, #0x1
  413d38:	str	x0, [sp, #56]
  413d3c:	ldr	x0, [sp, #56]
  413d40:	cmp	x0, #0x0
  413d44:	b.eq	413d68 <readlinkat@plt+0x11088>  // b.none
  413d48:	ldr	x0, [sp, #56]
  413d4c:	ldrsb	w0, [x0]
  413d50:	cmp	w0, #0x0
  413d54:	b.ne	413cb4 <readlinkat@plt+0x10fd4>  // b.any
  413d58:	b	413d68 <readlinkat@plt+0x11088>
  413d5c:	nop
  413d60:	b	413d68 <readlinkat@plt+0x11088>
  413d64:	nop
  413d68:	ldr	x0, [sp, #40]
  413d6c:	bl	4029f0 <free@plt>
  413d70:	ldr	w0, [sp, #52]
  413d74:	ldp	x29, x30, [sp], #64
  413d78:	ret
  413d7c:	stp	x29, x30, [sp, #-48]!
  413d80:	mov	x29, sp
  413d84:	str	x0, [sp, #24]
  413d88:	ldr	x0, [sp, #24]
  413d8c:	cmp	x0, #0x0
  413d90:	b.eq	413da4 <readlinkat@plt+0x110c4>  // b.none
  413d94:	mov	w1, #0x2f                  	// #47
  413d98:	ldr	x0, [sp, #24]
  413d9c:	bl	4028e0 <strrchr@plt>
  413da0:	b	413da8 <readlinkat@plt+0x110c8>
  413da4:	mov	x0, #0x0                   	// #0
  413da8:	str	x0, [sp, #40]
  413dac:	ldr	x0, [sp, #40]
  413db0:	cmp	x0, #0x0
  413db4:	b.ne	413dc0 <readlinkat@plt+0x110e0>  // b.any
  413db8:	mov	x0, #0x0                   	// #0
  413dbc:	b	413dd0 <readlinkat@plt+0x110f0>
  413dc0:	ldr	x0, [sp, #40]
  413dc4:	strb	wzr, [x0]
  413dc8:	ldr	x0, [sp, #40]
  413dcc:	add	x0, x0, #0x1
  413dd0:	ldp	x29, x30, [sp], #48
  413dd4:	ret
  413dd8:	stp	x29, x30, [sp, #-64]!
  413ddc:	mov	x29, sp
  413de0:	stp	x19, x20, [sp, #16]
  413de4:	adrp	x20, 429000 <readlinkat@plt+0x26320>
  413de8:	add	x20, x20, #0xdd8
  413dec:	stp	x21, x22, [sp, #32]
  413df0:	adrp	x21, 429000 <readlinkat@plt+0x26320>
  413df4:	add	x21, x21, #0xdd0
  413df8:	sub	x20, x20, x21
  413dfc:	mov	w22, w0
  413e00:	stp	x23, x24, [sp, #48]
  413e04:	mov	x23, x1
  413e08:	mov	x24, x2
  413e0c:	bl	402510 <memcpy@plt-0x40>
  413e10:	cmp	xzr, x20, asr #3
  413e14:	b.eq	413e40 <readlinkat@plt+0x11160>  // b.none
  413e18:	asr	x20, x20, #3
  413e1c:	mov	x19, #0x0                   	// #0
  413e20:	ldr	x3, [x21, x19, lsl #3]
  413e24:	mov	x2, x24
  413e28:	add	x19, x19, #0x1
  413e2c:	mov	x1, x23
  413e30:	mov	w0, w22
  413e34:	blr	x3
  413e38:	cmp	x20, x19
  413e3c:	b.ne	413e20 <readlinkat@plt+0x11140>  // b.any
  413e40:	ldp	x19, x20, [sp, #16]
  413e44:	ldp	x21, x22, [sp, #32]
  413e48:	ldp	x23, x24, [sp, #48]
  413e4c:	ldp	x29, x30, [sp], #64
  413e50:	ret
  413e54:	nop
  413e58:	ret
  413e5c:	nop
  413e60:	adrp	x2, 42a000 <readlinkat@plt+0x27320>
  413e64:	mov	x1, #0x0                   	// #0
  413e68:	ldr	x2, [x2, #984]
  413e6c:	b	4026b0 <__cxa_atexit@plt>
  413e70:	mov	x2, x1
  413e74:	mov	x1, x0
  413e78:	mov	w0, #0x0                   	// #0
  413e7c:	b	402c20 <__xstat@plt>
  413e80:	mov	x4, x1
  413e84:	mov	x5, x2
  413e88:	mov	w1, w0
  413e8c:	mov	x2, x4
  413e90:	mov	w0, #0x0                   	// #0
  413e94:	mov	w4, w3
  413e98:	mov	x3, x5
  413e9c:	b	402cc0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000413ea0 <.fini>:
  413ea0:	stp	x29, x30, [sp, #-16]!
  413ea4:	mov	x29, sp
  413ea8:	ldp	x29, x30, [sp], #16
  413eac:	ret
