

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_121'
================================================================
* Date:           Tue Dec  6 21:01:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 6 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 12 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 13 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read83 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 14 'read' 'p_read83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln124_64 = add i7 %rk_offset_read, i7 2" [clefia.c:124]   --->   Operation 15 'add' 'add_ln124_64' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124_67 = zext i7 %add_ln124_64" [clefia.c:124]   --->   Operation 16 'zext' 'zext_ln124_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_67" [clefia.c:124]   --->   Operation 17 'getelementptr' 'rk_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln124_65 = add i7 %rk_offset_read, i7 3" [clefia.c:124]   --->   Operation 18 'add' 'add_ln124_65' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_68 = zext i7 %add_ln124_65" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_68" [clefia.c:124]   --->   Operation 20 'getelementptr' 'rk_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_42" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_43" [clefia.c:124]   --->   Operation 22 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 23 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 24 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln124 = add i7 %rk_offset_read, i7 1" [clefia.c:124]   --->   Operation 25 'add' 'add_ln124' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %add_ln124" [clefia.c:124]   --->   Operation 26 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 27 'getelementptr' 'rk_addr_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 28 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_41" [clefia.c:124]   --->   Operation 29 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_42" [clefia.c:124]   --->   Operation 30 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_43" [clefia.c:124]   --->   Operation 31 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 32 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_41" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln124_39 = xor i8 %rk_load_17, i8 %p_read_5" [clefia.c:124]   --->   Operation 34 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %rk_load_18, i8 %p_read_4" [clefia.c:124]   --->   Operation 35 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_39" [clefia.c:152]   --->   Operation 36 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 37 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 38 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_40" [clefia.c:153]   --->   Operation 39 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 40 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 41 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %p_read83" [clefia.c:124]   --->   Operation 42 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %rk_load_16, i8 %p_read_6" [clefia.c:124]   --->   Operation 43 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 44 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 45 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 46 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_38" [clefia.c:151]   --->   Operation 47 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 48 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 49 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 50 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 51 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [clefia.c:131]   --->   Operation 52 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%xor_ln132_52 = xor i8 %z_17, i8 14" [clefia.c:132]   --->   Operation 53 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_52 = select i1 %tmp_116, i8 %xor_ln132_52, i8 %z_17" [clefia.c:131]   --->   Operation 54 'select' 'select_ln131_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln134_52 = trunc i8 %select_ln131_52" [clefia.c:134]   --->   Operation 55 'trunc' 'trunc_ln134_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7" [clefia.c:134]   --->   Operation 56 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_117" [clefia.c:134]   --->   Operation 57 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6" [clefia.c:131]   --->   Operation 58 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%xor_ln132_53 = xor i8 %x_assign_23, i8 14" [clefia.c:132]   --->   Operation 59 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_53 = select i1 %tmp_118, i8 %xor_ln132_53, i8 %x_assign_23" [clefia.c:131]   --->   Operation 60 'select' 'select_ln131_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln134_53 = trunc i8 %select_ln131_53" [clefia.c:134]   --->   Operation 61 'trunc' 'trunc_ln134_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7" [clefia.c:134]   --->   Operation 62 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_119" [clefia.c:134]   --->   Operation 63 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [clefia.c:131]   --->   Operation 64 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%xor_ln132_54 = xor i8 %z_18, i8 14" [clefia.c:132]   --->   Operation 65 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_54 = select i1 %tmp_120, i8 %xor_ln132_54, i8 %z_18" [clefia.c:131]   --->   Operation 66 'select' 'select_ln131_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln134_54 = trunc i8 %select_ln131_54" [clefia.c:134]   --->   Operation 67 'trunc' 'trunc_ln134_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7" [clefia.c:134]   --->   Operation 68 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_121" [clefia.c:134]   --->   Operation 69 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6" [clefia.c:131]   --->   Operation 70 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%xor_ln132_55 = xor i8 %x_assign_24, i8 14" [clefia.c:132]   --->   Operation 71 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_55 = select i1 %tmp_122, i8 %xor_ln132_55, i8 %x_assign_24" [clefia.c:131]   --->   Operation 72 'select' 'select_ln131_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln134_55 = trunc i8 %select_ln131_55" [clefia.c:134]   --->   Operation 73 'trunc' 'trunc_ln134_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7" [clefia.c:134]   --->   Operation 74 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_123" [clefia.c:134]   --->   Operation 75 'bitconcatenate' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln124_115 = xor i8 %or_ln134_s, i8 %or_ln134_3" [clefia.c:124]   --->   Operation 76 'xor' 'xor_ln124_115' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 77 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 78 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [clefia.c:131]   --->   Operation 79 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_16, i8 14" [clefia.c:132]   --->   Operation 80 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16" [clefia.c:131]   --->   Operation 81 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 82 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 83 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_115" [clefia.c:134]   --->   Operation 84 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%xor_ln132_56 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_56 = select i1 %tmp_124, i8 %xor_ln132_56, i8 %z" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_56 = trunc i8 %select_ln131_56" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_125" [clefia.c:134]   --->   Operation 90 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 6" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%xor_ln132_57 = xor i8 %x_assign_25, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_57 = select i1 %tmp_126, i8 %xor_ln132_57, i8 %x_assign_25" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_57 = trunc i8 %select_ln131_57" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_127" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%xor_ln132_58 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_58 = select i1 %tmp_128, i8 %xor_ln132_58, i8 %x_assign_s" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_58 = trunc i8 %select_ln131_58" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_129" [clefia.c:134]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_113 = xor i8 %x_assign_s, i8 %p_read_3" [clefia.c:124]   --->   Operation 103 'xor' 'xor_ln124_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_114 = xor i8 %xor_ln124_113, i8 %z" [clefia.c:124]   --->   Operation 104 'xor' 'xor_ln124_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_116 = xor i8 %xor_ln124_115, i8 %x_assign_24" [clefia.c:124]   --->   Operation 105 'xor' 'xor_ln124_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_117 = xor i8 %xor_ln124_116, i8 %xor_ln124_114" [clefia.c:124]   --->   Operation 106 'xor' 'xor_ln124_117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_118 = xor i8 %x_assign_25, i8 %x_assign_23" [clefia.c:124]   --->   Operation 107 'xor' 'xor_ln124_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_119 = xor i8 %xor_ln124_118, i8 %z_16" [clefia.c:124]   --->   Operation 108 'xor' 'xor_ln124_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_120 = xor i8 %xor_ln124_115, i8 %p_read_2" [clefia.c:124]   --->   Operation 109 'xor' 'xor_ln124_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_121 = xor i8 %xor_ln124_120, i8 %xor_ln124_119" [clefia.c:124]   --->   Operation 110 'xor' 'xor_ln124_121' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_122 = xor i8 %x_assign_s, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 111 'xor' 'xor_ln124_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_123 = xor i8 %xor_ln124_122, i8 %z_17" [clefia.c:124]   --->   Operation 112 'xor' 'xor_ln124_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_124 = xor i8 %x_assign_24, i8 %p_read_1" [clefia.c:124]   --->   Operation 113 'xor' 'xor_ln124_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_125 = xor i8 %xor_ln124_124, i8 %or_ln" [clefia.c:124]   --->   Operation 114 'xor' 'xor_ln124_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_126 = xor i8 %xor_ln124_125, i8 %xor_ln124_123" [clefia.c:124]   --->   Operation 115 'xor' 'xor_ln124_126' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_127 = xor i8 %x_assign_25, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 116 'xor' 'xor_ln124_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_128 = xor i8 %xor_ln124_127, i8 %z_18" [clefia.c:124]   --->   Operation 117 'xor' 'xor_ln124_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_129 = xor i8 %or_ln, i8 %p_read" [clefia.c:124]   --->   Operation 118 'xor' 'xor_ln124_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_130 = xor i8 %xor_ln124_129, i8 %x_assign_23" [clefia.c:124]   --->   Operation 119 'xor' 'xor_ln124_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_131 = xor i8 %xor_ln124_130, i8 %xor_ln124_128" [clefia.c:124]   --->   Operation 120 'xor' 'xor_ln124_131' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %p_read83" [clefia.c:163]   --->   Operation 121 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %p_read_6" [clefia.c:163]   --->   Operation 122 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %p_read_5" [clefia.c:163]   --->   Operation 123 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %p_read_4" [clefia.c:163]   --->   Operation 124 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_117" [clefia.c:163]   --->   Operation 125 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_121" [clefia.c:163]   --->   Operation 126 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_126" [clefia.c:163]   --->   Operation 127 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_131" [clefia.c:163]   --->   Operation 128 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln163 = ret i64 %mrv_7" [clefia.c:163]   --->   Operation 129 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	wire read operation ('rk_offset_read') on port 'rk_offset' [13]  (0 ns)
	'add' operation ('add_ln124_64', clefia.c:124) [29]  (1.87 ns)
	'getelementptr' operation ('b', clefia.c:124) [31]  (0 ns)
	'load' operation ('rk_load_17', clefia.c:124) on array 'rk' [37]  (3.25 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln124', clefia.c:124) [24]  (1.87 ns)
	'getelementptr' operation ('b', clefia.c:124) [26]  (0 ns)
	'load' operation ('rk_load_16', clefia.c:124) on array 'rk' [32]  (3.25 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_39', clefia.c:124) [38]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_2', clefia.c:152) [48]  (0 ns)
	'load' operation ('z', clefia.c:152) on array 'clefia_s0' [49]  (3.25 ns)

 <State 4>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152) on array 'clefia_s0' [49]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [61]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [67]  (1.25 ns)
	'xor' operation ('xor_ln124_115', clefia.c:124) [103]  (0.99 ns)

 <State 5>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150) on array 'clefia_s0' [43]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [85]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [91]  (1.25 ns)
	'xor' operation ('xor_ln124_122', clefia.c:124) [110]  (0 ns)
	'xor' operation ('xor_ln124_123', clefia.c:124) [111]  (0 ns)
	'xor' operation ('xor_ln124_126', clefia.c:124) [114]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
