// Seed: 1137247374
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  assign id_3#(
      .id_3(1),
      .id_2(1'd0 & id_3 < id_2)
  ) = id_1;
  logic id_4;
  logic id_5;
  logic id_7 = id_4;
  assign id_6[1] = 1'b0;
  logic id_8;
  type_13(
      id_7, 1'b0, id_3
  );
endmodule
