0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem0.v,1713700087,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem1.v,1713700087,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem2.v,1713700087,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_master_gmem3.v,1713700087,systemVerilog,,,,AESL_axi_master_gmem3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/AESL_axi_slave_control.v,1713700087,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/csv_file_dump.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dataflow_monitor.sv,1713700087,systemVerilog,C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dump_file_agent.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/csv_file_dump.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/sample_agent.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/sample_manager.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD.autotb.v,1713700087,systemVerilog,,,C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/fifo_para.vh,apatb_dec_MIMD_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD.v,1713700064,systemVerilog,,,,dec_MIMD,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_control_s_axi.v,1713700065,systemVerilog,,,,dec_MIMD_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_data_a_RAM_AUTO_1R1W.v,1713700064,systemVerilog,,,,dec_MIMD_data_a_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_data_result_RAM_AUTO_1R1W.v,1713700064,systemVerilog,,,,dec_MIMD_data_result_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_106_4.v,1713700064,systemVerilog,,,,dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_106_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_35_1.v,1713700064,systemVerilog,,,,dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_35_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_45_2.v,1713700064,systemVerilog,,,,dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_45_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_99_3.v,1713700063,systemVerilog,,,,dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_99_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_flow_control_loop_pipe_sequential_init.v,1713700064,systemVerilog,,,,dec_MIMD_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem0_m_axi.v,1713700064,systemVerilog,,,,dec_MIMD_gmem0_m_axi;dec_MIMD_gmem0_m_axi_burst_converter;dec_MIMD_gmem0_m_axi_fifo;dec_MIMD_gmem0_m_axi_load;dec_MIMD_gmem0_m_axi_mem;dec_MIMD_gmem0_m_axi_read;dec_MIMD_gmem0_m_axi_reg_slice;dec_MIMD_gmem0_m_axi_srl;dec_MIMD_gmem0_m_axi_store;dec_MIMD_gmem0_m_axi_throttle;dec_MIMD_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem1_m_axi.v,1713700064,systemVerilog,,,,dec_MIMD_gmem1_m_axi;dec_MIMD_gmem1_m_axi_burst_converter;dec_MIMD_gmem1_m_axi_fifo;dec_MIMD_gmem1_m_axi_load;dec_MIMD_gmem1_m_axi_mem;dec_MIMD_gmem1_m_axi_read;dec_MIMD_gmem1_m_axi_reg_slice;dec_MIMD_gmem1_m_axi_srl;dec_MIMD_gmem1_m_axi_store;dec_MIMD_gmem1_m_axi_throttle;dec_MIMD_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem2_m_axi.v,1713700064,systemVerilog,,,,dec_MIMD_gmem2_m_axi;dec_MIMD_gmem2_m_axi_burst_converter;dec_MIMD_gmem2_m_axi_fifo;dec_MIMD_gmem2_m_axi_load;dec_MIMD_gmem2_m_axi_mem;dec_MIMD_gmem2_m_axi_read;dec_MIMD_gmem2_m_axi_reg_slice;dec_MIMD_gmem2_m_axi_srl;dec_MIMD_gmem2_m_axi_store;dec_MIMD_gmem2_m_axi_throttle;dec_MIMD_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_gmem3_m_axi.v,1713700064,systemVerilog,,,,dec_MIMD_gmem3_m_axi;dec_MIMD_gmem3_m_axi_burst_converter;dec_MIMD_gmem3_m_axi_fifo;dec_MIMD_gmem3_m_axi_load;dec_MIMD_gmem3_m_axi_mem;dec_MIMD_gmem3_m_axi_read;dec_MIMD_gmem3_m_axi_reg_slice;dec_MIMD_gmem3_m_axi_srl;dec_MIMD_gmem3_m_axi_store;dec_MIMD_gmem3_m_axi_throttle;dec_MIMD_gmem3_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_mul_32s_32s_32_2_1.v,1713700064,systemVerilog,,,,dec_MIMD_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dec_MIMD_sdiv_32ns_32ns_32_36_1.v,1713700064,systemVerilog,,,,dec_MIMD_sdiv_32ns_32ns_32_36_1;dec_MIMD_sdiv_32ns_32ns_32_36_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/dump_file_agent.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/fifo_para.vh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/loop_sample_agent.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/nodf_module_interface.svh,1713700087,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/nodf_module_monitor.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/sample_agent.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/sample_manager.svh,1713700087,verilog,,,,,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/upc_loop_interface.svh,1713700087,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD/dec_MIMD/solution1/sim/verilog/upc_loop_monitor.svh,1713700087,verilog,,,,,,,,,,,,
