# horrible bit-banged beaglebone driver to control synth r1 boards
# ported over from energia program, synth_test.ino..

import time
import pdb
import Adafruit_BBIO.GPIO as GPIO
from bbone_spi_bitbang import bitbang_spi
import numpy as np

BIT0 = (1 << 0)
BIT1 = (1 << 1)
BIT2 = (1 << 2)
BIT3 = (1 << 3)
BIT4 = (1 << 4)
BIT5 = (1 << 5)
BIT6 = (1 << 6)
BIT7 = (1 << 7)
BIT8 = (1 << 8)
BIT9 = (1 << 9)
BIT10 = (1 << 10)
BIT11 = (1 << 11)
BIT12 = (1 << 12)
BIT13 = (1 << 13)
BIT14 = (1 << 14)
BIT15 = (1 << 15)
BIT16 = (1 << 16)
BIT17 = (1 << 17)
BIT18 = (1 << 18)
BIT19 = (1 << 19)
BIT20 = (1 << 20)
BIT21 = (1 << 21)
BIT22 = (1 << 22)
BIT23 = (1 << 23)

REG0_LD_EN 	= BIT13
REG0_FCAL_EN 	= BIT3
REG0_RESET 	= BIT1
REG0_MUXOUT_SEL = BIT2
REG46_MASH_ORDER_2 = 2
REG46_MASH_EN 	= BIT5
REG46_OUTA_PD 	= BIT6
REG46_OUTB_PD 	= BIT7

REG30_VCO_2X_EN = BIT0

REG38_PLL_N 	= 1
REG39_PFD_DLY_2 = BIT9

REG36_CHDIV_DISTB_EN = BIT11
REG36_CHDIV_DISTA_EN = BIT10
REG36_CHDIV_SEG_SEL_1 = BIT4
REG36_CHDIV_SEG_SEL_12 = BIT5
REG36_CHDIV_SEG_SEL_123 = BIT6
REG36_CHDIV_SEG3 = 0

REG35_CHDIV_SEG2 = 9
REG35_CHDIV_SEG3_EN = BIT8
REG35_CHDIV_SEG2_EN = BIT7
REG35_CHDIV_SEG1 = 2 
REG35_CHDIV_SEG1_EN = BIT1

REG34_CHDIV_EN = BIT5

REG48_OUTB_MUX_VCO = BIT0
REG48_OUTB_MUX_DIV = 0

REG10_MULT = 7
REG11_PLL_R = 4
REG12_PLL_R_PRE = 0
REG47_OUTB_POW = 0
REG46_OUTA_POW = 8

REG47_OUTA_MUX_DIV = 0
REG47_OUTA_MUX_VCO = BIT11


REG31_VCO_DISTA_PD = BIT9
REG31_VCO_DISTB_PD = BIT10
REG31_CHDIV_DIST_PD = BIT7


LMX_REG_DEFAULTS = [0x0210, 0x0808, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x20b2, \
		    0x1000, 0x0082, 0x1058, 0x0008, 0x7000, 0x0000, 0x0000, 0x0000, \
		    0x0000, 0x0000, 0x0000, 0x0965, 0x0000, 0x0000, 0x0000, 0x8842, \
		    0x0509, 0x0000, 0x0000, 0x0000, 0x2924, 0x0084, 0x0034, 0x0001, \
		    0x4210, 0x4210, 0xc3d0, 0x0019, 0x0000, 0x4000, 0x0000, 0x8004, \
		    0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x00c0, \
		    0x03fc, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, \
		    0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x00af] 

LMX_REG_DEFAULTS[46] |= REG46_MASH_ORDER_2 | REG46_MASH_EN

MIN_N = 16
FRAC_DENOM = 200000
PFD = 100e6
F_VCO_MIN = 3.55e9
F_VCO_MAX = 7.1e9
PRE_N = 2
ATT_STEP = .5

CHANNELA = 0
CHANNELB = 1

# TODO: break this out into a better format..
N_DIV_RATIOS = 11
div_ratios = [2, 4, 8, 12, 16, 24, 48, 96, 128]
div1_options = [0, 0, 0, 0, 0, 0, 0,  0,  0]
div2_options = [0, 1, 2, 4, 8, 4, 4,  8,  8]
div3_options = [0, 0, 0, 0, 0, 1, 2,  4,  8]



SYNTHA_PINS = { \
	'filta' : 'P9_42', \
	'filtb' : 'P8_39', \
	'filtc' : 'P8_33', \
	'lmx_pow_en' : 'P9_41', \
	'lmx_clk' : 'P9_31', \
	'lmx_ce' : 'P9_28', \
	'lmx_data' : 'P9_29', \
	'lmx_le' : 'P9_30', \
	'lmx_lock' : 'P8_13', \
	'ref_scl' : 'P9_19', \
	'ref_sda' : 'P9_20', \
	'ref_oe' : 'P9_26', \
	'att_1' : 'P9_24', \
	'att_2' : 'P9_22', \
	'att_3' : 'P9_18', \
	'att_4' : 'P9_16', \
	'att_5' : 'P9_14', \
	'att_6' : 'P9_12', \
	'rf_sw' : 'P8_19', \
	'power_det' : 'P9_40'}
	
SYNTHB_PINS = {
	'filta' : 'P9_11', \
	'filtb' : 'P9_13', \
	'filtc' : 'P9_15', \
	'lmx_pow_en' : 'P9_17', \
	'lmx_clk' : 'P9_31', \
	'lmx_ce' : 'P9_23', \
	'lmx_data' : 'P9_29', \
	'lmx_le' : 'P9_25', \
	'lmx_lock' : 'P9_27', \
	'ref_scl' : 'P9_19', \
	'ref_sda' : 'P9_20', \
	'ref_oe' : 'P9_21', \
	'att_1' : 'P8_18', \
	'att_2' : 'P8_16', \
	'att_3' : 'P8_14', \
	'att_4' : 'P8_12', \
	'att_5' : 'P8_10', \
	'att_6' : 'P8_8', \
	'rf_sw' : 'P8_31', \
	'power_det' : 'P9_39'}

RF_SW_LOWFREQ = GPIO.LOW
RF_SW_HIGHFREQ = GPIO.HIGH

# cutoff frequency of paths through filter bank, in Hz
FILTER_BANK_CUTOFFS = [6.0e9, 4.4e9, 3.4e9, 2.25e9, 1.45e9, 1.0e9, 0.63e9, 0.0]
FILTER_BANK_SIZE = 8

class synth_r1:
    def __init__(self, pins, enable_ref_clk = True):
        self.pins = pins

        self.io_init()

        self.set_attenuator(31)

        if enable_ref_clk:
            self.clk_init()
        
        self.lmx_init()

        self.current_channel = None
        self.current_freq = None
        self.channel_power = 0 

    def clk_init(self):
        GPIO.output(self.pins['ref_oe'], GPIO.HIGH)

    def io_init(self):
        # configure spi pins
        self.spi = bitbang_spi(self.pins['lmx_le'], self.pins['lmx_data'], self.pins['lmx_lock'], self.pins['lmx_clk'])
        
        # configure gpio pins
        GPIO.setup(self.pins['filta'], GPIO.OUT)
        GPIO.setup(self.pins['filtb'], GPIO.OUT)
        GPIO.setup(self.pins['filtc'], GPIO.OUT)

        GPIO.setup(self.pins['lmx_pow_en'], GPIO.OUT)
        GPIO.setup(self.pins['lmx_ce'], GPIO.OUT)
        
        GPIO.setup(self.pins['ref_oe'], GPIO.OUT)
        GPIO.output(self.pins['ref_oe'], GPIO.LOW)

        GPIO.setup(self.pins['att_1'], GPIO.OUT)
        GPIO.setup(self.pins['att_2'], GPIO.OUT)
        GPIO.setup(self.pins['att_3'], GPIO.OUT)
        GPIO.setup(self.pins['att_4'], GPIO.OUT)
        GPIO.setup(self.pins['att_5'], GPIO.OUT)
        GPIO.setup(self.pins['att_6'], GPIO.OUT)

        GPIO.setup(self.pins['rf_sw'], GPIO.OUT)
    
        # TODO: setup i2c

        # set sane initial pin values

    def lmx_init(self):
        GPIO.output(self.pins['lmx_pow_en'], GPIO.HIGH)
        GPIO.output(self.pins['lmx_ce'], GPIO.HIGH)

        time.sleep(.1)

        self._set_reg(0, REG0_RESET)
        self._set_reg(46, REG46_MASH_ORDER_2 | REG46_MASH_EN | REG46_OUTB_PD | (0 << REG46_OUTA_POW))
        self._set_reg(31, REG31_VCO_DISTB_PD)
        self._set_reg(12, 0x7001)
        self._set_reg(11, 0x0018)
        self._set_reg(10, 0x10d8) 
        self._set_reg(40, (FRAC_DENOM >> 16) & 0xffff)
        self._set_reg(41, FRAC_DENOM & 0xffff)
        self._set_reg(0, REG0_LD_EN | REG0_FCAL_EN | REG0_MUXOUT_SEL)

        time.sleep(.1)
    
    def set_power(self, power):
        self.channel_power = power

        if self.current_channel == CHANNELA:
            self._set_reg(46, REG46_OUTB_PD | (0x3F & power) << REG46_OUTA_POW)
        else:
            self._set_reg(47, (0x3F & power) << REG47_OUTB_POW)
            self._set_reg(46, REG46_OUTA_PD)



    def _calc_n(self, f, n_step, div):
        # TODO verify floating point stuff..
        return int(f / (n_step / div))
    
    def _calc_frac(self, f, n, n_step, frac_step, div):
        return int((f - n * (n_step / div)) / (frac_step / div))


    
    # set attenuator in dB
    def set_attenuator(self, att):
        att_bits = int(att / ATT_STEP)

        GPIO.output(self.pins['att_1'], att_bits & BIT5)
        GPIO.output(self.pins['att_2'], att_bits & BIT4)
        GPIO.output(self.pins['att_3'], att_bits & BIT3)
        GPIO.output(self.pins['att_4'], att_bits & BIT2)
        GPIO.output(self.pins['att_5'], att_bits & BIT1)
        GPIO.output(self.pins['att_6'], att_bits & BIT0)
        
        self.current_att = att_bits * .5
        print('setting attenuator to bank to index {}'.format(att_bits)) 

    # set filter bank from frequency
    def set_filter_bank(self, freq):
        fidx = 6

        if freq > F_VCO_MAX:
            GPIO.output(self.pins['rf_sw'], RF_SW_HIGHFREQ)
            self.current_channel = CHANNELB
        else:
            GPIO.output(self.pins['rf_sw'], RF_SW_LOWFREQ)
            self.current_channel = CHANNELA

            for (i, fc) in enumerate(FILTER_BANK_CUTOFFS):
                if(freq > fc):
                    fidx = np.mod(i - 1, FILTER_BANK_SIZE)
                    break
        print('setting filter bank to index {}'.format(fidx)) 
        
        # bypass filter bank for synth b, pin P9_15 is busted on my beaglebone..
        if self.pins['filtc'] == SYNTHB_PINS['filtc']:
            GPIO.output(self.pins['filta'], GPIO.HIGH)
            GPIO.output(self.pins['filtb'], GPIO.HIGH)
            GPIO.output(self.pins['filtc'], GPIO.HIGH)
        else:
            GPIO.output(self.pins['filta'], fidx & BIT0)
            GPIO.output(self.pins['filtb'], fidx & BIT1)
            GPIO.output(self.pins['filtc'], fidx & BIT2)

        self.current_filter = fidx 

    # set synth frequency
    def set_freq(self, freq):
        self.current_freq = freq

        n_step = PFD * PRE_N
        frac_step = n_step / FRAC_DENOM
        n = MIN_N

        frac = 0
        div1 = 1
        div2 = 1
        div3 = 1

        if freq < F_VCO_MIN:
            for div_i in range(N_DIV_RATIOS):
                if freq > F_VCO_MIN / div_ratios[div_i]:
                    div1 = div1_options[div_i]
                    div2 = div2_options[div_i]
                    div3 = div3_options[div_i]
                    break

            n = self._calc_n(freq, n_step, div_ratios[div_i])
            frac = self._calc_frac(freq, n, n_step, frac_step, div_ratios[div_i])

            reg35 = REG35_CHDIV_SEG1_EN
            reg36 = REG36_CHDIV_DISTA_EN
        

            if div3 != 0:
              reg35 |= REG35_CHDIV_SEG2_EN | REG35_CHDIV_SEG3_EN
              reg35 |= div2_options[div_i] << REG35_CHDIV_SEG2
              reg35 |= div1_options[div_i] << REG35_CHDIV_SEG1

              reg36 |= div3_options[div_i] << REG36_CHDIV_SEG3
              reg36 |= REG36_CHDIV_SEG_SEL_123

            elif div2 != 0:
              reg35 |= REG35_CHDIV_SEG2_EN
              reg35 |= div2_options[div_i] << REG35_CHDIV_SEG2
              reg35 |= div1_options[div_i] << REG35_CHDIV_SEG1
              reg36 |= REG36_CHDIV_SEG_SEL_12

            else:
              reg35 |= 0
              reg36 |= REG36_CHDIV_SEG_SEL_1

            self._set_reg(30, 0)
            self._set_reg(31, REG31_VCO_DISTB_PD)
            self._set_reg(34, REG34_CHDIV_EN)
            self._set_reg(35, reg35)
            self._set_reg(36, reg36)
            self._set_reg(48, REG48_OUTB_MUX_DIV)
            self._set_reg(47, REG47_OUTA_MUX_DIV)

        elif freq > F_VCO_MAX:
            n = self._calc_n(freq/2, n_step, 1)
            frac = self._calc_frac(freq/2, n, n_step, frac_step, 1)

            # enable vco doubler
            self._set_reg(30, REG30_VCO_2X_EN)

            # disable output dividers
            self._set_reg(34, 0)
            self._set_reg(35, 0)
            self._set_reg(36, 0)
            self._set_reg(47, REG47_OUTA_MUX_VCO)
            self._set_reg(48, REG48_OUTB_MUX_VCO)

            # enable channel b, bypass filter bank, disable a buffer
            self._set_reg(31, REG31_CHDIV_DIST_PD)

        else:
            n = self._calc_n(freq, n_step, 1)
            frac = self._calc_frac(freq, n, n_step, frac_step, 1)

            # disable vco doubler
            self._set_reg(30, 0)

            # disable output dividers
            self._set_reg(34, 0)
            self._set_reg(35, 0)
            self._set_reg(36, 0)
            self._set_reg(47, REG47_OUTA_MUX_VCO)
            self._set_reg(48, REG48_OUTB_MUX_VCO)

            # enable channel b, bypass filter bank, disable a buffer
            self._set_reg(31, REG31_CHDIV_DIST_PD)



        # load new n and frac registers 
        self._set_reg(38, (n << REG38_PLL_N))
        self._set_reg(44, (frac >> 16) & 0xFFFF)
        self._set_reg(45, frac & 0xFFFF)
        
        # recalibrate VCO
        self._set_reg(0, REG0_LD_EN | REG0_FCAL_EN | REG0_MUXOUT_SEL)
        
        # update filter bank
        self.set_filter_bank(freq) 

        # update output channel..
        self.set_power(self.channel_power)

        # wait for pll lock
        while not GPIO.input(self.pins['lmx_le']):
            print('waiting..')

    def _set_reg(self, reg, d):
        d = d | LMX_REG_DEFAULTS[reg]

        payload = reg << 16
        payload |= (d & 0xffff)
        self.spi.transfer(payload, bits = 24)

    def _read_reg(self, reg):
        payload = (reg << 16) + (1 << 23)
        return self.spi.transfer(payload, bits = 24)

if __name__ == '__main__':
    syntha = synth_r1(SYNTHA_PINS)
    #synthb = synth_r1(SYNTHB_PINS)

    time.sleep(.1)
    syntha.set_power(0)
    #synthb.set_power(20)

    syntha.set_attenuator(30)
    #synthb.set_attenuator(0)

    tstart = time.time()
    #synthb.set_freq(3.0e9)
    syntha.set_freq(2.045e9)

    tstop = time.time()
    print("time: " + str(tstop - tstart))
    pdb.set_trace()
