0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/not_GATE/not_GATE.sim/sim_1/synth/timing/st_not_time_synth.v,1491607955,verilog,,,,glbl;not_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/not_GATE/not_GATE.srcs/sim_1/new/st_not.vhd,1491352236,vhdl,,,,st_not,,,,,,,,
