-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=72,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5592,HLS_SYN_LUT=7804,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv44_13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_fu_675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal arr_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_700 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal arr_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done : STD_LOGIC;
    signal trunc_ln17_1_reg_1851 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln2_reg_1857 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul16_reg_1871 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_26_fu_760_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_26_reg_1893 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal empty_27_fu_776_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_27_reg_1907 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_28_fu_780_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_28_reg_1912 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln50_fu_784_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln50_reg_1917 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln50_1_fu_788_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln50_1_reg_1922 : STD_LOGIC_VECTOR (30 downto 0);
    signal arr_addr_reg_1927 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal arr_1_addr_reg_1932 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_575_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul157_reg_1949 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_6_fu_805_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln40_6_reg_1957 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln40_fu_822_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_reg_1966 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_addr_1_reg_1971 : STD_LOGIC_VECTOR (2 downto 0);
    signal arr_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_load_4_reg_1976 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_load_4_reg_1981 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_addr_2_reg_1986 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul244_fu_681_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul244_reg_2009 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul316_fu_686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul316_reg_2015 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal add_ln40_1_fu_994_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_1_reg_2026 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_2_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_2_reg_2031 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_3_fu_1008_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_3_reg_2036 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_4_fu_1015_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_4_reg_2041 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_5_fu_1022_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_5_reg_2046 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_fu_1029_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_reg_2051 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_2_fu_1041_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_2_reg_2056 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln50_2_fu_1047_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln50_2_reg_2061 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln50_3_fu_1051_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln50_3_reg_2066 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul202_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul202_reg_2074 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul211_fu_600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul211_reg_2079 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul221_fu_605_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul221_reg_2084 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_fu_610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_reg_2089 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul237_fu_615_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul237_reg_2094 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul246_fu_620_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul246_reg_2099 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul254_fu_625_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul254_reg_2104 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul262_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul262_reg_2109 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul3_fu_1112_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul3_reg_2114 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul4_fu_1126_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul4_reg_2119 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul290_fu_635_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul290_reg_2124 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul299_fu_640_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul299_reg_2129 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul5_fu_1135_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul5_reg_2134 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul318_fu_645_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul318_reg_2139 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul325_fu_650_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul325_reg_2144 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul6_fu_1148_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul6_reg_2149 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul344_fu_655_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul344_reg_2154 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul353_fu_660_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul353_reg_2159 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul360_fu_665_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul360_reg_2164 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul369_fu_670_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul369_reg_2169 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln50_4_fu_1181_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln50_4_reg_2174 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln50_4_fu_1185_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_4_reg_2179 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln113_10_fu_1196_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_10_reg_2187 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_fu_1221_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_reg_2201 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal lshr_ln113_6_reg_2207 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln113_13_reg_2212 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_2_fu_1444_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_2_reg_2217 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln115_2_fu_1450_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln115_2_reg_2223 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln116_fu_1456_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln116_reg_2228 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln117_fu_1462_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln117_reg_2233 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln118_fu_1468_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln118_reg_2238 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln119_fu_1474_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln119_reg_2243 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_17_reg_2248 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal add_ln120_fu_1580_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln120_reg_2253 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln121_fu_1585_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln121_reg_2258 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln122_fu_1596_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln122_reg_2263 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_reg_2268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal out1_w_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal out1_w_ce0 : STD_LOGIC;
    signal out1_w_we0 : STD_LOGIC;
    signal out1_w_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal out1_w_ce1 : STD_LOGIC;
    signal out1_w_we1 : STD_LOGIC;
    signal out1_w_d1 : STD_LOGIC_VECTOR (26 downto 0);
    signal arr_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal arr_ce0 : STD_LOGIC;
    signal arr_we0 : STD_LOGIC;
    signal arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal arr_ce1 : STD_LOGIC;
    signal arr_we1 : STD_LOGIC;
    signal arr_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal arr_1_ce0 : STD_LOGIC;
    signal arr_1_we0 : STD_LOGIC;
    signal arr_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal arr_1_ce1 : STD_LOGIC;
    signal arr_1_we1 : STD_LOGIC;
    signal arr_1_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1 : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0 : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal sext_ln17_fu_726_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln126_fu_1715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_1_fu_1615_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln114_1_fu_1652_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln115_1_fu_1680_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln116_fu_1687_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln117_fu_1691_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln118_fu_1695_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln119_fu_1699_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln120_fu_1703_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln121_fu_1707_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln122_fu_1711_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_539_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_7_fu_810_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln40_8_fu_852_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_2_fu_543_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_2_fu_543_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_9_fu_868_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_3_fu_547_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_3_fu_547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_10_fu_889_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_4_fu_551_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_4_fu_551_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_11_fu_906_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_5_fu_555_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_5_fu_555_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2723744_fu_559_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul219_cast_fu_1106_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul2723744_fu_559_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2823642_fu_563_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul244_cast_fu_1121_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul2823642_fu_563_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3093540_fu_567_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3093540_fu_567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3353438_fu_571_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3353438_fu_571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_575_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv46_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_575_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv153_fu_797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln50_1_fu_937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_1_fu_579_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_1_fu_579_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_2_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_2_fu_583_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_2_fu_583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_5_fu_919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_3_fu_587_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_3_fu_587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_4_fu_591_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_4_fu_591_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_3_fu_882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul202_fu_595_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul202_fu_595_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul211_fu_600_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul211_fu_600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul221_fu_605_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv220_fu_1063_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul221_fu_605_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_1_fu_847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_fu_610_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul229_fu_610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul237_fu_615_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv236_fu_1085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul237_fu_615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul246_fu_620_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul246_fu_620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul254_fu_625_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul254_fu_625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul262_fu_630_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv261_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul262_fu_630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul290_fu_635_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul290_fu_635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul299_fu_640_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul299_fu_640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul318_fu_645_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul318_fu_645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul325_fu_650_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul325_fu_650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul344_fu_655_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul344_fu_655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul353_fu_660_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul353_fu_660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul360_fu_665_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul360_fu_665_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul369_fu_670_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul369_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_675_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_675_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul244_fu_681_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul316_fu_686_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln113_fu_691_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln113_fu_691_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_27_fu_776_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_28_fu_780_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln50_fu_784_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln50_1_fu_788_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv153_fu_797_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_7_fu_810_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln1_fu_814_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_fu_833_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_fu_837_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_fu_837_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_1_fu_847_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_8_fu_852_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_2_fu_864_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_9_fu_868_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_2_fu_543_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_3_fu_547_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_4_fu_551_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_5_fu_555_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln50_1_fu_954_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_1_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_2_fu_964_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_2_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_3_fu_974_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_3_fu_974_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_4_fu_984_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_4_fu_984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln40_1_fu_856_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_2_fu_874_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_3_fu_894_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_4_fu_911_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_5_fu_929_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_2_fu_583_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_1_fu_579_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_3_fu_587_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_1_fu_1035_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_4_fu_591_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv206_fu_1059_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_29_fu_1070_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_30_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_31_fu_1095_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2723744_fu_559_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul2823642_fu_563_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul3093540_fu_567_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul3353438_fu_571_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal empty_32_fu_1157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_33_fu_1167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_3_fu_1177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1_fu_1225_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_2_fu_1235_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_fu_1253_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_1_fu_1259_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_3_fu_1269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_1_fu_1287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_2_fu_1293_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_4_fu_1303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_2_fu_1321_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_3_fu_1327_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_5_fu_1337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_3_fu_1355_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_4_fu_1361_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_6_fu_1371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_4_fu_1389_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_5_fu_1395_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_7_fu_1405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_5_fu_1419_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln113_1_fu_1249_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_2_fu_1239_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_5_fu_1277_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_3_fu_1273_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_7_fu_1311_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_4_fu_1307_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_9_fu_1345_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_6_fu_1341_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_s_fu_1379_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_8_fu_1375_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_11_fu_1409_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln113_8_fu_1494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_6_fu_1501_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_7_fu_1507_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln113_9_fu_1517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_7_fu_1535_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln113_8_fu_1541_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln113_10_fu_1551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln113_8_fu_1565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln113_12_fu_1497_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln113_15_fu_1525_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_14_fu_1521_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln113_16_fu_1555_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln122_1_fu_1591_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln50_5_fu_1479_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln113_fu_691_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln113_18_fu_1606_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln113_9_fu_1610_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln114_fu_1620_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln114_fu_1623_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_s_fu_1629_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln114_3_fu_1643_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln114_1_fu_1647_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln114_2_fu_1639_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln115_fu_1657_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln115_fu_1660_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln115_2_fu_1677_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln115_1_fu_1674_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal mul211_fu_600_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul211_fu_600_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul229_fu_610_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul246_fu_620_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul318_fu_645_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul318_fu_645_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul344_fu_655_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul353_fu_660_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul369_fu_670_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln113_fu_691_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln40_5_fu_555_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln50_1_fu_579_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_2_fu_583_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_3_fu_587_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_3_fu_587_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln50_4_fu_591_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_ce0 : OUT STD_LOGIC;
        arr_we0 : OUT STD_LOGIC;
        arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_1_ce0 : OUT STD_LOGIC;
        arr_1_we0 : OUT STD_LOGIC;
        arr_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln17 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg1_r_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_out_ap_vld : OUT STD_LOGIC;
        arg1_r_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_out_ap_vld : OUT STD_LOGIC;
        arg1_r_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_out_ap_vld : OUT STD_LOGIC;
        arg1_r_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_out_ap_vld : OUT STD_LOGIC;
        arg1_r_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_out_ap_vld : OUT STD_LOGIC;
        arg1_r_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_out_ap_vld : OUT STD_LOGIC;
        arg1_r_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_out_ap_vld : OUT STD_LOGIC;
        arg1_r_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_out_ap_vld : OUT STD_LOGIC;
        arg1_r_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_out_ap_vld : OUT STD_LOGIC;
        arg1_r_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_1_ce0 : OUT STD_LOGIC;
        arr_1_we0 : OUT STD_LOGIC;
        arr_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_1_ce1 : OUT STD_LOGIC;
        arr_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_ce0 : OUT STD_LOGIC;
        arr_we0 : OUT STD_LOGIC;
        arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        arr_ce1 : OUT STD_LOGIC;
        arr_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17 : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln30_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln40 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_1_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_load_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_7 : IN STD_LOGIC_VECTOR (30 downto 0);
        tmp_10 : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_7_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_5_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_4_reload : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mul157 : IN STD_LOGIC_VECTOR (63 downto 0);
        add180_116_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add180_116_out_ap_vld : OUT STD_LOGIC;
        add151_115_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add151_115_out_ap_vld : OUT STD_LOGIC;
        add131_114_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add131_114_out_ap_vld : OUT STD_LOGIC;
        add118_113_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add118_113_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln40_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln40_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln40_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        add118_113_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln40_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_ln40_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul202 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul211 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul254 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul262 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul3 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul246 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul318 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul325 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul6 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul5 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul353 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul360 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul369 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul344 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul4 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul290 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul299 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul229 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul237 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul221 : IN STD_LOGIC_VECTOR (63 downto 0);
        add371_129_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add371_129_out_ap_vld : OUT STD_LOGIC;
        add239_127_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add239_127_out_ap_vld : OUT STD_LOGIC;
        add301_125_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add301_125_out_ap_vld : OUT STD_LOGIC;
        add21323_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add21323_out_ap_vld : OUT STD_LOGIC;
        add33720_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add33720_out_ap_vld : OUT STD_LOGIC;
        add27418_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add27418_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln126 : IN STD_LOGIC_VECTOR (61 downto 0);
        out1_w_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out1_w_ce0 : OUT STD_LOGIC;
        out1_w_q0 : IN STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_7ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_39ns_6ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component fiat_25519_carry_square_arr_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fiat_25519_carry_square_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    out1_w_U : component fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 27,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out1_w_address0,
        ce0 => out1_w_ce0,
        we0 => out1_w_we0,
        d0 => out1_w_d0,
        q0 => out1_w_q0,
        address1 => out1_w_address1,
        ce1 => out1_w_ce1,
        we1 => out1_w_we1,
        d1 => out1_w_d1);

    arr_U : component fiat_25519_carry_square_arr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => arr_address0,
        ce0 => arr_ce0,
        we0 => arr_we0,
        d0 => arr_d0,
        q0 => arr_q0,
        address1 => arr_address1,
        ce1 => arr_ce1,
        we1 => arr_we1,
        d1 => arr_d1,
        q1 => arr_q1);

    arr_1_U : component fiat_25519_carry_square_arr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => arr_1_address0,
        ce0 => arr_1_ce0,
        we0 => arr_1_we0,
        d0 => arr_1_d0,
        q0 => arr_1_q0,
        address1 => arr_1_address1,
        ce1 => arr_1_ce1,
        we1 => arr_1_we1,
        d1 => arr_1_d1,
        q1 => arr_1_q1);

    grp_fiat_25519_carry_square_Pipeline_1_fu_430 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready,
        arr_address0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0,
        arr_ce0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0,
        arr_we0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0,
        arr_d0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0,
        arr_1_address0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0,
        arr_1_ce0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0,
        arr_1_we0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0,
        arr_1_d0 => grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln17 => trunc_ln17_1_reg_1851,
        arg1_r_9_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out,
        arg1_r_9_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out_ap_vld,
        arg1_r_8_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out,
        arg1_r_8_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out_ap_vld,
        arg1_r_7_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out,
        arg1_r_7_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out_ap_vld,
        arg1_r_6_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out,
        arg1_r_6_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out_ap_vld,
        arg1_r_5_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out,
        arg1_r_5_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out_ap_vld,
        arg1_r_4_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out,
        arg1_r_4_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out_ap_vld,
        arg1_r_3_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out,
        arg1_r_3_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out_ap_vld,
        arg1_r_2_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out,
        arg1_r_2_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out_ap_vld,
        arg1_r_1_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out,
        arg1_r_1_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out_ap_vld,
        arg1_r_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out,
        arg1_r_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready,
        arr_1_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0,
        arr_1_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0,
        arr_1_we0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0,
        arr_1_d0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0,
        arr_1_address1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1,
        arr_1_ce1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1,
        arr_1_q1 => arr_1_q1,
        arr_address0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0,
        arr_ce0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0,
        arr_we0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0,
        arr_d0 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0,
        arr_address1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1,
        arr_ce1 => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1,
        arr_q1 => arr_q1,
        arg1_r_2_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out,
        arg1_r_3_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out,
        arg1_r_4_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out,
        arg1_r_5_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out,
        arg1_r_6_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out,
        arg1_r_7_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out,
        arg1_r_8_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out,
        conv17 => mul16_reg_1871,
        arg1_r_1_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out,
        zext_ln30_1 => mul16_reg_1871);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready,
        add_ln40 => add_ln40_reg_1966,
        arr_load_5 => arr_load_4_reg_1981,
        arr_1_load_5 => arr_1_load_4_reg_1976,
        arr_load_4 => reg_700,
        arg1_r_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out,
        arg1_r_2_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out,
        tmp_7 => trunc_ln50_reg_1917,
        tmp_10 => trunc_ln50_1_reg_1922,
        arg1_r_7_cast => empty_28_reg_1912,
        arg1_r_5_cast => empty_27_reg_1907,
        arg1_r_4_reload => empty_26_reg_1893,
        arg1_r_3_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out,
        arg1_r_1_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out,
        mul157 => mul157_reg_1949,
        add180_116_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out,
        add180_116_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out_ap_vld,
        add151_115_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out,
        add151_115_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out_ap_vld,
        add131_114_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out,
        add131_114_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out_ap_vld,
        add118_113_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out,
        add118_113_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready,
        add_ln40_1 => add_ln40_1_reg_2026,
        add_ln40_2 => add_ln40_2_reg_2031,
        add_ln40_4 => add_ln40_4_reg_2041,
        add118_113_reload => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add118_113_out,
        add_ln40_5 => add_ln40_5_reg_2046,
        add_ln40_3 => add_ln40_3_reg_2036,
        mul202 => mul202_reg_2074,
        mul211 => mul211_reg_2079,
        mul254 => mul254_reg_2104,
        mul262 => mul262_reg_2109,
        mul3 => mul3_reg_2114,
        mul246 => mul246_reg_2099,
        mul318 => mul318_reg_2139,
        mul325 => mul325_reg_2144,
        mul6 => mul6_reg_2149,
        mul5 => mul5_reg_2134,
        mul353 => mul353_reg_2159,
        mul360 => mul360_reg_2164,
        mul369 => mul369_reg_2169,
        mul344 => mul344_reg_2154,
        mul4 => mul4_reg_2119,
        mul290 => mul290_reg_2124,
        mul299 => mul299_reg_2129,
        mul229 => mul229_reg_2089,
        mul237 => mul237_reg_2094,
        mul221 => mul221_reg_2084,
        add371_129_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out,
        add371_129_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out_ap_vld,
        add239_127_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out,
        add239_127_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out_ap_vld,
        add301_125_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out,
        add301_125_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out_ap_vld,
        add21323_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out,
        add21323_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out_ap_vld,
        add33720_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out,
        add33720_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out_ap_vld,
        add27418_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out,
        add27418_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out_ap_vld,
        p_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out,
        p_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln126 => trunc_ln2_reg_1857,
        out1_w_address0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0,
        out1_w_ce0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0,
        out1_w_q0 => out1_w_q0);

    control_s_axi_U : component fiat_25519_carry_square_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out1 => out1,
        arg1 => arg1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component fiat_25519_carry_square_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WDATA,
        I_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);

    mul_32ns_32ns_63_1_1_U103 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => grp_fu_539_p0,
        din1 => grp_fu_539_p1,
        dout => grp_fu_539_p2);

    mul_32ns_32ns_63_1_1_U104 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_2_fu_543_p0,
        din1 => mul_ln40_2_fu_543_p1,
        dout => mul_ln40_2_fu_543_p2);

    mul_32ns_32ns_63_1_1_U105 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_3_fu_547_p0,
        din1 => mul_ln40_3_fu_547_p1,
        dout => mul_ln40_3_fu_547_p2);

    mul_32ns_32ns_63_1_1_U106 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_4_fu_551_p0,
        din1 => mul_ln40_4_fu_551_p1,
        dout => mul_ln40_4_fu_551_p2);

    mul_32ns_32ns_63_1_1_U107 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_5_fu_555_p0,
        din1 => mul_ln40_5_fu_555_p1,
        dout => mul_ln40_5_fu_555_p2);

    mul_32ns_32ns_63_1_1_U108 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul2723744_fu_559_p0,
        din1 => mul2723744_fu_559_p1,
        dout => mul2723744_fu_559_p2);

    mul_32ns_32ns_63_1_1_U109 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul2823642_fu_563_p0,
        din1 => mul2823642_fu_563_p1,
        dout => mul2823642_fu_563_p2);

    mul_32ns_32ns_63_1_1_U110 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul3093540_fu_567_p0,
        din1 => mul3093540_fu_567_p1,
        dout => mul3093540_fu_567_p2);

    mul_32ns_32ns_63_1_1_U111 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul3353438_fu_571_p0,
        din1 => mul3353438_fu_571_p1,
        dout => mul3353438_fu_571_p2);

    mul_32ns_32ns_64_1_1_U112 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_575_p0,
        din1 => grp_fu_575_p1,
        dout => grp_fu_575_p2);

    mul_32ns_32ns_64_1_1_U113 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln50_1_fu_579_p0,
        din1 => mul_ln50_1_fu_579_p1,
        dout => mul_ln50_1_fu_579_p2);

    mul_32ns_32ns_64_1_1_U114 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln50_2_fu_583_p0,
        din1 => mul_ln50_2_fu_583_p1,
        dout => mul_ln50_2_fu_583_p2);

    mul_32ns_32ns_64_1_1_U115 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln50_3_fu_587_p0,
        din1 => mul_ln50_3_fu_587_p1,
        dout => mul_ln50_3_fu_587_p2);

    mul_32ns_32ns_64_1_1_U116 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln50_4_fu_591_p0,
        din1 => mul_ln50_4_fu_591_p1,
        dout => mul_ln50_4_fu_591_p2);

    mul_32ns_32ns_64_1_1_U117 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul202_fu_595_p0,
        din1 => mul202_fu_595_p1,
        dout => mul202_fu_595_p2);

    mul_32ns_32ns_64_1_1_U118 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul211_fu_600_p0,
        din1 => mul211_fu_600_p1,
        dout => mul211_fu_600_p2);

    mul_32ns_32ns_64_1_1_U119 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul221_fu_605_p0,
        din1 => mul221_fu_605_p1,
        dout => mul221_fu_605_p2);

    mul_32ns_32ns_64_1_1_U120 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul229_fu_610_p0,
        din1 => mul229_fu_610_p1,
        dout => mul229_fu_610_p2);

    mul_32ns_32ns_64_1_1_U121 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul237_fu_615_p0,
        din1 => mul237_fu_615_p1,
        dout => mul237_fu_615_p2);

    mul_32ns_32ns_64_1_1_U122 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul246_fu_620_p0,
        din1 => mul246_fu_620_p1,
        dout => mul246_fu_620_p2);

    mul_32ns_32ns_64_1_1_U123 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul254_fu_625_p0,
        din1 => mul254_fu_625_p1,
        dout => mul254_fu_625_p2);

    mul_32ns_32ns_64_1_1_U124 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul262_fu_630_p0,
        din1 => mul262_fu_630_p1,
        dout => mul262_fu_630_p2);

    mul_32ns_32ns_64_1_1_U125 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul290_fu_635_p0,
        din1 => mul290_fu_635_p1,
        dout => mul290_fu_635_p2);

    mul_32ns_32ns_64_1_1_U126 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul299_fu_640_p0,
        din1 => mul299_fu_640_p1,
        dout => mul299_fu_640_p2);

    mul_32ns_32ns_64_1_1_U127 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul318_fu_645_p0,
        din1 => mul318_fu_645_p1,
        dout => mul318_fu_645_p2);

    mul_32ns_32ns_64_1_1_U128 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul325_fu_650_p0,
        din1 => mul325_fu_650_p1,
        dout => mul325_fu_650_p2);

    mul_32ns_32ns_64_1_1_U129 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul344_fu_655_p0,
        din1 => mul344_fu_655_p1,
        dout => mul344_fu_655_p2);

    mul_32ns_32ns_64_1_1_U130 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul353_fu_660_p0,
        din1 => mul353_fu_660_p1,
        dout => mul353_fu_660_p2);

    mul_32ns_32ns_64_1_1_U131 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul360_fu_665_p0,
        din1 => mul360_fu_665_p1,
        dout => mul360_fu_665_p2);

    mul_32ns_32ns_64_1_1_U132 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul369_fu_670_p0,
        din1 => mul369_fu_670_p1,
        dout => mul369_fu_670_p2);

    mul_32s_7ns_32_1_1_U133 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_675_p0,
        din1 => grp_fu_675_p1,
        dout => grp_fu_675_p2);

    mul_32s_6ns_32_1_1_U134 : component fiat_25519_carry_square_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out,
        din1 => mul244_fu_681_p1,
        dout => mul244_fu_681_p2);

    mul_32s_7ns_32_1_1_U135 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out,
        din1 => mul316_fu_686_p1,
        dout => mul316_fu_686_p2);

    mul_39ns_6ns_44_1_1_U136 : component fiat_25519_carry_square_mul_39ns_6ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 6,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln113_fu_691_p0,
        din1 => mul_ln113_fu_691_p1,
        dout => mul_ln113_fu_691_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1))) then 
                reg_700 <= arr_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                reg_700 <= arr_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln114_2_reg_2217 <= add_ln114_2_fu_1444_p2;
                add_ln115_2_reg_2223 <= add_ln115_2_fu_1450_p2;
                add_ln116_reg_2228 <= add_ln116_fu_1456_p2;
                add_ln117_reg_2233 <= add_ln117_fu_1462_p2;
                add_ln118_reg_2238 <= add_ln118_fu_1468_p2;
                add_ln119_reg_2243 <= add_ln119_fu_1474_p2;
                lshr_ln113_6_reg_2207 <= add_ln113_5_fu_1419_p2(63 downto 26);
                trunc_ln113_13_reg_2212 <= add_ln113_5_fu_1419_p2(50 downto 26);
                trunc_ln113_reg_2201 <= trunc_ln113_fu_1221_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                add_ln120_reg_2253 <= add_ln120_fu_1580_p2;
                add_ln121_reg_2258 <= add_ln121_fu_1585_p2;
                add_ln122_reg_2263 <= add_ln122_fu_1596_p2;
                trunc_ln113_17_reg_2248 <= add_ln113_8_fu_1565_p2(63 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln40_1_reg_2026 <= add_ln40_1_fu_994_p2;
                add_ln40_2_reg_2031 <= add_ln40_2_fu_1001_p2;
                add_ln40_3_reg_2036 <= add_ln40_3_fu_1008_p2;
                add_ln40_4_reg_2041 <= add_ln40_4_fu_1015_p2;
                add_ln40_5_reg_2046 <= add_ln40_5_fu_1022_p2;
                add_ln50_2_reg_2056 <= add_ln50_2_fu_1041_p2;
                add_ln50_reg_2051 <= add_ln50_fu_1029_p2;
                mul202_reg_2074 <= mul202_fu_595_p2;
                mul211_reg_2079 <= mul211_fu_600_p2;
                mul221_reg_2084 <= mul221_fu_605_p2;
                mul229_reg_2089 <= mul229_fu_610_p2;
                mul237_reg_2094 <= mul237_fu_615_p2;
                mul246_reg_2099 <= mul246_fu_620_p2;
                mul254_reg_2104 <= mul254_fu_625_p2;
                mul262_reg_2109 <= mul262_fu_630_p2;
                mul290_reg_2124 <= mul290_fu_635_p2;
                mul299_reg_2129 <= mul299_fu_640_p2;
                mul318_reg_2139 <= mul318_fu_645_p2;
                mul325_reg_2144 <= mul325_fu_650_p2;
                mul344_reg_2154 <= mul344_fu_655_p2;
                mul353_reg_2159 <= mul353_fu_660_p2;
                mul360_reg_2164 <= mul360_fu_665_p2;
                mul369_reg_2169 <= mul369_fu_670_p2;
                    mul3_reg_2114(63 downto 1) <= mul3_fu_1112_p3(63 downto 1);
                    mul4_reg_2119(63 downto 1) <= mul4_fu_1126_p3(63 downto 1);
                    mul5_reg_2134(63 downto 1) <= mul5_fu_1135_p3(63 downto 1);
                    mul6_reg_2149(63 downto 1) <= mul6_fu_1148_p3(63 downto 1);
                trunc_ln50_2_reg_2061 <= trunc_ln50_2_fu_1047_p1;
                trunc_ln50_3_reg_2066 <= trunc_ln50_3_fu_1051_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln40_reg_1966 <= add_ln40_fu_822_p2;
                arr_1_load_4_reg_1976 <= arr_1_q0;
                arr_load_4_reg_1981 <= arr_q0;
                    zext_ln40_6_reg_1957(31 downto 0) <= zext_ln40_6_fu_805_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                add_ln50_4_reg_2179 <= add_ln50_4_fu_1185_p2;
                trunc_ln113_10_reg_2187 <= trunc_ln113_10_fu_1196_p1;
                trunc_ln50_4_reg_2174 <= trunc_ln50_4_fu_1181_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                empty_26_reg_1893 <= empty_26_fu_760_p1;
                empty_27_reg_1907 <= empty_27_fu_776_p1;
                empty_28_reg_1912 <= empty_28_fu_780_p1;
                trunc_ln50_1_reg_1922 <= trunc_ln50_1_fu_788_p1;
                trunc_ln50_reg_1917 <= trunc_ln50_fu_784_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                mul157_reg_1949 <= grp_fu_575_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                mul16_reg_1871 <= grp_fu_675_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                mul244_reg_2009 <= mul244_fu_681_p2;
                mul316_reg_2015 <= mul316_fu_686_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state14))) then
                reg_696 <= grp_fu_675_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_reg_2268 <= add_ln115_fu_1660_p2(25 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln17_1_reg_1851 <= arg1(63 downto 2);
                trunc_ln2_reg_1857 <= out1(63 downto 2);
            end if;
        end if;
    end process;
    zext_ln40_6_reg_1957(62 downto 32) <= "0000000000000000000000000000000";
    mul3_reg_2114(0) <= '0';
    mul4_reg_2119(0) <= '0';
    mul5_reg_2134(0) <= '0';
    mul6_reg_2149(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state14, ap_CS_fsm_state17, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done, ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_0 = ap_block_state11_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln113_1_fu_1287_p2 <= std_logic_vector(unsigned(zext_ln113_3_fu_1269_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out));
    add_ln113_2_fu_1321_p2 <= std_logic_vector(unsigned(zext_ln113_4_fu_1303_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out));
    add_ln113_3_fu_1355_p2 <= std_logic_vector(unsigned(zext_ln113_5_fu_1337_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out));
    add_ln113_4_fu_1389_p2 <= std_logic_vector(unsigned(zext_ln113_6_fu_1371_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out));
    add_ln113_5_fu_1419_p2 <= std_logic_vector(unsigned(zext_ln113_7_fu_1405_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out));
    add_ln113_6_fu_1501_p2 <= std_logic_vector(unsigned(zext_ln113_8_fu_1494_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out));
    add_ln113_7_fu_1535_p2 <= std_logic_vector(unsigned(zext_ln113_9_fu_1517_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out));
    add_ln113_8_fu_1565_p2 <= std_logic_vector(unsigned(zext_ln113_10_fu_1551_p1) + unsigned(add_ln50_4_reg_2179));
    add_ln113_9_fu_1610_p2 <= std_logic_vector(unsigned(trunc_ln113_18_fu_1606_p1) + unsigned(trunc_ln113_reg_2201));
    add_ln113_fu_1253_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out) + unsigned(zext_ln113_2_fu_1235_p1));
    add_ln114_1_fu_1647_p2 <= std_logic_vector(unsigned(zext_ln114_3_fu_1643_p1) + unsigned(add_ln114_2_reg_2217));
    add_ln114_2_fu_1444_p2 <= std_logic_vector(unsigned(trunc_ln113_1_fu_1249_p1) + unsigned(trunc_ln113_2_fu_1239_p4));
    add_ln114_fu_1623_p2 <= std_logic_vector(unsigned(mul_ln113_fu_691_p2) + unsigned(zext_ln114_fu_1620_p1));
    add_ln115_1_fu_1680_p2 <= std_logic_vector(unsigned(zext_ln115_2_fu_1677_p1) + unsigned(zext_ln115_1_fu_1674_p1));
    add_ln115_2_fu_1450_p2 <= std_logic_vector(unsigned(trunc_ln113_5_fu_1277_p4) + unsigned(trunc_ln113_3_fu_1273_p1));
    add_ln115_fu_1660_p2 <= std_logic_vector(unsigned(zext_ln114_2_fu_1639_p1) + unsigned(zext_ln115_fu_1657_p1));
    add_ln116_fu_1456_p2 <= std_logic_vector(unsigned(trunc_ln113_7_fu_1311_p4) + unsigned(trunc_ln113_4_fu_1307_p1));
    add_ln117_fu_1462_p2 <= std_logic_vector(unsigned(trunc_ln113_9_fu_1345_p4) + unsigned(trunc_ln113_6_fu_1341_p1));
    add_ln118_fu_1468_p2 <= std_logic_vector(unsigned(trunc_ln113_s_fu_1379_p4) + unsigned(trunc_ln113_8_fu_1375_p1));
    add_ln119_fu_1474_p2 <= std_logic_vector(unsigned(trunc_ln113_11_fu_1409_p4) + unsigned(trunc_ln113_10_reg_2187));
    add_ln120_fu_1580_p2 <= std_logic_vector(unsigned(trunc_ln113_13_reg_2212) + unsigned(trunc_ln113_12_fu_1497_p1));
    add_ln121_fu_1585_p2 <= std_logic_vector(unsigned(trunc_ln113_15_fu_1525_p4) + unsigned(trunc_ln113_14_fu_1521_p1));
    add_ln122_1_fu_1591_p2 <= std_logic_vector(unsigned(trunc_ln50_4_reg_2174) + unsigned(trunc_ln113_16_fu_1555_p4));
    add_ln122_fu_1596_p2 <= std_logic_vector(unsigned(add_ln122_1_fu_1591_p2) + unsigned(add_ln50_5_fu_1479_p2));
    add_ln40_1_fu_994_p2 <= std_logic_vector(unsigned(reg_700) + unsigned(shl_ln40_1_fu_856_p3));
    add_ln40_2_fu_1001_p2 <= std_logic_vector(unsigned(arr_1_q1) + unsigned(shl_ln40_2_fu_874_p3));
    add_ln40_3_fu_1008_p2 <= std_logic_vector(unsigned(arr_q0) + unsigned(shl_ln40_3_fu_894_p3));
    add_ln40_4_fu_1015_p2 <= std_logic_vector(unsigned(arr_1_q0) + unsigned(shl_ln40_4_fu_911_p3));
    add_ln40_5_fu_1022_p2 <= std_logic_vector(unsigned(arr_q1) + unsigned(shl_ln40_5_fu_929_p3));
    add_ln40_fu_822_p2 <= std_logic_vector(unsigned(arr_1_q1) + unsigned(shl_ln1_fu_814_p3));
    add_ln50_1_fu_1035_p2 <= std_logic_vector(unsigned(mul_ln50_3_fu_587_p2) + unsigned(grp_fu_575_p2));
    add_ln50_2_fu_1041_p2 <= std_logic_vector(unsigned(add_ln50_1_fu_1035_p2) + unsigned(mul_ln50_4_fu_591_p2));
    add_ln50_3_fu_1177_p2 <= std_logic_vector(unsigned(add_ln50_2_reg_2056) + unsigned(add_ln50_reg_2051));
    add_ln50_4_fu_1185_p2 <= std_logic_vector(unsigned(arr_1_q0) + unsigned(add_ln50_3_fu_1177_p2));
    add_ln50_5_fu_1479_p2 <= std_logic_vector(unsigned(trunc_ln50_3_reg_2066) + unsigned(trunc_ln50_2_reg_2061));
    add_ln50_fu_1029_p2 <= std_logic_vector(unsigned(mul_ln50_2_fu_583_p2) + unsigned(mul_ln50_1_fu_579_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(mem_AWREADY)
    begin
        if ((mem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state11_on_subcall_done_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done = ap_const_logic_0) or (grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state33, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    arr_1_addr_2_reg_1986 <= ap_const_lv64_2(3 - 1 downto 0);
    arr_1_addr_reg_1932 <= ap_const_lv64_0(3 - 1 downto 0);

    arr_1_address0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state15, arr_1_addr_reg_1932, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_1_address0 <= arr_1_addr_reg_1932;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_1_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            arr_1_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            arr_1_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_1_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_1_address0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_address0;
        else 
            arr_1_address0 <= "XXX";
        end if; 
    end process;


    arr_1_address1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state15, arr_1_addr_2_reg_1986, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arr_1_address1 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_1_address1 <= arr_1_addr_2_reg_1986;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_1_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            arr_1_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_1_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_address1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_address1;
        else 
            arr_1_address1 <= "XXX";
        end if; 
    end process;


    arr_1_ce0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1)))) then 
            arr_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_1_ce0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_ce0;
        else 
            arr_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_1_ce1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1)))) then 
            arr_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_ce1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_ce1;
        else 
            arr_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    arr_1_d0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_1_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_1_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_1_d0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_d0;
        else 
            arr_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_1_d1_assign_proc : process(ap_CS_fsm_state19, add_ln50_4_fu_1185_p2, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            arr_1_d1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_1_d1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_1_d1 <= add_ln50_4_fu_1185_p2;
        else 
            arr_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_1_we0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            arr_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_1_we0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_1_we0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_1_we0;
        else 
            arr_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_1_we1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            arr_1_we1 <= ap_const_logic_1;
        else 
            arr_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_addr_1_reg_1971 <= ap_const_lv64_2(3 - 1 downto 0);
    arr_addr_reg_1927 <= ap_const_lv64_0(3 - 1 downto 0);

    arr_address0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state16, ap_CS_fsm_state15, arr_addr_1_reg_1971, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_address0 <= arr_addr_1_reg_1971;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            arr_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            arr_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_address0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_address0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_address0;
        else 
            arr_address0 <= "XXX";
        end if; 
    end process;


    arr_address1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, arr_addr_reg_1927, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_address1 <= arr_addr_reg_1927;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_address1 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            arr_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            arr_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_address1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_address1;
        else 
            arr_address1 <= "XXX";
        end if; 
    end process;


    arr_ce0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1)))) then 
            arr_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_ce0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_ce0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_ce0;
        else 
            arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_ce1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_done = ap_const_logic_1)))) then 
            arr_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_ce1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_ce1;
        else 
            arr_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    arr_d0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_d0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_d0;
        else 
            arr_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_d1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            arr_d1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add21323_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            arr_d1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            arr_d1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out;
        else 
            arr_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    arr_we0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            arr_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            arr_we0 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_arr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            arr_we0 <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_arr_we0;
        else 
            arr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_we1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            arr_we1 <= ap_const_logic_1;
        else 
            arr_we1 <= ap_const_logic_0;
        end if; 
    end process;

    conv153_fu_797_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
    conv153_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv153_fu_797_p0),64));
    conv206_fu_1059_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;
    conv220_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_696),64));
    conv236_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_30_fu_1080_p2),64));
    conv261_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_31_fu_1095_p2),64));
    conv46_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_696),64));
    empty_26_fu_760_p1 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out(31 - 1 downto 0);
    empty_27_fu_776_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;
    empty_27_fu_776_p1 <= empty_27_fu_776_p0(31 - 1 downto 0);
    empty_28_fu_780_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
    empty_28_fu_780_p1 <= empty_28_fu_780_p0(31 - 1 downto 0);
    empty_29_fu_1070_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_30_fu_1080_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_31_fu_1095_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_32_fu_1157_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    empty_33_fu_1167_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start <= grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg;

    grp_fu_539_p0_assign_proc : process(ap_CS_fsm_state16, zext_ln40_6_fu_805_p1, zext_ln40_6_reg_1957, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_539_p0 <= zext_ln40_6_reg_1957(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_539_p0 <= zext_ln40_6_fu_805_p1(32 - 1 downto 0);
        else 
            grp_fu_539_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_539_p1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18, zext_ln40_7_fu_810_p1, zext_ln40_8_fu_852_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_539_p1 <= zext_ln40_8_fu_852_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_539_p1 <= zext_ln40_7_fu_810_p1(32 - 1 downto 0);
        else 
            grp_fu_539_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_575_p0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state18, conv46_fu_792_p1, zext_ln50_fu_842_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_575_p0 <= zext_ln50_fu_842_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_575_p0 <= conv46_fu_792_p1(32 - 1 downto 0);
        else 
            grp_fu_575_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_575_p1_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state18, conv153_fu_797_p1, zext_ln50_1_fu_937_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_575_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_575_p1 <= conv153_fu_797_p1(32 - 1 downto 0);
        else 
            grp_fu_575_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_675_p0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state12, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_675_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_675_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_675_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;
        else 
            grp_fu_675_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_675_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_675_p1 <= ap_const_lv32_13(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_675_p1 <= ap_const_lv32_26(7 - 1 downto 0);
        else 
            grp_fu_675_p1 <= "XXXXXXX";
        end if; 
    end process;

    lshr_ln113_1_fu_1259_p4 <= add_ln113_fu_1253_p2(63 downto 25);
    lshr_ln113_2_fu_1293_p4 <= add_ln113_1_fu_1287_p2(63 downto 26);
    lshr_ln113_3_fu_1327_p4 <= add_ln113_2_fu_1321_p2(63 downto 25);
    lshr_ln113_4_fu_1361_p4 <= add_ln113_3_fu_1355_p2(63 downto 26);
    lshr_ln113_5_fu_1395_p4 <= add_ln113_4_fu_1389_p2(63 downto 25);
    lshr_ln113_7_fu_1507_p4 <= add_ln113_6_fu_1501_p2(63 downto 25);
    lshr_ln113_8_fu_1541_p4 <= add_ln113_7_fu_1535_p2(63 downto 26);
    lshr_ln1_fu_1225_p4 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out(63 downto 26);

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln17_fu_726_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= sext_ln17_fu_726_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state26, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state27, ap_CS_fsm_state28, sext_ln126_fu_1715_p1)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWADDR <= sext_ln126_fu_1715_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state26, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state26, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_AWVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state33, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_BREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID, ap_CS_fsm_state27, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            mem_WVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    mul202_fu_595_p0 <= zext_ln40_3_fu_882_p1(32 - 1 downto 0);
    mul202_fu_595_p1 <= zext_ln40_3_fu_882_p1(32 - 1 downto 0);
    mul211_fu_600_p0 <= mul211_fu_600_p00(32 - 1 downto 0);
    mul211_fu_600_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul16_reg_1871),64));
    mul211_fu_600_p1 <= mul211_fu_600_p10(32 - 1 downto 0);
    mul211_fu_600_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv206_fu_1059_p0),64));
    mul219_cast_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_696),63));
    mul221_fu_605_p0 <= conv220_fu_1063_p1(32 - 1 downto 0);
    mul221_fu_605_p1 <= zext_ln40_1_fu_847_p1(32 - 1 downto 0);
    mul229_fu_610_p0 <= mul229_fu_610_p00(32 - 1 downto 0);
    mul229_fu_610_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_29_fu_1070_p2),64));
    mul229_fu_610_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul237_fu_615_p0 <= conv236_fu_1085_p1(32 - 1 downto 0);
    mul237_fu_615_p1 <= zext_ln50_2_fu_947_p1(32 - 1 downto 0);
    mul244_cast_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul244_reg_2009),63));
    mul244_fu_681_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul246_fu_620_p0 <= mul246_fu_620_p00(32 - 1 downto 0);
    mul246_fu_620_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul244_reg_2009),64));
    mul246_fu_620_p1 <= zext_ln40_1_fu_847_p1(32 - 1 downto 0);
    mul254_fu_625_p0 <= conv236_fu_1085_p1(32 - 1 downto 0);
    mul254_fu_625_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul262_fu_630_p0 <= conv261_fu_1100_p1(32 - 1 downto 0);
    mul262_fu_630_p1 <= zext_ln50_2_fu_947_p1(32 - 1 downto 0);
    mul2723744_fu_559_p0 <= mul219_cast_fu_1106_p1(32 - 1 downto 0);
    mul2723744_fu_559_p1 <= zext_ln40_9_fu_868_p1(32 - 1 downto 0);
    mul2823642_fu_563_p0 <= mul244_cast_fu_1121_p1(32 - 1 downto 0);
    mul2823642_fu_563_p1 <= zext_ln40_9_fu_868_p1(32 - 1 downto 0);
    mul290_fu_635_p0 <= conv261_fu_1100_p1(32 - 1 downto 0);
    mul290_fu_635_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul299_fu_640_p0 <= conv220_fu_1063_p1(32 - 1 downto 0);
    mul299_fu_640_p1 <= zext_ln40_3_fu_882_p1(32 - 1 downto 0);
    mul3093540_fu_567_p0 <= mul244_cast_fu_1121_p1(32 - 1 downto 0);
    mul3093540_fu_567_p1 <= zext_ln40_10_fu_889_p1(32 - 1 downto 0);
    mul316_fu_686_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul318_fu_645_p0 <= mul318_fu_645_p00(32 - 1 downto 0);
    mul318_fu_645_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul316_reg_2015),64));
    mul318_fu_645_p1 <= mul318_fu_645_p10(32 - 1 downto 0);
    mul318_fu_645_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_2_fu_864_p0),64));
    mul325_fu_650_p0 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul325_fu_650_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul3353438_fu_571_p0 <= mul219_cast_fu_1106_p1(32 - 1 downto 0);
    mul3353438_fu_571_p1 <= zext_ln40_11_fu_906_p1(32 - 1 downto 0);
    mul344_fu_655_p0 <= mul344_fu_655_p00(32 - 1 downto 0);
    mul344_fu_655_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_32_fu_1157_p2),64));
    mul344_fu_655_p1 <= zext_ln50_1_fu_937_p1(32 - 1 downto 0);
    mul353_fu_660_p0 <= mul353_fu_660_p00(32 - 1 downto 0);
    mul353_fu_660_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_33_fu_1167_p2),64));
    mul353_fu_660_p1 <= zext_ln50_2_fu_947_p1(32 - 1 downto 0);
    mul360_fu_665_p0 <= zext_ln40_5_fu_919_p1(32 - 1 downto 0);
    mul360_fu_665_p1 <= zext_ln40_5_fu_919_p1(32 - 1 downto 0);
    mul369_fu_670_p0 <= conv220_fu_1063_p1(32 - 1 downto 0);
    mul369_fu_670_p1 <= mul369_fu_670_p10(32 - 1 downto 0);
    mul369_fu_670_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_fu_833_p0),64));
    mul3_fu_1112_p3 <= (mul2723744_fu_559_p2 & ap_const_lv1_0);
    mul4_fu_1126_p3 <= (mul2823642_fu_563_p2 & ap_const_lv1_0);
    mul5_fu_1135_p3 <= (mul3093540_fu_567_p2 & ap_const_lv1_0);
    mul6_fu_1148_p3 <= (mul3353438_fu_571_p2 & ap_const_lv1_0);
    mul_ln113_fu_691_p0 <= mul_ln113_fu_691_p00(39 - 1 downto 0);
    mul_ln113_fu_691_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln113_17_reg_2248),44));
    mul_ln113_fu_691_p1 <= ap_const_lv44_13(6 - 1 downto 0);
    mul_ln40_2_fu_543_p0 <= zext_ln40_6_reg_1957(32 - 1 downto 0);
    mul_ln40_2_fu_543_p1 <= zext_ln40_9_fu_868_p1(32 - 1 downto 0);
    mul_ln40_3_fu_547_p0 <= zext_ln40_6_reg_1957(32 - 1 downto 0);
    mul_ln40_3_fu_547_p1 <= zext_ln40_10_fu_889_p1(32 - 1 downto 0);
    mul_ln40_4_fu_551_p0 <= zext_ln40_6_reg_1957(32 - 1 downto 0);
    mul_ln40_4_fu_551_p1 <= zext_ln40_11_fu_906_p1(32 - 1 downto 0);
    mul_ln40_5_fu_555_p0 <= zext_ln40_6_reg_1957(32 - 1 downto 0);
    mul_ln40_5_fu_555_p1 <= mul_ln40_5_fu_555_p10(32 - 1 downto 0);
    mul_ln40_5_fu_555_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),63));
    mul_ln50_1_fu_579_p0 <= mul_ln50_1_fu_579_p00(32 - 1 downto 0);
    mul_ln50_1_fu_579_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_1_fu_954_p2),64));
    mul_ln50_1_fu_579_p1 <= zext_ln50_2_fu_947_p1(32 - 1 downto 0);
    mul_ln50_2_fu_583_p0 <= mul_ln50_2_fu_583_p00(32 - 1 downto 0);
    mul_ln50_2_fu_583_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_2_fu_964_p2),64));
    mul_ln50_2_fu_583_p1 <= zext_ln40_5_fu_919_p1(32 - 1 downto 0);
    mul_ln50_3_fu_587_p0 <= mul_ln50_3_fu_587_p00(32 - 1 downto 0);
    mul_ln50_3_fu_587_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_3_fu_974_p2),64));
    mul_ln50_3_fu_587_p1 <= mul_ln50_3_fu_587_p10(32 - 1 downto 0);
    mul_ln50_3_fu_587_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),64));
    mul_ln50_4_fu_591_p0 <= mul_ln50_4_fu_591_p00(32 - 1 downto 0);
    mul_ln50_4_fu_591_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_4_fu_984_p2),64));
    mul_ln50_4_fu_591_p1 <= zext_ln40_3_fu_882_p1(32 - 1 downto 0);

    out1_w_address0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0, ap_CS_fsm_state28, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            out1_w_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out1_w_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out1_w_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out1_w_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            out1_w_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            out1_w_address0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_address0;
        else 
            out1_w_address0 <= "XXXX";
        end if; 
    end process;


    out1_w_address1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            out1_w_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out1_w_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out1_w_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out1_w_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            out1_w_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            out1_w_address1 <= "XXXX";
        end if; 
    end process;


    out1_w_ce0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0, mem_AWREADY, ap_CS_fsm_state28, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            out1_w_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            out1_w_ce0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_out1_w_ce0;
        else 
            out1_w_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_ce1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, mem_AWREADY, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            out1_w_ce1 <= ap_const_logic_1;
        else 
            out1_w_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_d0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, zext_ln114_1_fu_1652_p1, zext_ln116_fu_1687_p1, zext_ln118_fu_1695_p1, zext_ln120_fu_1703_p1, zext_ln122_fu_1711_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            out1_w_d0 <= zext_ln122_fu_1711_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out1_w_d0 <= zext_ln120_fu_1703_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out1_w_d0 <= zext_ln118_fu_1695_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out1_w_d0 <= zext_ln116_fu_1687_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            out1_w_d0 <= zext_ln114_1_fu_1652_p1;
        else 
            out1_w_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out1_w_d1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, zext_ln113_1_fu_1615_p1, add_ln115_1_fu_1680_p2, zext_ln117_fu_1691_p1, zext_ln119_fu_1699_p1, zext_ln121_fu_1707_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            out1_w_d1 <= zext_ln121_fu_1707_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out1_w_d1 <= zext_ln119_fu_1699_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out1_w_d1 <= zext_ln117_fu_1691_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out1_w_d1 <= add_ln115_1_fu_1680_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            out1_w_d1 <= zext_ln113_1_fu_1615_p1;
        else 
            out1_w_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out1_w_we0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, mem_AWREADY, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            out1_w_we0 <= ap_const_logic_1;
        else 
            out1_w_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_w_we1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state22, mem_AWREADY, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            out1_w_we1 <= ap_const_logic_1;
        else 
            out1_w_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln126_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_1857),64));

        sext_ln17_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln17_1_reg_1851),64));

    shl_ln1_fu_814_p3 <= (grp_fu_539_p2 & ap_const_lv1_0);
    shl_ln40_1_fu_856_p3 <= (grp_fu_539_p2 & ap_const_lv1_0);
    shl_ln40_2_fu_874_p3 <= (mul_ln40_2_fu_543_p2 & ap_const_lv1_0);
    shl_ln40_3_fu_894_p3 <= (mul_ln40_3_fu_547_p2 & ap_const_lv1_0);
    shl_ln40_4_fu_911_p3 <= (mul_ln40_4_fu_551_p2 & ap_const_lv1_0);
    shl_ln40_5_fu_929_p3 <= (mul_ln40_5_fu_555_p2 & ap_const_lv1_0);
    shl_ln50_1_fu_954_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
    shl_ln50_1_fu_954_p2 <= std_logic_vector(shift_left(unsigned(shl_ln50_1_fu_954_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln50_2_fu_964_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
    shl_ln50_2_fu_964_p2 <= std_logic_vector(shift_left(unsigned(shl_ln50_2_fu_964_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln50_3_fu_974_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;
    shl_ln50_3_fu_974_p2 <= std_logic_vector(shift_left(unsigned(shl_ln50_3_fu_974_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln50_4_fu_984_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;
    shl_ln50_4_fu_984_p2 <= std_logic_vector(shift_left(unsigned(shl_ln50_4_fu_984_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln50_fu_837_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_9_out;
    shl_ln50_fu_837_p2 <= std_logic_vector(shift_left(unsigned(shl_ln50_fu_837_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_s_fu_1629_p4 <= add_ln114_fu_1623_p2(43 downto 26);
    trunc_ln113_10_fu_1196_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add151_115_out(26 - 1 downto 0);
    trunc_ln113_11_fu_1409_p4 <= add_ln113_4_fu_1389_p2(50 downto 25);
    trunc_ln113_12_fu_1497_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add131_114_out(25 - 1 downto 0);
    trunc_ln113_14_fu_1521_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_p_out(26 - 1 downto 0);
    trunc_ln113_15_fu_1525_p4 <= add_ln113_6_fu_1501_p2(50 downto 25);
    trunc_ln113_16_fu_1555_p4 <= add_ln113_7_fu_1535_p2(50 downto 26);
    trunc_ln113_18_fu_1606_p1 <= mul_ln113_fu_691_p2(26 - 1 downto 0);
    trunc_ln113_1_fu_1249_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add301_125_out(25 - 1 downto 0);
    trunc_ln113_2_fu_1239_p4 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out(50 downto 26);
    trunc_ln113_3_fu_1273_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add27418_out(26 - 1 downto 0);
    trunc_ln113_4_fu_1307_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add239_127_out(25 - 1 downto 0);
    trunc_ln113_5_fu_1277_p4 <= add_ln113_fu_1253_p2(50 downto 25);
    trunc_ln113_6_fu_1341_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add371_129_out(26 - 1 downto 0);
    trunc_ln113_7_fu_1311_p4 <= add_ln113_1_fu_1287_p2(50 downto 26);
    trunc_ln113_8_fu_1375_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_add180_116_out(25 - 1 downto 0);
    trunc_ln113_9_fu_1345_p4 <= add_ln113_2_fu_1321_p2(50 downto 25);
    trunc_ln113_fu_1221_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_add33720_out(26 - 1 downto 0);
    trunc_ln113_s_fu_1379_p4 <= add_ln113_3_fu_1355_p2(50 downto 26);
    trunc_ln50_1_fu_788_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;
    trunc_ln50_1_fu_788_p1 <= trunc_ln50_1_fu_788_p0(31 - 1 downto 0);
    trunc_ln50_2_fu_1047_p1 <= add_ln50_fu_1029_p2(25 - 1 downto 0);
    trunc_ln50_3_fu_1051_p1 <= add_ln50_2_fu_1041_p2(25 - 1 downto 0);
    trunc_ln50_4_fu_1181_p1 <= arr_1_q0(25 - 1 downto 0);
    trunc_ln50_fu_784_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_8_out;
    trunc_ln50_fu_784_p1 <= trunc_ln50_fu_784_p0(31 - 1 downto 0);
    zext_ln113_10_fu_1551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_8_fu_1541_p4),64));
    zext_ln113_1_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln113_9_fu_1610_p2),27));
    zext_ln113_2_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1225_p4),64));
    zext_ln113_3_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_1_fu_1259_p4),64));
    zext_ln113_4_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_2_fu_1293_p4),64));
    zext_ln113_5_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_3_fu_1327_p4),64));
    zext_ln113_6_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_4_fu_1361_p4),64));
    zext_ln113_7_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_5_fu_1395_p4),64));
    zext_ln113_8_fu_1494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_6_reg_2207),64));
    zext_ln113_9_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln113_7_fu_1507_p4),64));
    zext_ln114_1_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln114_1_fu_1647_p2),27));
    zext_ln114_2_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1629_p4),26));
    zext_ln114_3_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1629_p4),25));
    zext_ln114_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln113_reg_2201),44));
    zext_ln115_1_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_2268),27));
    zext_ln115_2_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln115_2_reg_2223),27));
    zext_ln115_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln114_2_reg_2217),26));
    zext_ln116_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln116_reg_2228),27));
    zext_ln117_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_reg_2233),27));
    zext_ln118_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_reg_2238),27));
    zext_ln119_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln119_reg_2243),27));
    zext_ln120_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln120_reg_2253),27));
    zext_ln121_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_reg_2258),27));
    zext_ln122_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_reg_2263),27));
    zext_ln40_10_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out),63));
    zext_ln40_11_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_3_out),63));
    zext_ln40_1_fu_847_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;
    zext_ln40_1_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_1_fu_847_p0),64));
    zext_ln40_2_fu_864_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;
    zext_ln40_3_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_4_out),64));
    zext_ln40_5_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_out),64));
    zext_ln40_6_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_696),63));
    zext_ln40_7_fu_810_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
    zext_ln40_7_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_7_fu_810_p0),63));
    zext_ln40_8_fu_852_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_6_out;
    zext_ln40_8_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_8_fu_852_p0),63));
    zext_ln40_9_fu_868_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_5_out;
    zext_ln40_9_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_9_fu_868_p0),63));
    zext_ln40_fu_833_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_7_out;
    zext_ln50_1_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_out),64));
    zext_ln50_2_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_out),64));
    zext_ln50_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln50_fu_837_p2),64));
end behav;
