{
    "name": "VexiiRiscv",
    "folder": "VexiiRiscv",
    "sim_files": [
        "ext/SpinalHDL/sim/yolo/adder.v",
        "ext/SpinalHDL/sim/yolo/counter.v",
        "ext/SpinalHDL/sim/yolo/rtl/TestMemIVerilog.v",
        "ext/SpinalHDL/sim/yolo/rtl/TestMemVerilator.v",
        "ext/SpinalHDL/sim/yolo/rtl/TestMemVerilatorW.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/AnalogConnectionTester/PortBlackBox.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Apb3SpiDdrMasterCtrlTester/toplevel.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Axi4SharedSdramCtrlTester/Axi4SharedSdramCtrlTester_tb.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Axi4SharedSdramCtrlTester/mt48lc16m16a2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/BlackBoxTester/BlackBoxToTest.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Dummy/Dummy.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester/BlackBoxed.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester2/BlackBoxed.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester3/BlackBoxed.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Pinsec/common/PinsecTester_tb.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/Pinsec/common/mt48lc16m16a2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/PllAAssertSDeassertTester/PllAAssertSDeassertTesterBB.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramCtrlTester/SdramCtrlTester_tb.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramCtrlTester/mt48lc16m16a2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr2ModelTester/ddr2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3ModelTester/ddr3.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/IOBUFDS.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/OBUFDS.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/OSERDESE2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/ddr3.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/glbl.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/Ddr3S7Tester/ip.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/SdrModelTester/mt48lc16m16a2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/SdramXdr/SdrTester/mt48lc16m16a2.v",
        "ext/SpinalHDL/tester/src/test/python/spinal/TopLevel/dump.v",
        "ext/SpinalHDL/tester/src/test/resources/FormalBlackboxTest.v",
        "ext/SpinalHDL/tester/src/test/scala/spinal/demo/phy/ddr3_dfi_phy.v",
        "ext/SpinalHDL/sim/yolo/adder.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/AnalogConnectionTester/PortBlackBox.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/BlackBoxTester/BlackBoxToTest.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/Dummy/Dummy.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester/BlackBoxed.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester2/BlackBoxed.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/InOutTester3/BlackBoxed.vhd",
        "ext/SpinalHDL/tester/src/test/python/spinal/PllAAssertSDeassertTester/PllAAssertSDeassertTesterBB.vhd",
        "ext/SpinalHDL/tester/src/test/resources/AvalonVgaCtrl_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/BundleTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/CommonTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/CoreWrapperV_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/CoreWrapper_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/Core_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/DataCache_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/FixedPointTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/GrayCounterTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/InternalClockTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/JtagAvalonDebugger_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/LibTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/MandelbrotTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/MultiClockTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/RomTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/SerdesSerialTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/StreamTester_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/UartCtrlUsageExample_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/UartTesterGhdl_tb.vhd",
        "ext/SpinalHDL/tester/src/test/resources/WhenTester_tb.vhd"
    ],
    "files": ["VexiiRiscv.v"],
    "include_dirs": [],
    "repository": "https://github.com/SpinalHDL/VexiiRiscv",
    "top_module": "VexiiRiscv",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32imafdbc",
    "pre_script": "sbt \"Test/runMain vexiiriscv.Generate --xlen 32 --with-rvm --with-rvc --with-rva --with-rvf --with-rvd --dual-issue --max-ipc --with-btb --with-gshare --with-ras --gshare-bytes 4 --btb-sets 256 --btb-hash-width 12 --with-fetch-l1 --fetch-l1 --fetch-wishbone --with-lsu-l1 --lsu-l1 --lsu-l1-wishbone --with-lsu-bypass --without-mmu --reset-vector 0 --lsu-wishbone\"",
    "two_memory": true
}
