Source Block: hdl/library/axi_dmac/request_arb.v@872:882@HdlIdDef
	.m_data(dest_fifo_repacked_data)
);

wire _dest_valid;
wire _dest_ready;
wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;

axi_register_slice #(
	.DATA_WIDTH(C_DMA_DATA_WIDTH_DEST),
	.FORWARD_REGISTERED(C_AXI_SLICE_DEST)
) i_dest_slice2 (

Diff Content:
- 877 wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;
+ 877 wire [DMA_DATA_WIDTH_DEST-1:0] _dest_data;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@871:881
	.m_ready(dest_fifo_repacked_ready),
	.m_data(dest_fifo_repacked_data)
);

wire _dest_valid;
wire _dest_ready;
wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;

axi_register_slice #(
	.DATA_WIDTH(C_DMA_DATA_WIDTH_DEST),
	.FORWARD_REGISTERED(C_AXI_SLICE_DEST)

