#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 17 15:34:12 2018
# Process ID: 540
# Current directory: D:/0416313_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent432 D:\0416313_lab4\0416313_lab4.xpr
# Log file: D:/0416313_lab4/vivado.log
# Journal file: D:/0416313_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project D:/0416313_lab4/0416313_lab4.xprSScanning sources...Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositoriesINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'lab4_auto_pc_0' generated file not found 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/stats.txt'. Please regenerate to continue.
oopen_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 801.215 ; gain = 122.047uupdate_compile_order -fileset sources_1fexit
INFO: [Common 17-206] Exiting Vivado at Thu May 17 15:39:08 2018...
def D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory D:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project d:/0416313_lab4/ip_repo/my_dma_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 934.555 ; gain = 103.844
update_compile_order -fileset sources_1
current_project 0416313_lab4
file copy -force D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.sysdef D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf

launch_sdk -workspace D:/0416313_lab4/0416313_lab4.sdk -hwspec D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/0416313_lab4/0416313_lab4.sdk -hwspec D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-17 15:42:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-17 15:42:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:my_dma:1.0 - my_dma_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4> from BD file <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd>
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1260.398 ; gain = 79.766
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1361.820 ; gain = 101.422
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 16.735 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Thu May 17 15:56:34 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.211 ; gain = 0.000
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 17 15:56:55 2018] Launched lab4_my_dma_0_6_synth_1, synth_1...
Run output will be captured here:
lab4_my_dma_0_6_synth_1: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
synth_1: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Thu May 17 15:56:55 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-17 16:05:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-17 16:05:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
report_ip_status -name ip_status 
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.707 ; gain = 53.609
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 17.269 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Thu May 17 16:11:45 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 17 16:12:13 2018] Launched lab4_my_dma_0_6_synth_1, synth_1...
Run output will be captured here:
lab4_my_dma_0_6_synth_1: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
synth_1: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Thu May 17 16:12:13 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-17 16:19:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-17 16:19:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-17 16:20:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-17 16:20:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.340 ; gain = 64.625
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 17.808 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Thu May 17 16:39:07 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 17 16:40:12 2018] Launched synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Thu May 17 16:40:12 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-17 16:48:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-17 16:48:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.117 ; gain = 55.215
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 18.369 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Thu May 17 16:58:49 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 17 16:59:03 2018] Launched lab4_my_dma_0_6_synth_1, synth_1...
Run output will be captured here:
lab4_my_dma_0_6_synth_1: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
synth_1: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Thu May 17 16:59:03 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
close_project
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source d:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project/my_dma_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'd:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project/my_dma_v1_0_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu May 17 17:21:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 17 17:21:08 2018...
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 17 17:21:17 2018...
