// Seed: 273547534
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.type_2 = 0;
  uwire id_4;
  assign id_2 = id_4 - id_4#(.id_1(1));
  tri0 id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2
    , id_7,
    input logic id_3,
    input wire id_4,
    output logic id_5
);
  always @(posedge 1 or 1'd0) repeat (1) id_5 <= id_3;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
