Nevine AbouGhazaleh , Bruce Childers , Daniel Mosse , Rami Melhem , Matthew Craven, Energy management for real-time embedded applications with compiler support, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780771]
Advanced Micro Devices Corporation. 2002. AMD-K6 Processor Mobile Tech Docs. Available at http://www.amd.com.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Tech. rep. TR-1308. University of Wisconsin-Madison, Computer Sciences Department.
Clark, L. 2001. Circuit design of XscaleTM microprocessors. In 2001 Symposium on VLSI Circuits, Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits.
Krisztián Flautner , Steve Reinhardt , Trevor Mudge, Automatic performance setting for dynamic voltage scaling, Proceedings of the 7th annual international conference on Mobile computing and networking, p.260-271, July 2001, Rome, Italy[doi>10.1145/381677.381702]
Fourer, R., Gay, D., and Kernighan, B. 1993. AMPL: A Modeling Language for Mathematical Programming. Boyd and Fraser Publishing Company, Danvers, MA.
Ghiasi, S., Casmira, J., and Grunwald, D. 2000. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity-Effective Design.
Chung-Hsing Hsu , Ulrich Kremer, Single region vs. multiple regions: a comparison of different compiler-directed dynamic voltage scheduling approaches, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA
Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781137]
Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ilog Cplex. 2002. Web Page for ILOG CPLEX Mathematical Programming Software. Available from http://ilog.com/products/cplex/.
Chaeseok Im , Huiseok Kim , Soonhoi Ha, Dynamic voltage scheduling technique for low-power multimedia applications using buffers, Proceedings of the 2001 international symposium on Low power electronics and design, p.34-39, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383090]
Intel Corp. 2003a. Intel® SA-1110 Processor Developer's Manual. Available at http://developer.intel.com/design/strong/.
Intel Corp. 2003b. Intel XscaleTM Core Developer's Manual. Available at http://developer.intel.com/design/intelxscale/.
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280894]
Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774629]
Jeffay, K., Stanat, D. F., and Martel, C. U. 1991. On non-preemptive scheduling of periodic and sporadic tasks. In Proceedings of the 12th IEEE Symposium on Real-Time Systems. 129--139.
Ravindra Jejurikar , Rajesh Gupta, Energy aware task scheduling with task synchronization for embedded real time systems, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581655]
Russ Joseph , Margaret Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.135-140, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383119]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Seongsoo Lee , Takayasu Sakurai, Run-time voltage hopping for low-power real-time systems, Proceedings of the 37th Annual Design Automation Conference, p.806-809, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337785]
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Jacob R. Lorch , Alan Jay Smith, Improving dynamic voltage scaling algorithms withPACE, Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.50-61, June 2001, Cambridge, Massachusetts, USA[doi>10.1145/378420.378429]
Jiong Luo , Niraj K. Jha, Power-profile Driven Variable Voltage Sealing for Heterogeneous Distributed Real-time Embedded Systems, Proceedings of the 16th International Conference on VLSI Design, p.369, January 04-08, 2003
Magklis, G., Scott, M., Semeraro, G., Albonesi, D., and Dropsho, S. 2003. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In Proceedings of The 30th Annual International Symposium on Computer Architecture (ISCA-30).
Marculescu, D. 2000. On the use of microarchitecture-driven dynamic voltage scaling. In Workshop on Complexity-Effective Design.
MediaBench II. 2003. Web page for MediaBench II. Available at http://cares.icsl.ucla.edu/MediaBenchII/.
MpegTv. 1998. Mpeg Video Test Bitstreams. Available at http://www.mpeg.org/MPEG/video.html.
Padmanabhan Pillai , Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502044]
Gang Qu, What is the limit of energy saving by dynamic voltage scaling?, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Sakurai, T. and Newton, A. 1990. Alpha-power model, and its application to CMOS inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 584--594.
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513832]
Semiconductor Industry Association. 2001. International Technology Roadmap for Semiconductors. Available at http://public.itrs.net/Files/2001ITRS/Home.htm.
Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001[doi>10.1109/54.914596]
Amit Sinha , Anantha P. Chandrakasan, Dynamic Voltage Scheduling Using Adaptive Filtering of Workload Traces, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.221, January 03-07, 2001
Vishu Swaminathan , Krishnendu Chakrabarty, Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.251, January 2001, Yokohama, Japan[doi>10.1145/370155.370337]
Vishnu Swaminathan , Charles B. Schweizer , Krishnendu Chakrabarty , Amil A. Patel, Experiences in Implementing an Energy-Driven Task Scheduler in RT-Linux, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.229, September 25-27, 2002
Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced CPU energy. In the 1st Symposium on Operating Systems Design and Implementation (OSDI-94). 13--23.
Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781138]
Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Energy minimization of real-time tasks on variable voltage processors with transition energy overhead, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119786]
