{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573735485332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573735485338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:44:45 2019 " "Processing started: Thu Nov 14 12:44:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573735485338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735485338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coursework -c coursework " "Command: quartus_map --read_settings_files=on --write_settings_files=off coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735485339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573735485703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573735485703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroextend " "Found entity 1: zeroextend" {  } { { "zeroextend.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/zeroextend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch " "Found entity 1: srlatch" {  } { { "srlatch.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/srlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signextend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/signextend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentcircuit2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentcircuit2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentcircuit2 " "Found entity 1: sevensegmentcircuit2" {  } { { "sevensegmentcircuit2.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentcircuit2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentcircuit2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentcircuit2 " "Found entity 1: segmentcircuit2" {  } { { "segmentcircuit2.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/segmentcircuit2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentcircuit1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentcircuit1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentcircuit1 " "Found entity 1: segmentcircuit1" {  } { { "segmentcircuit1.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/segmentcircuit1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentcircuit0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segmentcircuit0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segmentcircuit0 " "Found entity 1: segmentcircuit0" {  } { { "segmentcircuit0.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/segmentcircuit0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-Behavioral " "Found design unit 1: rom-Behavioral" {  } { { "ROM.vhd" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494724 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resettableflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file resettableflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 resettableflipflop " "Found entity 1: resettableflipflop" {  } { { "resettableflipflop.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/resettableflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetableflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file resetableflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 resetableflipflop " "Found entity 1: resetableflipflop" {  } { { "resetableflipflop.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/resetableflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_en " "Found entity 1: register32_en" {  } { { "register32en.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/register32en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter32.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter32new " "Found entity 1: programcounter32new" {  } { { "programcounter32.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/programcounter32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "programCounter.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/programcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputv4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file outputv4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 outputv4 " "Found entity 1: outputv4" {  } { { "outputv4.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/outputv4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newreg32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file newreg32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newreg32 " "Found entity 1: newreg32" {  } { { "newreg32.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/newreg32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file newpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newpc " "Found entity 1: newpc" {  } { { "newpc.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/newpc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/multiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maindecoder " "Found entity 1: maindecoder" {  } { { "maindecoder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/maindecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift25.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leftshift25.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leftshift25 " "Found entity 1: leftshift25" {  } { { "leftshift25.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/leftshift25.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/leftshift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latchd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latchd " "Found entity 1: latchd" {  } { { "latchd.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/latchd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourinputmux32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourinputmux32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourinputmux32 " "Found entity 1: fourinputmux32" {  } { { "fourinputmux32.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/fourinputmux32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitsadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitsadder " "Found entity 1: fourbitsadder" {  } { { "fourbitsadder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/fourbitsadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopd " "Found entity 1: flipflopd" {  } { { "flipflopd.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/flipflopd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledresettableflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enabledresettableflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enabledresettableflipflop " "Found entity 1: enabledresettableflipflop" {  } { { "enabledresettableflipflop.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/enabledresettableflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/dmem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator8bit " "Found entity 1: comparator8bit" {  } { { "comparator8bit.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/comparator8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator4bit " "Found entity 1: comparator4bit" {  } { { "comparator4bit.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/comparator4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/clockDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit6 " "Found entity 1: circuit6" {  } { { "circuit6.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/circuit6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit5 " "Found entity 1: circuit5" {  } { { "circuit5.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/circuit5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit4 " "Found entity 1: circuit4" {  } { { "circuit4.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/circuit4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit3 " "Found entity 1: circuit3" {  } { { "circuit3.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/circuit3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blink.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/blink.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUdec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdec " "Found entity 1: ALUdec" {  } { { "ALUdec.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUdec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUcL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUcL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcL " "Found entity 1: ALUcL" {  } { { "ALUcL.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bitTWO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder32bitTWO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32bitTWO " "Found entity 1: adder32bitTWO" {  } { { "adder32bitTWO.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/adder32bitTWO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayDriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displayDriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displayDriver " "Found entity 1: displayDriver" {  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735494913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735494913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573735494978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayDriver displayDriver:inst42 " "Elaborating entity \"displayDriver\" for hierarchy \"displayDriver:inst42\"" {  } { { "processor.bdf" "inst42" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 640 2784 2968 800 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 displayDriver:inst42\|mux8:inst20 " "Elaborating entity \"mux8\" for hierarchy \"displayDriver:inst42\|mux8:inst20\"" {  } { { "displayDriver.bdf" "inst20" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 1144 2120 2248 1240 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 displayDriver:inst42\|mux8:inst20\|mux4:inst " "Elaborating entity \"mux4\" for hierarchy \"displayDriver:inst42\|mux8:inst20\|mux4:inst\"" {  } { { "mux8.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux8.bdf" { { 120 712 840 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer displayDriver:inst42\|mux8:inst20\|mux4:inst\|multiplexer:inst " "Elaborating entity \"multiplexer\" for hierarchy \"displayDriver:inst42\|mux8:inst20\|mux4:inst\|multiplexer:inst\"" {  } { { "mux4.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/mux4.bdf" { { 80 208 304 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledresettableflipflop displayDriver:inst42\|enabledresettableflipflop:inst8 " "Elaborating entity \"enabledresettableflipflop\" for hierarchy \"displayDriver:inst42\|enabledresettableflipflop:inst8\"" {  } { { "displayDriver.bdf" "inst8" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 816 1456 1552 944 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetableflipflop displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst " "Elaborating entity \"resetableflipflop\" for hierarchy \"displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\"" {  } { { "enabledresettableflipflop.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/enabledresettableflipflop.bdf" { { 160 656 800 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopd displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst " "Elaborating entity \"flipflopd\" for hierarchy \"displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst\"" {  } { { "resetableflipflop.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/resetableflipflop.bdf" { { 104 376 520 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchd displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst\|latchd:inst " "Elaborating entity \"latchd\" for hierarchy \"displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst\|latchd:inst\"" {  } { { "flipflopd.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/flipflopd.bdf" { { 152 320 432 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlatch displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst\|latchd:inst\|srlatch:inst " "Elaborating entity \"srlatch\" for hierarchy \"displayDriver:inst42\|enabledresettableflipflop:inst8\|resetableflipflop:inst\|flipflopd:inst\|latchd:inst\|srlatch:inst\"" {  } { { "latchd.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/latchd.bdf" { { 32 528 624 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8bit displayDriver:inst42\|comparator8bit:inst5 " "Elaborating entity \"comparator8bit\" for hierarchy \"displayDriver:inst42\|comparator8bit:inst5\"" {  } { { "displayDriver.bdf" "inst5" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 856 1056 1168 952 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator4bit displayDriver:inst42\|comparator8bit:inst5\|comparator4bit:inst " "Elaborating entity \"comparator4bit\" for hierarchy \"displayDriver:inst42\|comparator8bit:inst5\|comparator4bit:inst\"" {  } { { "comparator8bit.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/comparator8bit.bdf" { { 112 256 352 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT displayDriver:inst42\|LPM_CONSTANT:inst6 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"displayDriver:inst42\|LPM_CONSTANT:inst6\"" {  } { { "displayDriver.bdf" "inst6" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 896 320 432 944 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayDriver:inst42\|LPM_CONSTANT:inst6 " "Elaborated megafunction instantiation \"displayDriver:inst42\|LPM_CONSTANT:inst6\"" {  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 896 320 432 944 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayDriver:inst42\|LPM_CONSTANT:inst6 " "Instantiated megafunction \"displayDriver:inst42\|LPM_CONSTANT:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE FFFFFFF1 " "Parameter \"LPM_CVALUE\" = \"FFFFFFF1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495071 ""}  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 896 320 432 944 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ru4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ru4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ru4 " "Found entity 1: lpm_constant_ru4" {  } { { "db/lpm_constant_ru4.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/lpm_constant_ru4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735495081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735495081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ru4 displayDriver:inst42\|LPM_CONSTANT:inst6\|lpm_constant_ru4:ag " "Elaborating entity \"lpm_constant_ru4\" for hierarchy \"displayDriver:inst42\|LPM_CONSTANT:inst6\|lpm_constant_ru4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegmentcircuit2 displayDriver:inst42\|sevensegmentcircuit2:inst13 " "Elaborating entity \"sevensegmentcircuit2\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\"" {  } { { "displayDriver.bdf" "inst13" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 1136 1888 2008 1264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentcircuit0 displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit0:inst2 " "Elaborating entity \"segmentcircuit0\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit0:inst2\"" {  } { { "sevensegmentcircuit2.bdf" "inst2" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 72 384 480 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentcircuit1 displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit1:inst " "Elaborating entity \"segmentcircuit1\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit1:inst\"" {  } { { "sevensegmentcircuit2.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 208 384 480 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentcircuit2 displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit2:inst3 " "Elaborating entity \"segmentcircuit2\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|segmentcircuit2:inst3\"" {  } { { "sevensegmentcircuit2.bdf" "inst3" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 344 384 480 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit3 displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit3:inst8 " "Elaborating entity \"circuit3\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit3:inst8\"" {  } { { "sevensegmentcircuit2.bdf" "inst8" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 480 384 480 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit4 displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit4:inst5 " "Elaborating entity \"circuit4\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit4:inst5\"" {  } { { "sevensegmentcircuit2.bdf" "inst5" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 616 384 480 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit5 displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit5:inst6 " "Elaborating entity \"circuit5\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit5:inst6\"" {  } { { "sevensegmentcircuit2.bdf" "inst6" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 752 384 480 880 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit6 displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit6:inst7 " "Elaborating entity \"circuit6\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|circuit6:inst7\"" {  } { { "sevensegmentcircuit2.bdf" "inst7" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 888 384 480 1016 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1\"" {  } { { "sevensegmentcircuit2.bdf" "inst1" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 1000 536 648 1048 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1 " "Elaborated megafunction instantiation \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1\"" {  } { { "sevensegmentcircuit2.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 1000 536 648 1048 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1 " "Instantiated megafunction \"displayDriver:inst42\|sevensegmentcircuit2:inst13\|LPM_CONSTANT:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495118 ""}  } { { "sevensegmentcircuit2.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/sevensegmentcircuit2.bdf" { { 1000 536 648 1048 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_en displayDriver:inst42\|register32_en:inst4 " "Elaborating entity \"register32_en\" for hierarchy \"displayDriver:inst42\|register32_en:inst4\"" {  } { { "displayDriver.bdf" "inst4" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 664 1504 1664 776 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT displayDriver:inst42\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"displayDriver:inst42\|LPM_CONSTANT:inst\"" {  } { { "displayDriver.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 680 768 880 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayDriver:inst42\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"displayDriver:inst42\|LPM_CONSTANT:inst\"" {  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 680 768 880 728 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayDriver:inst42\|LPM_CONSTANT:inst " "Instantiated megafunction \"displayDriver:inst42\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111111111111111111111111110000 " "Parameter \"LPM_CVALUE\" = \"11111111111111111111111111110000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495133 ""}  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 680 768 880 728 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qu4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qu4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qu4 " "Found entity 1: lpm_constant_qu4" {  } { { "db/lpm_constant_qu4.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/lpm_constant_qu4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735495141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735495141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qu4 displayDriver:inst42\|LPM_CONSTANT:inst\|lpm_constant_qu4:ag " "Elaborating entity \"lpm_constant_qu4\" for hierarchy \"displayDriver:inst42\|LPM_CONSTANT:inst\|lpm_constant_qu4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT displayDriver:inst42\|LPM_CONSTANT:inst18 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"displayDriver:inst42\|LPM_CONSTANT:inst18\"" {  } { { "displayDriver.bdf" "inst18" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 336 1848 1960 384 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayDriver:inst42\|LPM_CONSTANT:inst18 " "Elaborated megafunction instantiation \"displayDriver:inst42\|LPM_CONSTANT:inst18\"" {  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 336 1848 1960 384 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayDriver:inst42\|LPM_CONSTANT:inst18 " "Instantiated megafunction \"displayDriver:inst42\|LPM_CONSTANT:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111111 " "Parameter \"LPM_CVALUE\" = \"11111111\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495148 ""}  } { { "displayDriver.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/displayDriver.bdf" { { 336 1848 1960 384 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:inst10 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 112 1024 1176 192 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockDivider:inst10\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "LPM_COUNTER_component" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/clockDivider.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockDivider:inst10\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/clockDivider.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockDivider:inst10\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495206 ""}  } { { "clockDivider.v" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/clockDivider.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5h " "Found entity 1: cntr_k5h" {  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/cntr_k5h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735495238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735495238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5h clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated " "Elaborating entity \"cntr_k5h\" for hierarchy \"clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:inst " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:inst\"" {  } { { "processor.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 64 1840 2048 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindecoder controlunit:inst\|maindecoder:inst2 " "Elaborating entity \"maindecoder\" for hierarchy \"controlunit:inst\|maindecoder:inst2\"" {  } { { "controlunit.bdf" "inst2" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/controlunit.bdf" { { 64 328 496 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16\"" {  } { { "maindecoder.bdf" "inst16" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/maindecoder.bdf" { { 664 176 288 712 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16 " "Elaborated megafunction instantiation \"controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16\"" {  } { { "maindecoder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/maindecoder.bdf" { { 664 176 288 712 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16 " "Instantiated megafunction \"controlunit:inst\|maindecoder:inst2\|LPM_CONSTANT:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495248 ""}  } { { "maindecoder.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/maindecoder.bdf" { { 664 176 288 712 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcL controlunit:inst\|ALUcL:inst " "Elaborating entity \"ALUcL\" for hierarchy \"controlunit:inst\|ALUcL:inst\"" {  } { { "controlunit.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/controlunit.bdf" { { 272 328 544 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 controlunit:inst\|ALUcL:inst\|mux3:inst2 " "Elaborating entity \"mux3\" for hierarchy \"controlunit:inst\|ALUcL:inst\|mux3:inst2\"" {  } { { "ALUcL.bdf" "inst2" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 200 528 656 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4\"" {  } { { "ALUcL.bdf" "inst4" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 120 184 296 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4\"" {  } { { "ALUcL.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 120 184 296 168 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4 " "Instantiated megafunction \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 010 " "Parameter \"LPM_CVALUE\" = \"010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495258 ""}  } { { "ALUcL.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 120 184 296 168 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdec controlunit:inst\|ALUcL:inst\|ALUdec:inst " "Elaborating entity \"ALUdec\" for hierarchy \"controlunit:inst\|ALUcL:inst\|ALUdec:inst\"" {  } { { "ALUcL.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 296 296 448 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5\"" {  } { { "ALUcL.bdf" "inst5" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 200 152 264 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5\"" {  } { { "ALUcL.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 200 152 264 248 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5 " "Instantiated megafunction \"controlunit:inst\|ALUcL:inst\|LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 110 " "Parameter \"LPM_CVALUE\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495264 ""}  } { { "ALUcL.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALUcL.bdf" { { 200 152 264 248 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst21 " "Elaborating entity \"rom\" for hierarchy \"rom:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 296 1488 1648 376 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter32new programcounter32new:inst22 " "Elaborating entity \"programcounter32new\" for hierarchy \"programcounter32new:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 264 1280 1440 376 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:inst16 " "Elaborating entity \"mux32\" for hierarchy \"mux32:inst16\"" {  } { { "processor.bdf" "inst16" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 296 1112 1256 392 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst27 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst27\"" {  } { { "processor.bdf" "inst27" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 248 2432 2544 296 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst27 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst27\"" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 248 2432 2544 296 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst27 " "Instantiated megafunction \"LPM_CONSTANT:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495299 ""}  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 248 2432 2544 296 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735495304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735495304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 LPM_CONSTANT:inst27\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"LPM_CONSTANT:inst27\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 320 2368 2512 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32bitTWO ALU:inst2\|adder32bitTWO:inst123 " "Elaborating entity \"adder32bitTWO\" for hierarchy \"ALU:inst2\|adder32bitTWO:inst123\"" {  } { { "ALU.bdf" "inst123" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALU.bdf" { { -312 240 408 -216 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitsadder ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8 " "Elaborating entity \"fourbitsadder\" for hierarchy \"ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8\"" {  } { { "adder32bitTWO.bdf" "inst8" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/adder32bitTWO.bdf" { { 896 1464 1592 992 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8\|adder:inst22 " "Elaborating entity \"adder\" for hierarchy \"ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8\|adder:inst22\"" {  } { { "fourbitsadder.bdf" "inst22" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/fourbitsadder.bdf" { { 176 1192 1288 272 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8\|adder:inst22\|halfadder:inst2 " "Elaborating entity \"halfadder\" for hierarchy \"ALU:inst2\|adder32bitTWO:inst123\|fourbitsadder:inst8\|adder:inst22\|halfadder:inst2\"" {  } { { "adder.bdf" "inst2" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/adder.bdf" { { -16 712 808 80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourinputmux32 ALU:inst2\|fourinputmux32:inst5 " "Elaborating entity \"fourinputmux32\" for hierarchy \"ALU:inst2\|fourinputmux32:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALU.bdf" { { -184 992 1136 -56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroextend ALU:inst2\|zeroextend:inst9 " "Elaborating entity \"zeroextend\" for hierarchy \"ALU:inst2\|zeroextend:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/ALU.bdf" { { -328 672 816 -232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1\"" {  } { { "zeroextend.bdf" "inst1" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/zeroextend.bdf" { { 192 232 344 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1 " "Elaborated megafunction instantiation \"ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1\"" {  } { { "zeroextend.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/zeroextend.bdf" { { 192 232 344 240 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1 " "Instantiated megafunction \"ALU:inst2\|zeroextend:inst9\|LPM_CONSTANT:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0000000000000000000000000000000 " "Parameter \"LPM_CVALUE\" = \"0000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495413 ""}  } { { "zeroextend.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/zeroextend.bdf" { { 192 232 344 240 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst25 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst25\"" {  } { { "processor.bdf" "inst25" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 288 1848 2024 432 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:inst17 " "Elaborating entity \"mux5\" for hierarchy \"mux5:inst17\"" {  } { { "processor.bdf" "inst17" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 528 1976 2104 624 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst24 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst24\"" {  } { { "processor.bdf" "inst24" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 352 2720 2888 464 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:inst3 " "Elaborating entity \"signextend\" for hierarchy \"signextend:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 672 1880 2048 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst11 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 600 1360 1472 648 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst11 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst11\"" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 600 1360 1472 648 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst11 " "Instantiated megafunction \"LPM_CONSTANT:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495478 ""}  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 600 1360 1472 648 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573735495483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735495483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst11\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst11\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/usr/local/Quartus/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift leftshift:inst4 " "Elaborating entity \"leftshift\" for hierarchy \"leftshift:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 672 2176 2368 768 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT leftshift:inst4\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"leftshift:inst4\|LPM_CONSTANT:inst\"" {  } { { "leftshift.bdf" "inst" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/leftshift.bdf" { { 176 384 496 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "leftshift:inst4\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"leftshift:inst4\|LPM_CONSTANT:inst\"" {  } { { "leftshift.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/leftshift.bdf" { { 176 384 496 224 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "leftshift:inst4\|LPM_CONSTANT:inst " "Instantiated megafunction \"leftshift:inst4\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 00 " "Parameter \"LPM_CVALUE\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573735495521 ""}  } { { "leftshift.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/leftshift.bdf" { { 176 384 496 224 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573735495521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift25 leftshift25:inst18 " "Elaborating entity \"leftshift25\" for hierarchy \"leftshift25:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 832 1824 2016 928 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735495522 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:inst25\|rf " "RAM logic \"regfile:inst25\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/regfile.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573735496028 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst24\|RAM " "RAM logic \"dmem:inst24\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/dmem.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573735496028 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573735496028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEGFIVE\[7\] VCC " "Pin \"SEGFIVE\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 680 2968 3144 696 "SEGFIVE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGFIVE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGFOUR\[7\] VCC " "Pin \"SEGFOUR\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 696 2968 3144 712 "SEGFOUR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGFOUR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGONE\[7\] VCC " "Pin \"SEGONE\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 744 2968 3144 760 "SEGONE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGONE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGSIX\[7\] VCC " "Pin \"SEGSIX\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 664 2968 3144 680 "SEGSIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGSIX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGTHREE\[7\] VCC " "Pin \"SEGTHREE\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 712 2968 3144 728 "SEGTHREE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGTHREE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGTWO\[7\] VCC " "Pin \"SEGTWO\[7\]\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 728 2968 3144 744 "SEGTWO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573735498219 "|processor|SEGTWO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573735498219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573735498331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "779 " "779 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573735499591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573735500051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573735500051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4070 " "Implemented 4070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573735500310 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573735500310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4020 " "Implemented 4020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573735500310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573735500310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1137 " "Peak virtual memory: 1137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573735500368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:45:00 2019 " "Processing ended: Thu Nov 14 12:45:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573735500368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573735500368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573735500368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573735500368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573735517760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573735517762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:45:17 2019 " "Processing started: Thu Nov 14 12:45:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573735517762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573735517762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off coursework -c coursework " "Command: quartus_fit --read_settings_files=off --write_settings_files=off coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573735517762 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573735517825 ""}
{ "Info" "0" "" "Project  = coursework" {  } {  } 0 0 "Project  = coursework" 0 0 "Fitter" 0 0 1573735517826 ""}
{ "Info" "0" "" "Revision = coursework" {  } {  } 0 0 "Revision = coursework" 0 0 "Fitter" 0 0 1573735517826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573735517962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573735517963 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coursework 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"coursework\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573735517993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573735518017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573735518018 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573735518199 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573735518203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573735518299 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573735518299 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573735518308 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573735518308 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573735518308 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573735518308 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573735518308 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573735518308 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573735518309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 50 " "No exact pin location assignment(s) for 6 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1573735518673 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573735519625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "coursework.sdc " "Synopsys Design Constraints File file not found: 'coursework.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573735519628 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573735519628 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573735519658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573735519658 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573735519659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "Promoted node clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573735519967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21 " "Destination node clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21" {  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/cntr_k5h.tdf" 137 2 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573735519967 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573735519967 ""}  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/db/cntr_k5h.tdf" 162 17 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573735519967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573735519967 ""}  } { { "processor.bdf" "" { Schematic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/processor.bdf" { { 136 760 928 152 "CLK_IN" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 0 { 0 ""} 0 5285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573735519967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573735520480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573735520486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573735520486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573735520492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573735520501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573735520512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573735520512 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573735520517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573735520520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573735520525 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573735520525 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1573735520530 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1573735520530 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573735520530 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 36 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573735520531 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1573735520531 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573735520531 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573735520812 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573735520824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573735521849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573735522286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573735522318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573735531375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573735531375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573735532084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573735534960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573735534960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573735544366 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573735544366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573735544369 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573735544627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573735544656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573735545510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573735545513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573735546497 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573735547292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cs/student/ug/2019/kchawla/Downloads/engChallenge1/output_files/coursework.fit.smsg " "Generated suppressed messages file /cs/student/ug/2019/kchawla/Downloads/engChallenge1/output_files/coursework.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573735547902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2088 " "Peak virtual memory: 2088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573735548955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:45:48 2019 " "Processing ended: Thu Nov 14 12:45:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573735548955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573735548955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573735548955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573735548955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573735578367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573735578369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:46:18 2019 " "Processing started: Thu Nov 14 12:46:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573735578369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573735578369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off coursework -c coursework " "Command: quartus_asm --read_settings_files=off --write_settings_files=off coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573735578369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1573735578788 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573735580005 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573735580061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573735580803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:46:20 2019 " "Processing ended: Thu Nov 14 12:46:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573735580803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573735580803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573735580803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573735580803 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573735610265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573735610791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573735610793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:46:50 2019 " "Processing started: Thu Nov 14 12:46:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573735610793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573735610793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coursework -c coursework " "Command: quartus_sta coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573735610794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573735610859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573735611011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573735611011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611052 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573735611426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "coursework.sdc " "Synopsys Design Constraints File file not found: 'coursework.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573735611654 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611655 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573735611676 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " "create_clock -period 1.000 -name clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573735611676 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573735611676 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573735611694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573735611694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573735611696 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573735611716 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1573735611752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573735611778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.268 " "Worst-case setup slack is -10.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.268          -16454.183 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "  -10.268          -16454.183 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.126             -28.175 CLK_IN  " "   -2.126             -28.175 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.348               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 CLK_IN  " "    0.478               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735611811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735611820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735611831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735611831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573735611866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573735611894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573735613115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573735613321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573735613357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.391 " "Worst-case setup slack is -9.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.391          -15027.156 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -9.391          -15027.156 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786             -23.211 CLK_IN  " "   -1.786             -23.211 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.313               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLK_IN  " "    0.433               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735613398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735613405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLK_IN  " "   -3.000             -33.866 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.403           -3003.823 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613415 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573735613448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573735613795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573735613804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.956 " "Worst-case setup slack is -3.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956           -5988.840 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -3.956           -5988.840 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -1.123 CLK_IN  " "   -0.903              -1.123 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "    0.152               0.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLK_IN  " "    0.166               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735613846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573735613854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.914 CLK_IN  " "   -3.000             -25.914 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2141.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "   -1.000           -2141.000 clockDivider:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573735613866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573735613866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573735614861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573735614864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573735615001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:46:55 2019 " "Processing ended: Thu Nov 14 12:46:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573735615001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573735615001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573735615001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573735615001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1573735641427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573735641428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 12:47:21 2019 " "Processing started: Thu Nov 14 12:47:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573735641428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573735641428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off coursework -c coursework " "Command: quartus_eda --read_settings_files=off --write_settings_files=off coursework -c coursework" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573735641428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1573735641825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "coursework.vo /cs/student/ug/2019/kchawla/Downloads/engChallenge1/simulation/modelsim/ simulation " "Generated file coursework.vo in folder \"/cs/student/ug/2019/kchawla/Downloads/engChallenge1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573735642371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573735642461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 12:47:22 2019 " "Processing ended: Thu Nov 14 12:47:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573735642461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573735642461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573735642461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573735642461 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573735701659 ""}
