// Seed: 1940609160
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8,
    output supply1 id_9
    , id_11, id_12
);
  wire id_13, id_14;
  wire id_15;
  if (id_13) begin : id_16
    assign id_11 = id_4;
  end else if (1) begin : id_17
    wire id_18, id_19;
  end
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri id_6
    , id_38,
    output supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    inout tri1 id_11,
    input tri1 id_12,
    output wire id_13,
    output uwire id_14,
    input wor id_15,
    input wire id_16,
    output wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    output supply1 id_20,
    input wire id_21,
    output wand id_22,
    input tri id_23,
    output wire id_24,
    output wor id_25,
    output tri1 id_26,
    input supply1 id_27,
    input wor id_28,
    output wire id_29,
    output supply0 id_30,
    input uwire id_31,
    input tri id_32,
    input tri1 id_33,
    input wor id_34,
    input uwire id_35,
    input tri0 id_36
    , id_39
);
  tri id_40 = id_11;
  module_0(
      id_40, id_33, id_35, id_13, id_4, id_19, id_1, id_17, id_36, id_30
  );
endmodule
