=====
SETUP
-3.562
10.211
6.649
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2
3.516
4.033
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18
4.460
4.831
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16
5.254
5.716
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14
5.717
6.272
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13
6.710
7.265
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s
9.070
9.523
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
10.211
=====
SETUP
-3.396
10.045
6.649
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2
3.516
4.033
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18
4.460
4.831
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16
5.254
5.716
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14
5.717
6.272
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13
6.710
7.265
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s
9.070
9.523
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
10.045
=====
SETUP
-0.808
7.441
6.633
I_clk_ibuf
0.000
2.601
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0
4.872
5.104
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
7.441
=====
SETUP
-0.469
8.010
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0
8.010
=====
SETUP
-0.453
7.994
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0
7.994
=====
SETUP
-0.393
7.933
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0
7.933
=====
SETUP
-0.392
7.932
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0
7.932
=====
SETUP
-0.392
7.932
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0
7.932
=====
SETUP
-0.364
7.905
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0
7.905
=====
SETUP
-0.303
7.844
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0
7.844
=====
SETUP
-0.302
7.843
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0
7.843
=====
SETUP
-0.230
7.770
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0
7.770
=====
SETUP
-0.230
7.770
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0
7.770
=====
SETUP
-0.227
7.767
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0
7.767
=====
SETUP
-0.226
7.766
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0
7.766
=====
SETUP
-0.224
7.765
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0
7.765
=====
SETUP
-0.198
7.739
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0
7.739
=====
SETUP
-0.198
7.739
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0
7.739
=====
SETUP
-0.196
7.737
7.541
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen
4.354
4.536
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll
4.661
5.054
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0
7.737
=====
SETUP
1.617
10.958
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3
3.614
4.131
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0
4.569
5.124
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1
5.980
6.535
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3
7.761
8.316
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_1_s
9.130
9.501
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_2_s
9.501
9.536
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_3_s
9.536
9.572
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s17
10.212
10.583
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s16
10.587
10.958
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0
10.958
=====
SETUP
1.890
10.686
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3
3.614
4.131
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0
4.569
5.124
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1
5.980
6.535
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3
7.761
8.316
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n653_s0
8.721
9.270
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n654_s0
9.270
9.306
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n655_s0
9.306
9.341
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rempty_val_s2
10.224
10.686
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0
10.686
=====
SETUP
2.324
10.252
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
2.611
4.871
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s12
5.525
6.080
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s4
6.736
7.291
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s2
8.441
8.990
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s3
9.163
9.712
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1
10.252
=====
SETUP
2.365
10.211
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2
3.516
4.033
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18
4.460
4.831
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16
5.254
5.716
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14
5.717
6.272
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13
6.710
7.265
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s
9.070
9.523
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
10.211
=====
SETUP
2.531
10.045
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2
3.516
4.033
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18
4.460
4.831
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16
5.254
5.716
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14
5.717
6.272
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13
6.710
7.265
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s
9.070
9.523
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
10.045
=====
SETUP
2.546
10.030
12.576
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0
2.611
2.843
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3
3.614
4.131
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0
4.569
5.124
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1
5.980
6.535
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s2
7.745
8.300
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_17_s
9.481
10.030
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0
10.030
=====
HOLD
-1.734
2.904
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4
2.904
=====
HOLD
-1.707
2.931
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4
2.931
=====
HOLD
-1.704
2.934
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4
2.934
=====
HOLD
-1.702
2.936
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4
2.936
=====
HOLD
-1.702
2.936
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4
2.936
=====
HOLD
-1.699
2.939
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4
2.939
=====
HOLD
-1.589
3.049
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4
3.049
=====
HOLD
-1.582
3.056
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4
3.056
=====
HOLD
-1.576
3.062
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4
3.062
=====
HOLD
-1.560
3.078
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4
3.078
=====
HOLD
-1.560
3.078
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4
3.078
=====
HOLD
-1.555
3.083
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4
3.083
=====
HOLD
-1.538
3.100
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4
3.100
=====
HOLD
-1.425
3.213
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4
3.213
=====
HOLD
-1.408
3.230
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4
3.230
=====
HOLD
-1.391
3.247
4.638
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4
3.247
=====
HOLD
-1.165
2.314
3.480
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0
2.314
=====
HOLD
-1.165
2.314
3.480
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0
1.851
2.053
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0
2.314
=====
HOLD
-1.016
2.464
3.480
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0
1.851
2.052
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/recalib_Z_s
2.174
2.464
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.464
=====
HOLD
-0.962
2.518
3.480
DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0
1.851
2.052
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s12
2.174
2.518
DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0
2.518
=====
HOLD
-0.543
3.994
4.536
I_clk_ibuf
0.000
1.922
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
3.434
3.635
gw_gao_inst_0/u_la0_top/n1836_s1
3.762
3.994
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
3.994
=====
HOLD
0.192
6.067
5.875
MiniLED_driver_inst/u2/sram_top_ins_wren_s1
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.067
=====
HOLD
0.192
3.636
3.444
I_clk_ibuf
0.000
1.922
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
3.434
3.636
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
3.636
=====
HOLD
0.192
3.636
3.444
I_clk_ibuf
0.000
1.922
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
3.434
3.636
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
3.636
=====
HOLD
0.192
3.636
3.444
I_clk_ibuf
0.000
1.922
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
3.434
3.636
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
3.636
