#include "main.h"

unsigned char const pncodes[5][9][8] = {
    /* Note these are in order transmitted (LSB 1st) */
{ /* Row 0 */
  /* Col 0 */ {0x03, 0xBC, 0x6E, 0x8A, 0xEF, 0xBD, 0xFE, 0xF8},
  /* Col 1 */ {0x88, 0x17, 0x13, 0x3B, 0x2D, 0xBF, 0x06, 0xD6},
  /* Col 2 */ {0xF1, 0x94, 0x30, 0x21, 0xA1, 0x1C, 0x88, 0xA9},
  /* Col 3 */ {0xD0, 0xD2, 0x8E, 0xBC, 0x82, 0x2F, 0xE3, 0xB4},
  /* Col 4 */ {0x8C, 0xFA, 0x47, 0x9B, 0x83, 0xA5, 0x66, 0xD0},
  /* Col 5 */ {0x07, 0xBD, 0x9F, 0x26, 0xC8, 0x31, 0x0F, 0xB8},
  /* Col 6 */ {0xEF, 0x03, 0x95, 0x89, 0xB4, 0x71, 0x61, 0x9D},
  /* Col 7 */ {0x40, 0xBA, 0x97, 0xD5, 0x86, 0x4F, 0xCC, 0xD1},
  /* Col 8 */ {0xD7, 0xA1, 0x54, 0xB1, 0x5E, 0x89, 0xAE, 0x86}
},
{ /* Row 1 */
  /* Col 0 */ {0x83, 0xF7, 0xA8, 0x2D, 0x7A, 0x44, 0x64, 0xD3},
  /* Col 1 */ {0x3F, 0x2C, 0x4E, 0xAA, 0x71, 0x48, 0x7A, 0xC9},
  /* Col 2 */ {0x17, 0xFF, 0x9E, 0x21, 0x36, 0x90, 0xC7, 0x82},
  /* Col 3 */ {0xBC, 0x5D, 0x9A, 0x5B, 0xEE, 0x7F, 0x42, 0xEB},
  /* Col 4 */ {0x24, 0xF5, 0xDD, 0xF8, 0x7A, 0x77, 0x74, 0xE7},
  /* Col 5 */ {0x3D, 0x70, 0x7C, 0x94, 0xDC, 0x84, 0xAD, 0x95},
  /* Col 6 */ {0x1E, 0x6A, 0xF0, 0x37, 0x52, 0x7B, 0x11, 0xD4},
  /* Col 7 */ {0x62, 0xF5, 0x2B, 0xAA, 0xFC, 0x33, 0xBF, 0xAF},
  /* Col 8 */ {0x40, 0x56, 0x32, 0xD9, 0x0F, 0xD9, 0x5D, 0x97}
},
{ /* Row 2 */
  /* Col 0 */ {0x40, 0x56, 0x32, 0xD9, 0x0F, 0xD9, 0x5D, 0x97},
  /* Col 1 */ {0x8E, 0x4A, 0xD0, 0xA9, 0xA7, 0xFF, 0x20, 0xCA},
  /* Col 2 */ {0x4C, 0x97, 0x9D, 0xBF, 0xB8, 0x3D, 0xB5, 0xBE},
  /* Col 3 */ {0x0C, 0x5D, 0x24, 0x30, 0x9F, 0xCA, 0x6D, 0xBD},
  /* Col 4 */ {0x50, 0x14, 0x33, 0xDE, 0xF1, 0x78, 0x95, 0xAD},
  /* Col 5 */ {0x0C, 0x3C, 0xFA, 0xF9, 0xF0, 0xF2, 0x10, 0xC9},
  /* Col 6 */ {0xF4, 0xDA, 0x06, 0xDB, 0xBF, 0x4E, 0x6F, 0xB3},
  /* Col 7 */ {0x9E, 0x08, 0xD1, 0xAE, 0x59, 0x5E, 0xE8, 0xF0},
  /* Col 8 */ {0xC0, 0x90, 0x8F, 0xBB, 0x7C, 0x8E, 0x2B, 0x8E}
},
{ /* Row 3 */
  /* Col 0 */ {0xC0, 0x90, 0x8F, 0xBB, 0x7C, 0x8E, 0x2B, 0x8E},
  /* Col 1 */ {0x80, 0x69, 0x26, 0x80, 0x08, 0xF8, 0x49, 0xE7},
  /* Col 2 */ {0x7D, 0x2D, 0x49, 0x54, 0xD0, 0x80, 0x40, 0xC1},
  /* Col 3 */ {0xB6, 0xF2, 0xE6, 0x1B, 0x80, 0x5A, 0x36, 0xB4},
  /* Col 4 */ {0x42, 0xAE, 0x9C, 0x1C, 0xDA, 0x67, 0x05, 0xF6},
  /* Col 5 */ {0x9B, 0x75, 0xF7, 0xE0, 0x14, 0x8D, 0xB5, 0x80},
  /* Col 6 */ {0xBF, 0x54, 0x98, 0xB9, 0xB7, 0x30, 0x5A, 0x88},
  /* Col 7 */ {0x35, 0xD1, 0xFC, 0x97, 0x23, 0xD4, 0xC9, 0x88},
  /* Col 8 */ {0x88, 0xE1, 0xD6, 0x31, 0x26, 0x5F, 0xBD, 0x40}
},
{ /* Row 4 */
  /* Col 0 */ {0xE1, 0xD6, 0x31, 0x26, 0x5F, 0xBD, 0x40, 0x93},
  /* Col 1 */ {0xDC, 0x68, 0x08, 0x99, 0x97, 0xAE, 0xAF, 0x8C},
  /* Col 2 */ {0xC3, 0x0E, 0x01, 0x16, 0x0E, 0x32, 0x06, 0xBA},
  /* Col 3 */ {0xE0, 0x83, 0x01, 0xFA, 0xAB, 0x3E, 0x8F, 0xAC},
  /* Col 4 */ {0x5C, 0xD5, 0x9C, 0xB8, 0x46, 0x9C, 0x7D, 0x84},
  /* Col 5 */ {0xF1, 0xC6, 0xFE, 0x5C, 0x9D, 0xA5, 0x4F, 0xB7},
  /* Col 6 */ {0x58, 0xB5, 0xB3, 0xDD, 0x0E, 0x28, 0xF1, 0xB0},
  /* Col 7 */ {0x5F, 0x30, 0x3B, 0x56, 0x96, 0x45, 0xF4, 0xA1},
  /* Col 8 */ {0x03, 0xBC, 0x6E, 0x8A, 0xEF, 0xBD, 0xFE, 0xF8}
},
};
unsigned char const pn_bind[] = { 0x98,0x88,0x1b,0xe4,0x30,0x79,0x03,0x84 };
//=================================================================================================
void CYRF_init(char bind){
unsigned char temp;
	PORTE_OUT |= CYRF_RESET;
	for(temp = 0; temp < 20; temp++)asm("nop");
	PORTE_OUT &= ~CYRF_RESET;
	for(temp = 0; temp < 20; temp++)asm("nop");

	CYRF_write(0x9D, 0x01);//  - wr MODE_OVERRIDE_ADR = RST
	for(temp = 0; temp < 20; temp++)asm("nop");
	CYRF_write(0xA8, 0x02);//  - wr CLK_EN_ADR = RXF
	CYRF_write(0xB2, 0x3C);//  - wr AUTO_CAL_TIME_ADR = 0x3C
	CYRF_write(0xB5, 0x14);//  - wr AUTO_CAL_OFFSET_ADR = 0x14
	temp = CYRF_read(0x0D);//  - rd IO_CFG_ADR
	CYRF_write(0x8D, temp | 0x40);//  - wr IO_CFG_ADR = IRQ POL	; Set IRQ polarity to positive.	
	temp = CYRF_read(0x0D);//  - rd IO_CFG_ADR
	temp &= ~0x10;//XOUT as GPIO
	CYRF_write(0x0D, temp | 0x04); //From Devo - Enable PACTL as GPIO
	CYRF_write(0x0E, 0x00); //From Devo
	CYRF_write(0x86, 0x48);//  - wr RX_CFG_ADR = LNA | FAST TURN EN
	CYRF_write(0x9B, 0x55);//  - wr TX_OFFSET_LSB_ADR
	CYRF_write(0x9C, 0x05);//  - wr TX_OFFSET_MSB_ADR
	CYRF_write(0x8F, 0x2C);//  - wr XACT_CFG_ADR = FRC END | Synth Mode (RX) 
	CYRF_write(0x83, 0x3F);//  - wr TX_CFG_ADR = 64 chip codes | SDR Mode | +4 dBm
	CYRF_write(0x92, 0x0E);//  - wr DATA64_THOLD_ADR = 0x0E 
	CYRF_write(0x0C, 0xC0);//  - wr XTAL_CTRL_ADR XTAL - GPIO
	CYRF_write(0x8F, 0x0C);//  - wr XACT_CFG_ADR = Synth Mode (RX)
	if(bind){
		CYRF_write(0x83, 0x3F);//TX_CFG_ADR = 64 chip codes | SDR Mode | +4 dBm
		CYRF_write(0x90, 0x4A);//FRAMING_CFG_ADR = SOP LEN 64 chips | SOP TH = 0xA
		CYRF_write(0x9E, 0x14);//RX_OVERRIDE_ADR = FRC RXDR | DIS RXCRC
		CYRF_write(0x94, 0x02);//EOP_CTRL_ADR = EOP = 0x02
		CYRF_write(0x9F, 0x04);//TX_OVERRIDE_ADR = DIS TXCRC
		CYRF_write_block_const(0xA3, &pncodes[0][8][0], 8);
		CYRF_write_block_const(0xA3, &pn_bind[0], 8);
	}else{
		CYRF_write(0x83, 0x0F);// - wr TX_CFG_ADR = 32 chip codes, 8DR Mode, +4 dBm,
		CYRF_write(0x90, 0xEE);//  - wr FRAMING_CFG_ADR = SOP EN | SOP LEN | LEN EN | SOP TH = 0x0E
		CYRF_write(0x9F, 0x00);//  - wr TX_OVERRIDE_ADR
		CYRF_write(0x9E, 0x00);//  - wr RX_OVERRIDE_ADR
	}
}
//=================================================================================================
void CYRF_write(unsigned char reg, unsigned char value){
	PORTD_OUT &= ~CYRF_SS;
	spi(reg | 0x80);
	spi(value);
	PORTD_OUT |= CYRF_SS;
}
//=================================================================================================
unsigned char CYRF_read(unsigned char reg){
unsigned char value = 0;
	reg &= ~0x80;	//read mode
	PORTD_OUT &= ~CYRF_SS;
	spi(reg);
	value = spi(0);
	PORTD_OUT |= CYRF_SS;
return value;
}
//=================================================================================================
void CYRF_read_block(unsigned char reg, unsigned char *pbStrPtr, unsigned char len){
	reg &= ~0x80;	//read mode
	PORTD_OUT &= ~CYRF_SS;
	spi(reg);
	while(len){
		*pbStrPtr++ = spi(0);
		len--;
	}
	PORTD_OUT |= CYRF_SS;
}
//=================================================================================================
void CYRF_write_block(unsigned char reg, unsigned char *pbStrPtr, unsigned char len){
	PORTD_OUT &= ~CYRF_SS;
	spi(reg | 0x80);
	while(len){
		spi(*pbStrPtr++);
		len--;
	}
	PORTD_OUT |= CYRF_SS;
}
//=================================================================================================
void CYRF_write_block_const(unsigned char reg, const unsigned char *pbStrPtr, unsigned char len){
	PORTD_OUT &= ~CYRF_SS;
	spi(reg | 0x80);
	while(len){
		spi(*pbStrPtr++);
		len--;
	}
	PORTD_OUT |= CYRF_SS;
}
//=================================================================================================
void CYRF_read_mnfctID(void){
	CYRF_write(0x25, 0xFF);/* Fuses power on */
	CYRF_read_block(0x25,  mnfctID, 6);
	CYRF_write(0x25, 0x00);/* Fuses power off */
}
//=================================================================================================
