#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 16 06:00:29 2017
# Process ID: 9272
# Current directory: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5024 C:\Users\mzm0175\OneDrive - Auburn University\Academics\Compuer architectute\Project\Project_fress\project_CPU_RET_fixed _impl_seven_segment\project_CPU.xpr
# Log file: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/vivado.log
# Journal file: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment'
INFO: [Project 1-313] Project file moved from 'C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new
file mkdir {C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new}
close [ open {C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new/Test_PC.v} w ]
add_files {{C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new/Test_PC.v}}
update_compile_order -fileset sources_1
set_property top Test_PC [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_1/project_1.srcs/sources_1/new/display.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 16 06:13:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Nov 16 06:14:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 16 06:15:34 2017] Launched impl_1...
Run output will be captured here: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A401EBA
set_property PROGRAM.FILE {C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/impl_1/Test_PC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/impl_1/Test_PC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 16 10:28:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Test_PC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.793 ; gain = 33.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Test_PC' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new/Test_PC.v:4]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new/Test_PC.v:15]
INFO: [Synth 8-638] synthesizing module 'MyPC' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:11]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:12]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:13]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:14]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:15]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:16]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:17]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:25]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:26]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:27]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:28]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:29]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:30]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:34]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:35]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:37]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:41]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:45]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:47]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:48]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:49]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:50]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:51]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:52]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:60]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/PC.v:2]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/PC.v:2]
INFO: [Synth 8-638] synthesizing module 'ADDER' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ADDER.v:2]
INFO: [Synth 8-256] done synthesizing module 'ADDER' (3#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ADDER.v:2]
INFO: [Synth 8-638] synthesizing module 'Cont' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Cont.v:23]
INFO: [Synth 8-256] done synthesizing module 'Cont' (4#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Cont.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX3' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX3.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX3' (5#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX3.v:23]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg' (6#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Reg.v:3]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/SignExtend.v:3]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (7#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/SignExtend.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ALU.v:17]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'insMemory' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/InsMemory.v:2]
INFO: [Synth 8-256] done synthesizing module 'insMemory' (10#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/InsMemory.v:2]
INFO: [Synth 8-638] synthesizing module 'dataMemory' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/dataMemory.v:4]
INFO: [Synth 8-256] done synthesizing module 'dataMemory' (11#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/dataMemory.v:4]
INFO: [Synth 8-256] done synthesizing module 'MyPC' (12#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v:3]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/display.v:6]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/display.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/display.v:65]
INFO: [Synth 8-256] done synthesizing module 'display' (13#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/display.v:6]
INFO: [Synth 8-256] done synthesizing module 'Test_PC' (14#1) [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/new/Test_PC.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.855 ; gain = 65.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.855 ; gain = 65.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/constrs_1/imports/Xilinx/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/constrs_1/imports/Xilinx/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1514.941 ; gain = 397.207
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1514.941 ; gain = 397.207
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A401EBA
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyPC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj MyPC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Cont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cont
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/MyPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sources_1/imports/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyPC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e1c5072daa4245af87b29c45515fe4d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyPC_tb_behav xil_defaultlib.MyPC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.Cont
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.insMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MyPC
Compiling module xil_defaultlib.MyPC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyPC_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyPC_tb_behav -key {Behavioral:sim_1:Functional:MyPC_tb} -tclbatch {MyPC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source MyPC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
WARNING: File descriptor (-20000) passed to $fwrite in file C:/Users/mzm0175/OneDrive - Auburn University/Academics/Compuer architectute/Project/Project_fress/project_CPU_RET_fixed _impl_seven_segment/project_CPU.srcs/sim_1/new/MyPC_tb.v at line 40 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyPC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 10:34:52 2017...
