var group___s_m_c___structures =
[
    [ "SMC_NORSRAMTimingConfig_T", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html", [
      [ "accessMode", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#a4d0c9ef14bd9ebbcb46b7e8a9a673e66", null ],
      [ "addressHodeTime", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#a976727128a65f2c9bed487301776e92e", null ],
      [ "addressSetupTime", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#a96fe4a50e279363a08196d40fc2b0d59", null ],
      [ "busTurnaroundTime", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#ab18f373cabe8d4a1840cdca45c06eae4", null ],
      [ "clockDivision", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#a5a2bc2830f0dbd7cf65880ae82c3c772", null ],
      [ "dataLatency", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#a88f85cfc867a51249e0e4595a66ae785", null ],
      [ "dataSetupTime", "db/d36/struct_s_m_c___n_o_r_s_r_a_m_timing_config___t.html#afe6619c5de02eafcc29223be465f28cf", null ]
    ] ],
    [ "SMC_NORSRAMConfig_T", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html", [
      [ "asynchronousWait", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#adffef688ea836f797476e85e8d57a985", null ],
      [ "bank", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#ae6947d20cd851391151d90a77afdadbc", null ],
      [ "burstAcceesMode", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#ad48b5645056328abd39d0e31754c46eb", null ],
      [ "dataAddressMux", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#af7043734093eba7380c8ca35b30dd6a0", null ],
      [ "extendedMode", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#a175617af781baa047485e4d7457b2dcb", null ],
      [ "memoryDataWidth", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#a54a5c699a38f088ab3743040757a686e", null ],
      [ "memoryType", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#af1544308443fc86de3d3be1396e6b401", null ],
      [ "readWriteTimingStruct", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#af7084a9cf0d6a53c8f96cbed2da47fa9", null ],
      [ "waiteSignal", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#a317d118633f44f5ff02d0b5efab6a14e", null ],
      [ "waitSignalActive", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#ae6b7c583592985c0bc5bb513742b3cba", null ],
      [ "waitSignalPolarity", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#add654d0d78ff4583f9f1ede77bda690d", null ],
      [ "wrapMode", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#afe6966f1f8eb1f1ffa9fc367b56c6c80", null ],
      [ "writeBurst", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#a387c5a4b875546695af07c228a6ca725", null ],
      [ "writeOperation", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#a6313ced38742bfb652933f693e42ef85", null ],
      [ "writeTimingStruct", "d3/d7e/struct_s_m_c___n_o_r_s_r_a_m_config___t.html#ad39480a0f62dcfb2088bad0705fd7b25", null ]
    ] ],
    [ "SMC_NAND_PCCARDTimingConfig_T", "d5/d97/struct_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_config___t.html", [
      [ "HiZSetupTime", "d5/d97/struct_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_config___t.html#aedfd0bf70fffb7922fd7127ebe5212c5", null ],
      [ "holdSetupTime", "d5/d97/struct_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_config___t.html#a51ab6316cdbcd03c42378e4da5c93d95", null ],
      [ "setupTime", "d5/d97/struct_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_config___t.html#ac6b4d0223b9bf49a655e97b579e45228", null ],
      [ "waitSetupTime", "d5/d97/struct_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_config___t.html#a511d9b2858dbbe854b90c745fbad00be", null ]
    ] ],
    [ "SMC_NANDConfig_T", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html", [
      [ "attributeSpaceTimingStruct", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a6a7336a34d47f309a32e603fc2a21e0c", null ],
      [ "bank", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#ae1cbeaa8edd75b65c2b507fbbf53887b", null ],
      [ "commonSpaceTimingStruct", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a688c8a6301d04956f74195b9e9c72881", null ],
      [ "ECC", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a19028492c70c34c9bc96156a2ede3e94", null ],
      [ "ECCPageSize", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#ad2844474642b694d240560f16f4a8a75", null ],
      [ "memoryDataWidth", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a54a5c699a38f088ab3743040757a686e", null ],
      [ "TARSetupTime", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a672a705f158dc1d609641c743b859c98", null ],
      [ "TCLRSetupTime", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba", null ],
      [ "waitFeature", "d7/ddc/struct_s_m_c___n_a_n_d_config___t.html#aecf4ffa877d1120227ed1dc1b148d736", null ]
    ] ],
    [ "SMC_PCCARDConfig_T", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html", [
      [ "attributeSpaceTimingStruct", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#a6a7336a34d47f309a32e603fc2a21e0c", null ],
      [ "commonSpaceTimingStruct", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#a688c8a6301d04956f74195b9e9c72881", null ],
      [ "IOSpaceTimingStruct", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#ac78ed40a6332f709ce6f80a5f6b0666e", null ],
      [ "TARSetupTime", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#a672a705f158dc1d609641c743b859c98", null ],
      [ "TCLRSetupTime", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba", null ],
      [ "waitFeature", "dd/dbf/struct_s_m_c___p_c_c_a_r_d_config___t.html#aecf4ffa877d1120227ed1dc1b148d736", null ]
    ] ]
];