HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/55||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/57||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/59||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/61||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/63||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/65||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP1.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/70||TEMP1_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP1_MSS\TEMP1_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||TEMP1.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/79||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TEMP1.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/160||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG133||@W:Object sersmb7 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/273||corei2creal.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/261
Implementation;Synthesis||CG133||@W:Object sersmb6 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/274||corei2creal.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/262
Implementation;Synthesis||CG133||@W:Object sersmb4 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/275||corei2creal.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/264
Implementation;Synthesis||CG133||@W:Object sersmb2 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/276||corei2creal.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/266
Implementation;Synthesis||CG133||@W:Object sersmb1 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/277||corei2creal.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/267
Implementation;Synthesis||CG133||@W:Object sersmb0 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/278||corei2creal.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/268
Implementation;Synthesis||CG133||@W:Object SMBSUS_NI_d is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/279||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis||CG133||@W:Object SMBSUS_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/280||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis||CG133||@W:Object SMBALERT_NI_d is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/281||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis||CG133||@W:Object SMBALERT_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/282||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_3ms_reg[3:0]. Make sure that there are no unused intermediate registers.||TEMP1.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/284||corei2creal.v(3238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3238
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_25ms_reg[6:0]. Make sure that there are no unused intermediate registers.||TEMP1.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/285||corei2creal.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3212
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_35ms_reg[7:0]. Make sure that there are no unused intermediate registers.||TEMP1.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/286||corei2creal.v(3181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3181
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff0. Make sure that there are no unused intermediate registers.||TEMP1.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/287||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff1. Make sure that there are no unused intermediate registers.||TEMP1.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/288||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff2. Make sure that there are no unused intermediate registers.||TEMP1.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/289||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register set_int. Make sure that there are no unused intermediate registers.||TEMP1.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/290||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CL190||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP1.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/291||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CL169||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||TEMP1.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/292||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CG133||@W:Object seradr1apb is declared but not assigned. Either assign a value or remove the declaration.||TEMP1.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/294||corei2c.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/109
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_215us_reg[12:0]. Make sure that there are no unused intermediate registers.||TEMP1.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/296||corei2c.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/118
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP1.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/312||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP1.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/313||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP1.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/314||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP1.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/315||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP1.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/316||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||TEMP1.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/349||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmmod.||TEMP1.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/360||corei2creal.v(3117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3117
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmdet.||TEMP1.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/370||corei2creal.v(2846);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2846
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmsync.||TEMP1.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/380||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis||CL159||@N: Input pulse_215us is unused.||TEMP1.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/391||corei2creal.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input seradr1apb0 is unused.||TEMP1.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/392||corei2creal.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input SMBALERT_NI is unused.||TEMP1.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/393||corei2creal.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input SMBSUS_NI is unused.||TEMP1.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/394||corei2creal.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||TEMP1.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/401||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||TEMP1.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/402||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||TEMP1.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/403||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||TEMP1.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/404||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||TEMP1.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/405||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||TEMP1.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/406||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||TEMP1.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/407||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||TEMP1.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/408||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||TEMP1.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/409||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||TEMP1.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/410||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||TEMP1.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/411||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||TEMP1.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/412||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||TEMP1.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/413||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||TEMP1.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/414||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||TEMP1.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/415||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||TEMP1.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/416||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||TEMP1.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/417||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||TEMP1.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/418||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||TEMP1.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/419||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||TEMP1.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/420||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||TEMP1.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/421||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||TEMP1.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/422||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||TEMP1.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/423||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||TEMP1.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/424||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||TEMP1.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/425||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||TEMP1.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/426||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||TEMP1.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/427||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||TEMP1.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/428||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||TEMP1.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/429||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||TEMP1.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/430||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||TEMP1.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/431||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||TEMP1.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/432||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||TEMP1.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/433||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||TEMP1.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/434||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||TEMP1.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/435||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||TEMP1.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/436||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||TEMP1.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/437||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||TEMP1.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/438||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||TEMP1.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/439||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||TEMP1.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/440||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||TEMP1.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/441||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||TEMP1.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/442||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||TEMP1.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/443||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||TEMP1.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/444||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||TEMP1.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/445||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||TEMP1.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/446||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||TEMP1.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/447||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||TEMP1.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/448||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/588||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/589||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/590||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/591||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/592||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist TEMP1 ||TEMP1.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/599||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||TEMP1.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/629||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/720||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/721||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/722||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/723||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TEMP1.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/724||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||BZ173||@N: ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z3(verilog)) mapped in logic.||TEMP1.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/725||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||BZ173||@N: ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z3(verilog)) mapped in logic.||TEMP1.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/726||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||MO106||@N: Found ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z3(verilog)) with 29 words by 5 bits.||TEMP1.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/727||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[0] (in view: work.TEMP1(verilog)) mapped in logic.||TEMP1.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/728||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[0] (in view: work.TEMP1(verilog)) with 1 words by 1 bit.||TEMP1.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/729||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BN362||@N: Removing sequential instance COREI2C_C0_0.COREI2C_C0_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7] (in view: work.TEMP1(verilog)) because it does not drive other instances.||TEMP1.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/784||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis||FP130||@N: Promoting Net SYSRESET_0_POWER_ON_RESET_N_arst on CLKINT  I_103 ||TEMP1.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/794||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||TEMP1.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP1.srr'/linenumber/831||null;null
Implementation;Place and Route;RootName:TEMP1
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||TEMP1_layout_log.log;liberoaction://open_report/file/TEMP1_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TEMP1
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||TEMP1_generateBitstream.log;liberoaction://open_report/file/TEMP1_generateBitstream.log||(null);(null)
