---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      700500	      700500	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		        7768	        7768	           0	           0	           0	           0
  Demand miss rate	      0.0111	      0.0111	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      497152
 ( / Demand Fetches)	      0.7097
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	      497152
 ( / Demand Fetches)	      0.7097

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      299522	           0	      299522	      202676	       96846	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6767	      0.3233	      0.0000

 Demand Misses		        5376	           0	        5376	        2907	        2469	           0
  Demand miss rate	      0.0179	      0.0000	      0.0179	      0.0143	      0.0255	      0.0000

 Multi-block refs                22
 Bytes From Memory	      344064
 ( / Demand Fetches)	      1.1487
 Bytes To Memory	      196288
 ( / Demand Writes)	      2.0268
 Total Bytes r/w Mem	      540352
 ( / Demand Fetches)	      1.8040

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       16211	        7768	        8443	        5376	        3067	           0
  Fraction of total	      1.0000	      0.4792	      0.5208	      0.3316	      0.1892	      0.0000

 Demand Misses		        2208	         759	        1449	        1448	           1	           0
  Demand miss rate	      0.1362	      0.0977	      0.1716	      0.2693	      0.0003	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      141248
 ( / Demand Fetches)	      8.7131
 Bytes To Memory	       89792
 ( / Demand Writes)	     29.2768
 Total Bytes r/w Mem	      231040
 ( / Demand Fetches)	     14.2521

---Execution complete.
