// Seed: 4123820621
module module_0 (
    output wire id_0,
    input wor id_1,
    output logic id_2,
    input supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  always @(*) begin
    id_2 <= {~id_1{1}};
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output logic id_7
);
  always @(*) id_7 = #1 1'b0;
  module_0(
      id_3, id_5, id_7, id_0, id_3
  );
endmodule
