# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of MicroCode.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_sort.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TB_RISCV work.SP_SRAM work.RISCV_TOP work.RISCV_CLKRST work.REG_FILE work.MicroCode work.ImmGen work.ControlUnit work.BranchComp work.AluUnit
# vsim -gui work.TB_RISCV work.SP_SRAM work.RISCV_TOP work.RISCV_CLKRST work.REG_FILE work.MicroCode work.ImmGen work.ControlUnit work.BranchComp work.AluUnit 
# Start time: 13:48:06 on Jan 31,2022
# Loading work.TB_RISCV
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.ImmGen
# Loading work.AluUnit
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.SP_SRAM
# Loading work.REG_FILE
# Loading work.BranchComp
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been passed
# Test #    7 has been passed
# Test #    8 has been passed
# Test #    9 has been passed
# Test #   10 has been passed
# Test #   11 has been passed
# Test #   12 has been passed
# Test #   13 has been passed
# Test #   14 has been passed
# Test #   15 has been passed
# Test #   16 has been passed
# Test #   17 has been passed
# Test #   18 has been passed
# Test #   19 has been passed
# Test #   20 has been passed
# Test #   21 has been passed
# Test #   22 has been passed
# Test #   23 has been passed
# Test #   24 has been passed
# Test #   25 has been passed
# Test #   26 has been passed
# Test #   27 has been passed
# Test #   28 has been passed
# Test #   29 has been passed
# Test #   30 has been passed
# Test #   31 has been passed
# Test #   32 has been passed
# Test #   33 has been passed
# Test #   34 has been passed
# Test #   35 has been passed
# Test #   36 has been passed
# Test #   37 has been passed
# Test #   38 has been passed
# Test #   39 has been passed
# Test #   40 has been passed
# Finish:      41477 cycle
# Success.
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_sort.v(193)
#    Time: 414875 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_sort.v line 193
# End time: 16:38:08 on Jan 31,2022, Elapsed time: 2:50:02
# Errors: 0, Warnings: 4
# Closing project C:/Users/W24937/Desktop/modelsim_project/Lab4/Lab4.mpf
