/*
 * Copyright (c) 2021-2023 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include "arm_gemm.hpp"

#include <cstddef>
#include <cstdint>

#if defined(__aarch64__)

namespace arm_conv {
namespace depthwise {

void a64_u8s8u8q_nhwc_5x5_s1_output2x2_mla_depthfirst_impl(
  const unsigned int n_channels,
  const uint8_t *const *const inptrs,
  const int8_t *const weights,
  const int32_t *const bias,
  const arm_gemm::Requantize32 &qp,
  const int32_t *const requant_muls,
  const int32_t *const requant_shifts,
  uint8_t *const *const outptrs
)
{
  struct Params
  {
    long unsigned int n_channels;
    const void *weights;
    const int32_t *bias;
    const arm_gemm::Requantize32 *requant;
    const int32_t *const requant_muls;
    const int32_t *const requant_shifts;
    uint8_t *const *const outptrs;
    const uint8_t *inptrs[36];

    Params(
      long unsigned int n_channels,
      const uint8_t *const *inptrs_raw,
      const void *const weights,
      const int32_t *const bias,
      const arm_gemm::Requantize32 &qp,
      const int32_t *const requant_muls,
      const int32_t *const requant_shifts,
      uint8_t *const *outptrs
    ) : n_channels(n_channels), weights(weights), bias(bias),
        requant(&qp), requant_muls(requant_muls),
        requant_shifts(requant_shifts), outptrs(outptrs)
    {
      inptrs[0] = inptrs_raw[0];
      inptrs[1] = inptrs_raw[1];
      inptrs[2] = inptrs_raw[6];
      inptrs[3] = inptrs_raw[7];
      inptrs[4] = inptrs_raw[2];
      inptrs[5] = inptrs_raw[8];
      inptrs[6] = inptrs_raw[3];
      inptrs[7] = inptrs_raw[4];
      inptrs[8] = inptrs_raw[11];
      inptrs[9] = inptrs_raw[12];
      inptrs[10] = inptrs_raw[9];
      inptrs[11] = inptrs_raw[10];
      inptrs[12] = inptrs_raw[5];
      inptrs[13] = inptrs_raw[13];
      inptrs[14] = inptrs_raw[14];
      inptrs[15] = inptrs_raw[15];
      inptrs[16] = inptrs_raw[16];
      inptrs[17] = inptrs_raw[17];
      inptrs[18] = inptrs_raw[18];
      inptrs[19] = inptrs_raw[19];
      inptrs[20] = inptrs_raw[20];
      inptrs[21] = inptrs_raw[21];
      inptrs[22] = inptrs_raw[22];
      inptrs[23] = inptrs_raw[23];
      inptrs[24] = inptrs_raw[24];
      inptrs[25] = inptrs_raw[25];
      inptrs[26] = inptrs_raw[26];
      inptrs[27] = inptrs_raw[27];
      inptrs[28] = inptrs_raw[28];
      inptrs[29] = inptrs_raw[29];
      inptrs[30] = inptrs_raw[30];
      inptrs[31] = inptrs_raw[31];
      inptrs[32] = inptrs_raw[32];
      inptrs[33] = inptrs_raw[33];
      inptrs[34] = inptrs_raw[34];
      inptrs[35] = inptrs_raw[35];

    }
  };

  const Params params(n_channels, inptrs, weights, bias, qp,
                      requant_muls, requant_shifts, outptrs);

  __asm__ __volatile__(
    "ldr x1, [%x[params], %[offsetof_Params_n_channels]]\n"
    "ldr x13, [%x[params], %[offsetof_Params_requant]]\n"
    "lsr x2, x1, #0x3\n"
    "add x3, x13, %[offsetof_Requantize32_a_offset]\n"
    "ld1r { v9.16b }, [x3]\n"
    "ldr x24, [%x[params], %[offsetof_Params_outptrs]]\n"
    "add x11, x13, %[offsetof_Requantize32_b_offset]\n"
    "add x5, x13, %[offsetof_Requantize32_c_offset]\n"
    "ld1r { v15.16b }, [x11]\n"
    "ld1r { v14.8h }, [x5]\n"
    "add x3, x13, %[offsetof_Requantize32_minval]\n"
    "add x15, x13, %[offsetof_Requantize32_maxval]\n"
    "ld1r { v12.8h }, [x3]\n"
    "ld1r { v11.8h }, [x15]\n"
    "mov x0, #0x0\n"
    "mov x10, #0x0\n"
    "add x4, %x[params], %[offsetof_Params_inptrs]\n"
    "ldr x3, [%x[params], %[offsetof_Params_weights]]\n"
    "ldr x5, [%x[params], %[offsetof_Params_requant_muls]]\n"
    "ldr x8, [%x[params], %[offsetof_Params_requant_shifts]]\n"
    "ldp x17, x6, [x24, #0x0]\n"
    "ldp x7, x16, [x24, #0x10]\n"
    "cbz x2, 3f\n"
    "ldr d0, [x3, #0x0]\n"
    "ldr d1, [x3, #0x8]\n"
    "subs x2, x2, #0x1\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ldr d2, [x3, #0x10]\n"
    "ldr d3, [x3, #0x18]\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ldr d4, [x3, #0x20]\n"
    "ldr x13, [%x[params], %[offsetof_Params_bias]]\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr q13, [x13, #0x0]\n"
    "ldr q19, [x13, #0x10]\n"
    "add x13, x13, #0x20\n"
    "str x13, [%x[params], %[offsetof_Params_bias]]\n"
    "ldp x9, x28, [x4, #0x0]\n"
    "ldp x27, x26, [x4, #0x10]\n"
    "mov v20.16b, v13.16b\n"
    "mov v10.16b, v19.16b\n"
    "ldp x25, x24, [x4, #0x20]\n"
    "ldp x23, x22, [x4, #0x30]\n"
    "mov v8.16b, v13.16b\n"
    "mov v7.16b, v19.16b\n"
    "ldp x21, x20, [x4, #0x40]\n"
    "ldr d31, [x9, x0]\n"
    "mov v17.16b, v13.16b\n"
    "mov v21.16b, v19.16b\n"
    "ldr d30, [x28, x0]\n"
    "ldr d29, [x27, x0]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "ldr d28, [x26, x0]\n"
    "ldr d27, [x25, x0]\n"
    "usubl v29.8h, v29.8b, v9.8b\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "ldr d23, [x24, x0]\n"
    "ldr d25, [x23, x0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "ldr d24, [x22, x0]\n"
    "ldr d26, [x21, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "ldr d22, [x20, x0]\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "beq 2f\n"
    "1:"  // Loop
    "ldr q18, [x5, #0x0]\n"
    "ldr q6, [x8, #0x0]\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "ldr q5, [x5, #0x10]\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "ldr x20, [x4, #0x50]\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "smlal v8.4s, v29.4h, v0.4h\n"
    "smlal v17.4s, v28.4h, v0.4h\n"
    "ldr x22, [x4, #0x58]\n"
    "ldr x21, [x4, #0x60]\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "ldr d31, [x20, x0]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v7.4s, v29.8h, v0.8h\n"
    "smlal v13.4s, v27.4h, v2.4h\n"
    "ldr x20, [x4, #0x68]\n"
    "ldr x26, [x4, #0x70]\n"
    "smlal2 v21.4s, v28.8h, v0.8h\n"
    "ldr d30, [x22, x0]\n"
    "smlal v20.4s, v27.4h, v1.4h\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal v8.4s, v28.4h, v1.4h\n"
    "smlal v17.4s, v23.4h, v1.4h\n"
    "ldr x25, [x4, #0x78]\n"
    "ldr x23, [x4, #0x80]\n"
    "smlal2 v19.4s, v27.8h, v2.8h\n"
    "smlal2 v10.4s, v27.8h, v1.8h\n"
    "ldr d0, [x3, #0x28]\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal2 v7.4s, v28.8h, v1.8h\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "ldr x24, [x4, #0x88]\n"
    "ldr x15, [x4, #0x90]\n"
    "smlal2 v21.4s, v23.8h, v1.8h\n"
    "ldr d27, [x21, x0]\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v8.4s, v23.4h, v2.4h\n"
    "smlal v17.4s, v31.4h, v2.4h\n"
    "ldr x21, [x4, #0x98]\n"
    "ldr x14, [x4, #0xa0]\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "ldr d1, [x3, #0x30]\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal2 v7.4s, v23.8h, v2.8h\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "ldr x13, [x4, #0xa8]\n"
    "ldr x12, [x4, #0xb0]\n"
    "smlal2 v21.4s, v31.8h, v2.8h\n"
    "ldr d25, [x20, x0]\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal v8.4s, v31.4h, v3.4h\n"
    "smlal v17.4s, v30.4h, v3.4h\n"
    "ldr x20, [x4, #0xb8]\n"
    "ldr x11, [x4, #0xc0]\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "ldr d2, [x3, #0x38]\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal2 v7.4s, v31.8h, v3.8h\n"
    "smlal v13.4s, v29.4h, v0.4h\n"
    "ldr x22, [x4, #0xc8]\n"
    "ldr x9, [x4, #0xd0]\n"
    "smlal2 v21.4s, v30.8h, v3.8h\n"
    "ldr d24, [x26, x0]\n"
    "smlal v20.4s, v27.4h, v4.4h\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal v8.4s, v30.4h, v4.4h\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "ldr x28, [x4, #0xd8]\n"
    "ldr x27, [x4, #0xe0]\n"
    "smlal2 v19.4s, v29.8h, v0.8h\n"
    "ldr d3, [x3, #0x40]\n"
    "smlal2 v10.4s, v27.8h, v4.8h\n"
    "ldr d27, [x25, x0]\n"
    "smlal2 v7.4s, v30.8h, v4.8h\n"
    "smlal v13.4s, v28.4h, v1.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x26, [x4, #0xe8]\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "ldr d4, [x3, #0x48]\n"
    "smlal v20.4s, v28.4h, v0.4h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v8.4s, v22.4h, v0.4h\n"
    "smlal v17.4s, v25.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "subs x2, x2, #0x1\n"
    "smlal2 v19.4s, v28.8h, v1.8h\n"
    "smlal2 v10.4s, v28.8h, v0.8h\n"
    "ldr d28, [x24, x0]\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "smlal2 v7.4s, v22.8h, v0.8h\n"
    "smlal v13.4s, v23.4h, v2.4h\n"
    "ldr x25, [x4, #0xf0]\n"
    "add x5, x5, #0x20\n"
    "smlal2 v21.4s, v25.8h, v0.8h\n"
    "ldr d0, [x3, #0x50]\n"
    "smlal v20.4s, v23.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v1.4h\n"
    "smlal v17.4s, v24.4h, v1.4h\n"
    "smlal2 v19.4s, v23.8h, v2.8h\n"
    "smlal2 v10.4s, v23.8h, v1.8h\n"
    "ldr d23, [x23, x0]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "smlal2 v7.4s, v25.8h, v1.8h\n"
    "smlal v13.4s, v31.4h, v3.4h\n"
    "ldr x24, [x4, #0xf8]\n"
    "smlal2 v21.4s, v24.8h, v1.8h\n"
    "ldr d1, [x3, #0x58]\n"
    "smlal v20.4s, v31.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v24.4h, v2.4h\n"
    "smlal v17.4s, v27.4h, v2.4h\n"
    "smlal2 v19.4s, v31.8h, v3.8h\n"
    "smlal2 v10.4s, v31.8h, v2.8h\n"
    "ldr d31, [x15, x0]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v7.4s, v24.8h, v2.8h\n"
    "smlal v13.4s, v30.4h, v4.4h\n"
    "ldr x23, [x4, #0x100]\n"
    "smlal2 v21.4s, v27.8h, v2.8h\n"
    "ldr d2, [x3, #0x60]\n"
    "smlal v20.4s, v30.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v27.4h, v3.4h\n"
    "smlal v17.4s, v23.4h, v3.4h\n"
    "smlal2 v19.4s, v30.8h, v4.8h\n"
    "smlal2 v10.4s, v30.8h, v3.8h\n"
    "ldr d30, [x21, x0]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal2 v7.4s, v27.8h, v3.8h\n"
    "smlal v13.4s, v22.4h, v0.4h\n"
    "ldr x15, [x4, #0x108]\n"
    "smlal2 v21.4s, v23.8h, v3.8h\n"
    "ldr d3, [x3, #0x68]\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v23.4h, v4.4h\n"
    "smlal v17.4s, v28.4h, v4.4h\n"
    "smlal2 v19.4s, v22.8h, v0.8h\n"
    "ldr d22, [x20, x0]\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "ldr d26, [x14, x0]\n"
    "smlal2 v7.4s, v23.8h, v4.8h\n"
    "smlal v13.4s, v25.4h, v1.4h\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "ldr x21, [x4, #0x110]\n"
    "smlal2 v21.4s, v28.8h, v4.8h\n"
    "ldr d4, [x3, #0x70]\n"
    "smlal v20.4s, v25.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v31.4h, v0.4h\n"
    "smlal v17.4s, v30.4h, v0.4h\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "ldr x20, [x4, #0x118]\n"
    "smlal2 v19.4s, v25.8h, v1.8h\n"
    "smlal2 v10.4s, v25.8h, v0.8h\n"
    "ldr d25, [x13, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal2 v7.4s, v31.8h, v0.8h\n"
    "smlal v13.4s, v24.4h, v2.4h\n"
    "ldr x13, [%x[params], %[offsetof_Params_bias]]\n"
    "smlal2 v21.4s, v30.8h, v0.8h\n"
    "ldr d0, [x3, #0x78]\n"
    "smlal v20.4s, v24.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v30.4h, v1.4h\n"
    "smlal v17.4s, v26.4h, v1.4h\n"
    "smlal2 v19.4s, v24.8h, v2.8h\n"
    "smlal2 v10.4s, v24.8h, v1.8h\n"
    "ldr d24, [x12, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal2 v7.4s, v30.8h, v1.8h\n"
    "smlal v13.4s, v27.4h, v3.4h\n"
    "smlal2 v21.4s, v26.8h, v1.8h\n"
    "ldr d1, [x3, #0x80]\n"
    "smlal v20.4s, v27.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v26.4h, v2.4h\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v19.4s, v27.8h, v3.8h\n"
    "smlal2 v10.4s, v27.8h, v2.8h\n"
    "ldr d27, [x11, x0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal2 v7.4s, v26.8h, v2.8h\n"
    "smlal v13.4s, v23.4h, v4.4h\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "ldr d2, [x3, #0x88]\n"
    "smlal v20.4s, v23.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "smlal2 v19.4s, v23.8h, v4.8h\n"
    "smlal2 v10.4s, v23.8h, v3.8h\n"
    "ldr d23, [x22, x0]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "ldr d3, [x3, #0x90]\n"
    "smlal v20.4s, v28.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "smlal v17.4s, v22.4h, v4.4h\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "ldr d31, [x9, x0]\n"
    "smlal2 v10.4s, v28.8h, v4.8h\n"
    "ldr d28, [x27, x0]\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v21.4s, v22.8h, v4.8h\n"
    "ldr d4, [x3, #0x98]\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v27.4h, v0.4h\n"
    "smlal v17.4s, v23.4h, v0.4h\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "ldr d30, [x28, x0]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal2 v7.4s, v27.8h, v0.8h\n"
    "smlal v13.4s, v26.4h, v2.4h\n"
    "smlal2 v21.4s, v23.8h, v0.8h\n"
    "ldr d0, [x3, #0xa0]\n"
    "smlal v20.4s, v26.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v23.4h, v1.4h\n"
    "smlal v17.4s, v31.4h, v1.4h\n"
    "smlal2 v19.4s, v26.8h, v2.8h\n"
    "smlal2 v10.4s, v26.8h, v1.8h\n"
    "ldr d26, [x26, x0]\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "smlal2 v7.4s, v23.8h, v1.8h\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "smlal2 v21.4s, v31.8h, v1.8h\n"
    "ldr d1, [x3, #0xa8]\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v31.4h, v2.4h\n"
    "smlal v17.4s, v30.4h, v2.4h\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "ldr d25, [x25, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal2 v7.4s, v31.8h, v2.8h\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "smlal2 v21.4s, v30.8h, v2.8h\n"
    "ldr d2, [x3, #0xb0]\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v30.4h, v3.4h\n"
    "smlal v17.4s, v28.4h, v3.4h\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "ldr d24, [x24, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal2 v7.4s, v30.8h, v3.8h\n"
    "smlal v13.4s, v27.4h, v0.4h\n"
    "smlal2 v21.4s, v28.8h, v3.8h\n"
    "ldr d3, [x3, #0xb8]\n"
    "smlal v20.4s, v22.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v28.4h, v4.4h\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "smlal2 v19.4s, v27.8h, v0.8h\n"
    "ldr d27, [x23, x0]\n"
    "smlal2 v7.4s, v28.8h, v4.8h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v13.4s, v23.4h, v1.4h\n"
    "smlal2 v10.4s, v22.8h, v4.8h\n"
    "ldr q22, [x8, #0x10]\n"
    "add x8, x8, #0x20\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "ldr d4, [x3, #0xc0]\n"
    "smlal v20.4s, v23.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v0.4h\n"
    "smlal v17.4s, v24.4h, v0.4h\n"
    "add x3, x3, #0xc8\n"
    "smlal2 v19.4s, v23.8h, v1.8h\n"
    "smlal2 v7.4s, v25.8h, v0.8h\n"
    "ldr d25, [x15, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal v13.4s, v31.4h, v2.4h\n"
    "smlal2 v10.4s, v23.8h, v0.8h\n"
    "smlal2 v21.4s, v24.8h, v0.8h\n"
    "smlal v20.4s, v31.4h, v1.4h\n"
    "smlal v8.4s, v24.4h, v1.4h\n"
    "smlal v17.4s, v27.4h, v1.4h\n"
    "smlal2 v19.4s, v31.8h, v2.8h\n"
    "smlal2 v7.4s, v24.8h, v1.8h\n"
    "ldr d24, [x21, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal v13.4s, v30.4h, v3.4h\n"
    "smlal2 v10.4s, v31.8h, v1.8h\n"
    "smlal2 v21.4s, v27.8h, v1.8h\n"
    "smlal v20.4s, v30.4h, v2.4h\n"
    "smlal v8.4s, v27.4h, v2.4h\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v19.4s, v30.8h, v3.8h\n"
    "smlal2 v7.4s, v27.8h, v2.8h\n"
    "ldr d27, [x20, x0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v13.4s, v28.4h, v4.4h\n"
    "smlal2 v10.4s, v30.8h, v2.8h\n"
    "sqrdmulh v13.4s, v13.4s, v18.4s\n"
    "add x0, x0, #0x8\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "smlal v20.4s, v28.4h, v3.4h\n"
    "and v30.16b, v13.16b, v6.16b\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "smlal2 v19.4s, v28.8h, v4.8h\n"
    "smlal2 v10.4s, v28.8h, v3.8h\n"
    "sqrdmulh v19.4s, v19.4s, v5.4s\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "and v16.16b, v19.16b, v22.16b\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "sqrdmulh v20.4s, v20.4s, v18.4s\n"
    "smlal v17.4s, v27.4h, v4.4h\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "sqrdmulh v8.4s, v8.4s, v18.4s\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "smlal2 v21.4s, v27.8h, v4.8h\n"
    "sqrdmulh v17.4s, v17.4s, v18.4s\n"
    "sqadd v13.4s, v13.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "and v0.16b, v20.16b, v6.16b\n"
    "sqrdmulh v10.4s, v10.4s, v5.4s\n"
    "and v18.16b, v8.16b, v6.16b\n"
    "sqrdmulh v7.4s, v7.4s, v5.4s\n"
    "and v30.16b, v17.16b, v6.16b\n"
    "sqrdmulh v21.4s, v21.4s, v5.4s\n"
    "sqadd v19.4s, v19.4s, v16.4s\n"
    "sshr v0.4s, v0.4s, #0x1f\n"
    "and v26.16b, v10.16b, v22.16b\n"
    "sshr v18.4s, v18.4s, #0x1f\n"
    "and v23.16b, v7.16b, v22.16b\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "and v16.16b, v21.16b, v22.16b\n"
    "sqadd v20.4s, v20.4s, v0.4s\n"
    "sshr v26.4s, v26.4s, #0x1f\n"
    "sqadd v8.4s, v8.4s, v18.4s\n"
    "sshr v23.4s, v23.4s, #0x1f\n"
    "sqadd v17.4s, v17.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "srshl v13.4s, v13.4s, v6.4s\n"
    "srshl v20.4s, v20.4s, v6.4s\n"
    "sqadd v10.4s, v10.4s, v26.4s\n"
    "srshl v8.4s, v8.4s, v6.4s\n"
    "sqadd v7.4s, v7.4s, v23.4s\n"
    "srshl v17.4s, v17.4s, v6.4s\n"
    "sqadd v21.4s, v21.4s, v16.4s\n"
    "srshl v19.4s, v19.4s, v22.4s\n"
    "sqxtn v13.4h, v13.4s\n"
    "srshl v10.4s, v10.4s, v22.4s\n"
    "sqxtn v20.4h, v20.4s\n"
    "srshl v7.4s, v7.4s, v22.4s\n"
    "sqxtn v8.4h, v8.4s\n"
    "srshl v21.4s, v21.4s, v22.4s\n"
    "sqxtn v17.4h, v17.4s\n"
    "sqxtn2 v13.8h, v19.4s\n"
    "sqxtn2 v20.8h, v10.4s\n"
    "sqxtn2 v8.8h, v7.4s\n"
    "sqxtn2 v17.8h, v21.4s\n"
    "sqadd v13.8h, v13.8h, v14.8h\n"
    "sqadd v20.8h, v20.8h, v14.8h\n"
    "sqadd v8.8h, v8.8h, v14.8h\n"
    "sqadd v17.8h, v17.8h, v14.8h\n"
    "smax v13.8h, v13.8h, v12.8h\n"
    "smax v20.8h, v20.8h, v12.8h\n"
    "smax v8.8h, v8.8h, v12.8h\n"
    "smax v17.8h, v17.8h, v12.8h\n"
    "smin v13.8h, v13.8h, v11.8h\n"
    "smin v20.8h, v20.8h, v11.8h\n"
    "smin v8.8h, v8.8h, v11.8h\n"
    "smin v17.8h, v17.8h, v11.8h\n"
    "uzp1 v13.16b, v13.16b, v13.16b\n"
    "uzp1 v20.16b, v20.16b, v20.16b\n"
    "str d13, [x17, x10]\n"
    "uzp1 v8.16b, v8.16b, v8.16b\n"
    "uzp1 v17.16b, v17.16b, v17.16b\n"
    "str d20, [x6, x10]\n"
    "str d8, [x7, x10]\n"
    "str d17, [x16, x10]\n"
    "ldr q13, [x13, #0x0]\n"
    "ldr q19, [x13, #0x10]\n"
    "add x13, x13, #0x20\n"
    "ldr d0, [x3, #0x0]\n"
    "ldr d1, [x3, #0x8]\n"
    "add x10, x10, #0x8\n"
    "str x13, [%x[params], %[offsetof_Params_bias]]\n"
    "ldr d2, [x3, #0x10]\n"
    "ldr d3, [x3, #0x18]\n"
    "mov v20.16b, v13.16b\n"
    "mov v10.16b, v19.16b\n"
    "ldr d4, [x3, #0x20]\n"
    "ldp x9, x28, [x4, #0x0]\n"
    "mov v8.16b, v13.16b\n"
    "mov v7.16b, v19.16b\n"
    "ldp x27, x26, [x4, #0x10]\n"
    "ldp x25, x24, [x4, #0x20]\n"
    "mov v17.16b, v13.16b\n"
    "mov v21.16b, v19.16b\n"
    "ldp x23, x22, [x4, #0x30]\n"
    "ldp x21, x20, [x4, #0x40]\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldr d31, [x9, x0]\n"
    "ldr d30, [x28, x0]\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr d29, [x27, x0]\n"
    "ldr d28, [x26, x0]\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "ldr d27, [x25, x0]\n"
    "ldr d23, [x24, x0]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "usubl v29.8h, v29.8b, v9.8b\n"
    "ldr d25, [x23, x0]\n"
    "ldr d24, [x22, x0]\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "ldr d26, [x21, x0]\n"
    "ldr d22, [x20, x0]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "bgt 1b\n"
    "2:"  // Tail
    "ldr q18, [x5, #0x0]\n"
    "ldr q6, [x8, #0x0]\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "ldr q5, [x5, #0x10]\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "ldr x20, [x4, #0x50]\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "smlal v8.4s, v29.4h, v0.4h\n"
    "smlal v17.4s, v28.4h, v0.4h\n"
    "ldr x22, [x4, #0x58]\n"
    "ldr x21, [x4, #0x60]\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "ldr d31, [x20, x0]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v7.4s, v29.8h, v0.8h\n"
    "smlal v13.4s, v27.4h, v2.4h\n"
    "ldr x20, [x4, #0x68]\n"
    "ldr x26, [x4, #0x70]\n"
    "smlal2 v21.4s, v28.8h, v0.8h\n"
    "ldr d30, [x22, x0]\n"
    "smlal v20.4s, v27.4h, v1.4h\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal v8.4s, v28.4h, v1.4h\n"
    "smlal v17.4s, v23.4h, v1.4h\n"
    "ldr x25, [x4, #0x78]\n"
    "ldr x23, [x4, #0x80]\n"
    "smlal2 v19.4s, v27.8h, v2.8h\n"
    "smlal2 v10.4s, v27.8h, v1.8h\n"
    "ldr d0, [x3, #0x28]\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal2 v7.4s, v28.8h, v1.8h\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "ldr x24, [x4, #0x88]\n"
    "ldr x15, [x4, #0x90]\n"
    "smlal2 v21.4s, v23.8h, v1.8h\n"
    "ldr d27, [x21, x0]\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v8.4s, v23.4h, v2.4h\n"
    "smlal v17.4s, v31.4h, v2.4h\n"
    "ldr x21, [x4, #0x98]\n"
    "ldr x14, [x4, #0xa0]\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "ldr d1, [x3, #0x30]\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal2 v7.4s, v23.8h, v2.8h\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "ldr x13, [x4, #0xa8]\n"
    "ldr x12, [x4, #0xb0]\n"
    "smlal2 v21.4s, v31.8h, v2.8h\n"
    "ldr d25, [x20, x0]\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal v8.4s, v31.4h, v3.4h\n"
    "smlal v17.4s, v30.4h, v3.4h\n"
    "ldr x20, [x4, #0xb8]\n"
    "ldr x11, [x4, #0xc0]\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "ldr d2, [x3, #0x38]\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal2 v7.4s, v31.8h, v3.8h\n"
    "smlal v13.4s, v29.4h, v0.4h\n"
    "ldr x22, [x4, #0xc8]\n"
    "ldr x9, [x4, #0xd0]\n"
    "smlal2 v21.4s, v30.8h, v3.8h\n"
    "ldr d24, [x26, x0]\n"
    "smlal v20.4s, v27.4h, v4.4h\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal v8.4s, v30.4h, v4.4h\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "ldr x28, [x4, #0xd8]\n"
    "ldr x27, [x4, #0xe0]\n"
    "smlal2 v19.4s, v29.8h, v0.8h\n"
    "ldr d3, [x3, #0x40]\n"
    "smlal2 v10.4s, v27.8h, v4.8h\n"
    "ldr d27, [x25, x0]\n"
    "smlal2 v7.4s, v30.8h, v4.8h\n"
    "smlal v13.4s, v28.4h, v1.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x26, [x4, #0xe8]\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "ldr d4, [x3, #0x48]\n"
    "smlal v20.4s, v28.4h, v0.4h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v8.4s, v22.4h, v0.4h\n"
    "smlal v17.4s, v25.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr x25, [x4, #0xf0]\n"
    "smlal2 v19.4s, v28.8h, v1.8h\n"
    "smlal2 v10.4s, v28.8h, v0.8h\n"
    "ldr d28, [x24, x0]\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "smlal2 v7.4s, v22.8h, v0.8h\n"
    "smlal v13.4s, v23.4h, v2.4h\n"
    "ldr x24, [x4, #0xf8]\n"
    "tst x1, #0x7\n"
    "smlal2 v21.4s, v25.8h, v0.8h\n"
    "ldr d0, [x3, #0x50]\n"
    "smlal v20.4s, v23.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v1.4h\n"
    "smlal v17.4s, v24.4h, v1.4h\n"
    "add x5, x5, #0x20\n"
    "smlal2 v19.4s, v23.8h, v2.8h\n"
    "smlal2 v10.4s, v23.8h, v1.8h\n"
    "ldr d23, [x23, x0]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "smlal2 v7.4s, v25.8h, v1.8h\n"
    "smlal v13.4s, v31.4h, v3.4h\n"
    "ldr x23, [x4, #0x100]\n"
    "smlal2 v21.4s, v24.8h, v1.8h\n"
    "ldr d1, [x3, #0x58]\n"
    "smlal v20.4s, v31.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v24.4h, v2.4h\n"
    "smlal v17.4s, v27.4h, v2.4h\n"
    "smlal2 v19.4s, v31.8h, v3.8h\n"
    "smlal2 v10.4s, v31.8h, v2.8h\n"
    "ldr d31, [x15, x0]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v7.4s, v24.8h, v2.8h\n"
    "smlal v13.4s, v30.4h, v4.4h\n"
    "ldr x15, [x4, #0x108]\n"
    "smlal2 v21.4s, v27.8h, v2.8h\n"
    "ldr d2, [x3, #0x60]\n"
    "smlal v20.4s, v30.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v27.4h, v3.4h\n"
    "smlal v17.4s, v23.4h, v3.4h\n"
    "smlal2 v19.4s, v30.8h, v4.8h\n"
    "smlal2 v10.4s, v30.8h, v3.8h\n"
    "ldr d30, [x21, x0]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal2 v7.4s, v27.8h, v3.8h\n"
    "smlal v13.4s, v22.4h, v0.4h\n"
    "ldr x21, [x4, #0x110]\n"
    "smlal2 v21.4s, v23.8h, v3.8h\n"
    "ldr d3, [x3, #0x68]\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v23.4h, v4.4h\n"
    "smlal v17.4s, v28.4h, v4.4h\n"
    "smlal2 v19.4s, v22.8h, v0.8h\n"
    "ldr d22, [x20, x0]\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "ldr d26, [x14, x0]\n"
    "smlal2 v7.4s, v23.8h, v4.8h\n"
    "smlal v13.4s, v25.4h, v1.4h\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "ldr x20, [x4, #0x118]\n"
    "smlal2 v21.4s, v28.8h, v4.8h\n"
    "ldr d4, [x3, #0x70]\n"
    "smlal v20.4s, v25.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v31.4h, v0.4h\n"
    "smlal v17.4s, v30.4h, v0.4h\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "smlal2 v19.4s, v25.8h, v1.8h\n"
    "smlal2 v10.4s, v25.8h, v0.8h\n"
    "ldr d25, [x13, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal2 v7.4s, v31.8h, v0.8h\n"
    "smlal v13.4s, v24.4h, v2.4h\n"
    "smlal2 v21.4s, v30.8h, v0.8h\n"
    "ldr d0, [x3, #0x78]\n"
    "smlal v20.4s, v24.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v30.4h, v1.4h\n"
    "smlal v17.4s, v26.4h, v1.4h\n"
    "smlal2 v19.4s, v24.8h, v2.8h\n"
    "smlal2 v10.4s, v24.8h, v1.8h\n"
    "ldr d24, [x12, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal2 v7.4s, v30.8h, v1.8h\n"
    "smlal v13.4s, v27.4h, v3.4h\n"
    "smlal2 v21.4s, v26.8h, v1.8h\n"
    "ldr d1, [x3, #0x80]\n"
    "smlal v20.4s, v27.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v26.4h, v2.4h\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v19.4s, v27.8h, v3.8h\n"
    "smlal2 v10.4s, v27.8h, v2.8h\n"
    "ldr d27, [x11, x0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal2 v7.4s, v26.8h, v2.8h\n"
    "smlal v13.4s, v23.4h, v4.4h\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "ldr d2, [x3, #0x88]\n"
    "smlal v20.4s, v23.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "smlal2 v19.4s, v23.8h, v4.8h\n"
    "smlal2 v10.4s, v23.8h, v3.8h\n"
    "ldr d23, [x22, x0]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "ldr d3, [x3, #0x90]\n"
    "smlal v20.4s, v28.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "smlal v17.4s, v22.4h, v4.4h\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "ldr d31, [x9, x0]\n"
    "smlal2 v10.4s, v28.8h, v4.8h\n"
    "ldr d28, [x27, x0]\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "smlal2 v21.4s, v22.8h, v4.8h\n"
    "ldr d4, [x3, #0x98]\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v27.4h, v0.4h\n"
    "smlal v17.4s, v23.4h, v0.4h\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "ldr d30, [x28, x0]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal2 v7.4s, v27.8h, v0.8h\n"
    "smlal v13.4s, v26.4h, v2.4h\n"
    "smlal2 v21.4s, v23.8h, v0.8h\n"
    "ldr d0, [x3, #0xa0]\n"
    "smlal v20.4s, v26.4h, v1.4h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "smlal v8.4s, v23.4h, v1.4h\n"
    "smlal v17.4s, v31.4h, v1.4h\n"
    "smlal2 v19.4s, v26.8h, v2.8h\n"
    "smlal2 v10.4s, v26.8h, v1.8h\n"
    "ldr d26, [x26, x0]\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "smlal2 v7.4s, v23.8h, v1.8h\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "smlal2 v21.4s, v31.8h, v1.8h\n"
    "ldr d1, [x3, #0xa8]\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "smlal v8.4s, v31.4h, v2.4h\n"
    "smlal v17.4s, v30.4h, v2.4h\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "ldr d25, [x25, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal2 v7.4s, v31.8h, v2.8h\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "smlal2 v21.4s, v30.8h, v2.8h\n"
    "ldr d2, [x3, #0xb0]\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "smlal v8.4s, v30.4h, v3.4h\n"
    "smlal v17.4s, v28.4h, v3.4h\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "ldr d24, [x24, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal2 v7.4s, v30.8h, v3.8h\n"
    "smlal v13.4s, v27.4h, v0.4h\n"
    "smlal2 v21.4s, v28.8h, v3.8h\n"
    "ldr d3, [x3, #0xb8]\n"
    "smlal v20.4s, v22.4h, v4.4h\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "smlal v8.4s, v28.4h, v4.4h\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "smlal2 v19.4s, v27.8h, v0.8h\n"
    "ldr d27, [x23, x0]\n"
    "smlal2 v7.4s, v28.8h, v4.8h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v13.4s, v23.4h, v1.4h\n"
    "smlal2 v10.4s, v22.8h, v4.8h\n"
    "ldr q22, [x8, #0x10]\n"
    "add x8, x8, #0x20\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "ldr d4, [x3, #0xc0]\n"
    "smlal v20.4s, v23.4h, v0.4h\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "smlal v8.4s, v25.4h, v0.4h\n"
    "smlal v17.4s, v24.4h, v0.4h\n"
    "smlal2 v19.4s, v23.8h, v1.8h\n"
    "smlal2 v7.4s, v25.8h, v0.8h\n"
    "ldr d25, [x15, x0]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal v13.4s, v31.4h, v2.4h\n"
    "smlal2 v10.4s, v23.8h, v0.8h\n"
    "smlal2 v21.4s, v24.8h, v0.8h\n"
    "smlal v20.4s, v31.4h, v1.4h\n"
    "smlal v8.4s, v24.4h, v1.4h\n"
    "smlal v17.4s, v27.4h, v1.4h\n"
    "smlal2 v19.4s, v31.8h, v2.8h\n"
    "smlal2 v7.4s, v24.8h, v1.8h\n"
    "ldr d24, [x21, x0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal v13.4s, v30.4h, v3.4h\n"
    "smlal2 v10.4s, v31.8h, v1.8h\n"
    "smlal2 v21.4s, v27.8h, v1.8h\n"
    "smlal v20.4s, v30.4h, v2.4h\n"
    "smlal v8.4s, v27.4h, v2.4h\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v19.4s, v30.8h, v3.8h\n"
    "smlal2 v7.4s, v27.8h, v2.8h\n"
    "ldr d27, [x20, x0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v13.4s, v28.4h, v4.4h\n"
    "smlal2 v10.4s, v30.8h, v2.8h\n"
    "sqrdmulh v13.4s, v13.4s, v18.4s\n"
    "add x0, x0, #0x8\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "smlal v20.4s, v28.4h, v3.4h\n"
    "and v30.16b, v13.16b, v6.16b\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "smlal2 v19.4s, v28.8h, v4.8h\n"
    "smlal2 v10.4s, v28.8h, v3.8h\n"
    "sqrdmulh v19.4s, v19.4s, v5.4s\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "and v16.16b, v19.16b, v22.16b\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "sqrdmulh v20.4s, v20.4s, v18.4s\n"
    "smlal v17.4s, v27.4h, v4.4h\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "sqrdmulh v8.4s, v8.4s, v18.4s\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "smlal2 v21.4s, v27.8h, v4.8h\n"
    "sqrdmulh v17.4s, v17.4s, v18.4s\n"
    "sqadd v13.4s, v13.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "and v0.16b, v20.16b, v6.16b\n"
    "sqrdmulh v10.4s, v10.4s, v5.4s\n"
    "and v18.16b, v8.16b, v6.16b\n"
    "sqrdmulh v7.4s, v7.4s, v5.4s\n"
    "and v30.16b, v17.16b, v6.16b\n"
    "sqrdmulh v21.4s, v21.4s, v5.4s\n"
    "sqadd v19.4s, v19.4s, v16.4s\n"
    "sshr v0.4s, v0.4s, #0x1f\n"
    "and v26.16b, v10.16b, v22.16b\n"
    "sshr v18.4s, v18.4s, #0x1f\n"
    "and v23.16b, v7.16b, v22.16b\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "and v16.16b, v21.16b, v22.16b\n"
    "sqadd v20.4s, v20.4s, v0.4s\n"
    "sshr v26.4s, v26.4s, #0x1f\n"
    "sqadd v8.4s, v8.4s, v18.4s\n"
    "sshr v23.4s, v23.4s, #0x1f\n"
    "sqadd v17.4s, v17.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "srshl v13.4s, v13.4s, v6.4s\n"
    "srshl v20.4s, v20.4s, v6.4s\n"
    "sqadd v10.4s, v10.4s, v26.4s\n"
    "srshl v8.4s, v8.4s, v6.4s\n"
    "sqadd v7.4s, v7.4s, v23.4s\n"
    "srshl v17.4s, v17.4s, v6.4s\n"
    "sqadd v21.4s, v21.4s, v16.4s\n"
    "srshl v19.4s, v19.4s, v22.4s\n"
    "sqxtn v13.4h, v13.4s\n"
    "srshl v10.4s, v10.4s, v22.4s\n"
    "sqxtn v20.4h, v20.4s\n"
    "srshl v7.4s, v7.4s, v22.4s\n"
    "sqxtn v8.4h, v8.4s\n"
    "srshl v21.4s, v21.4s, v22.4s\n"
    "sqxtn v17.4h, v17.4s\n"
    "sqxtn2 v13.8h, v19.4s\n"
    "sqxtn2 v20.8h, v10.4s\n"
    "sqxtn2 v8.8h, v7.4s\n"
    "sqxtn2 v17.8h, v21.4s\n"
    "sqadd v13.8h, v13.8h, v14.8h\n"
    "sqadd v20.8h, v20.8h, v14.8h\n"
    "sqadd v8.8h, v8.8h, v14.8h\n"
    "sqadd v17.8h, v17.8h, v14.8h\n"
    "smax v13.8h, v13.8h, v12.8h\n"
    "smax v20.8h, v20.8h, v12.8h\n"
    "smax v8.8h, v8.8h, v12.8h\n"
    "smax v17.8h, v17.8h, v12.8h\n"
    "smin v13.8h, v13.8h, v11.8h\n"
    "smin v20.8h, v20.8h, v11.8h\n"
    "smin v8.8h, v8.8h, v11.8h\n"
    "smin v17.8h, v17.8h, v11.8h\n"
    "uzp1 v13.16b, v13.16b, v13.16b\n"
    "uzp1 v20.16b, v20.16b, v20.16b\n"
    "str d13, [x17, x10]\n"
    "uzp1 v8.16b, v8.16b, v8.16b\n"
    "uzp1 v17.16b, v17.16b, v17.16b\n"
    "str d20, [x6, x10]\n"
    "str d8, [x7, x10]\n"
    "str d17, [x16, x10]\n"
    "add x10, x10, #0x8\n"
    "beq 124f\n"
    "add x3, x3, #0xc8\n"
    "3:"  // Oddments
    "ldr x13, [%x[params], %[offsetof_Params_bias]]\n"
    "tbz x1, #2, 5f\n"
    "ld1 { v13.4s }, [x13], #0x10\n"
    "tbz x1, #1, 4f\n"
    "ld1 { v19.d }[0], [x13], #0x8\n"
    "tbz x1, #0, 7f\n"
    "ld1 { v19.s }[2], [x13]\n"
    "b 7f\n"
    "4:"  // Oddments: Load bias: Bit 2: Bit 1: Unset
    "tbz x1, #0, 7f\n"
    "ld1 { v19.s }[0], [x13]\n"
    "b 7f\n"
    "5:"  // Oddments: Load bias: Bit 2: Unset
    "tbz x1, #1, 6f\n"
    "ld1 { v13.d }[0], [x13], #0x8\n"
    "tbz x1, #0, 7f\n"
    "ld1 { v13.s }[2], [x13]\n"
    "b 7f\n"
    "6:"  // Oddments: Load bias: Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 7f\n"
    "ld1 { v13.s }[0], [x13]\n"
    "7:"  // Oddments: Load bias: Bit 2: End
    "ldr d0, [x3, #0x0]\n"
    "ldr d1, [x3, #0x8]\n"
    "mov v20.16b, v13.16b\n"
    "mov v10.16b, v19.16b\n"
    "ldr d2, [x3, #0x10]\n"
    "ldr d3, [x3, #0x18]\n"
    "mov v8.16b, v13.16b\n"
    "mov v7.16b, v19.16b\n"
    "ldr d4, [x3, #0x20]\n"
    "ldp x9, x28, [x4, #0x0]\n"
    "mov v17.16b, v13.16b\n"
    "mov v21.16b, v19.16b\n"
    "ldp x27, x26, [x4, #0x10]\n"
    "ldp x25, x24, [x4, #0x20]\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldp x23, x22, [x4, #0x30]\n"
    "ldp x21, x20, [x4, #0x40]\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "add x9, x9, x0\n"
    "add x28, x28, x0\n"
    "add x27, x27, x0\n"
    "add x26, x26, x0\n"
    "add x25, x25, x0\n"
    "add x24, x24, x0\n"
    "add x23, x23, x0\n"
    "add x22, x22, x0\n"
    "add x21, x21, x0\n"
    "add x20, x20, x0\n"
    "tbz x1, #2, 9f\n"
    "ld1 { v31.s }[0], [x9], #0x4\n"
    "ld1 { v30.s }[0], [x28], #0x4\n"
    "ld1 { v29.s }[0], [x27], #0x4\n"
    "ld1 { v28.s }[0], [x26], #0x4\n"
    "ld1 { v27.s }[0], [x25], #0x4\n"
    "ld1 { v23.s }[0], [x24], #0x4\n"
    "ld1 { v25.s }[0], [x23], #0x4\n"
    "ld1 { v24.s }[0], [x22], #0x4\n"
    "ld1 { v26.s }[0], [x21], #0x4\n"
    "ld1 { v22.s }[0], [x20], #0x4\n"
    "tbz x1, #1, 8f\n"
    "ld1 { v31.h }[2], [x9], #0x2\n"
    "ld1 { v30.h }[2], [x28], #0x2\n"
    "ld1 { v29.h }[2], [x27], #0x2\n"
    "ld1 { v28.h }[2], [x26], #0x2\n"
    "ld1 { v27.h }[2], [x25], #0x2\n"
    "ld1 { v23.h }[2], [x24], #0x2\n"
    "ld1 { v25.h }[2], [x23], #0x2\n"
    "ld1 { v24.h }[2], [x22], #0x2\n"
    "ld1 { v26.h }[2], [x21], #0x2\n"
    "ld1 { v22.h }[2], [x20], #0x2\n"
    "tbz x1, #0, 11f\n"
    "ld1 { v31.b }[6], [x9]\n"
    "ld1 { v30.b }[6], [x28]\n"
    "ld1 { v29.b }[6], [x27]\n"
    "ld1 { v28.b }[6], [x26]\n"
    "ld1 { v27.b }[6], [x25]\n"
    "ld1 { v23.b }[6], [x24]\n"
    "ld1 { v25.b }[6], [x23]\n"
    "ld1 { v24.b }[6], [x22]\n"
    "ld1 { v26.b }[6], [x21]\n"
    "ld1 { v22.b }[6], [x20]\n"
    "b 11f\n"
    "8:"  // Oddments: Initial loads: Bit 2: Bit 1: Unset
    "tbz x1, #0, 11f\n"
    "ld1 { v31.b }[4], [x9]\n"
    "ld1 { v30.b }[4], [x28]\n"
    "ld1 { v29.b }[4], [x27]\n"
    "ld1 { v28.b }[4], [x26]\n"
    "ld1 { v27.b }[4], [x25]\n"
    "ld1 { v23.b }[4], [x24]\n"
    "ld1 { v25.b }[4], [x23]\n"
    "ld1 { v24.b }[4], [x22]\n"
    "ld1 { v26.b }[4], [x21]\n"
    "ld1 { v22.b }[4], [x20]\n"
    "b 11f\n"
    "9:"  // Oddments: Initial loads: Bit 2: Unset
    "tbz x1, #1, 10f\n"
    "ld1 { v31.h }[0], [x9], #0x2\n"
    "ld1 { v30.h }[0], [x28], #0x2\n"
    "ld1 { v29.h }[0], [x27], #0x2\n"
    "ld1 { v28.h }[0], [x26], #0x2\n"
    "ld1 { v27.h }[0], [x25], #0x2\n"
    "ld1 { v23.h }[0], [x24], #0x2\n"
    "ld1 { v25.h }[0], [x23], #0x2\n"
    "ld1 { v24.h }[0], [x22], #0x2\n"
    "ld1 { v26.h }[0], [x21], #0x2\n"
    "ld1 { v22.h }[0], [x20], #0x2\n"
    "tbz x1, #0, 11f\n"
    "ld1 { v31.b }[2], [x9]\n"
    "ld1 { v30.b }[2], [x28]\n"
    "ld1 { v29.b }[2], [x27]\n"
    "ld1 { v28.b }[2], [x26]\n"
    "ld1 { v27.b }[2], [x25]\n"
    "ld1 { v23.b }[2], [x24]\n"
    "ld1 { v25.b }[2], [x23]\n"
    "ld1 { v24.b }[2], [x22]\n"
    "ld1 { v26.b }[2], [x21]\n"
    "ld1 { v22.b }[2], [x20]\n"
    "b 11f\n"
    "10:"  // Oddments: Initial loads: Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 11f\n"
    "ld1 { v31.b }[0], [x9]\n"
    "ld1 { v30.b }[0], [x28]\n"
    "ld1 { v29.b }[0], [x27]\n"
    "ld1 { v28.b }[0], [x26]\n"
    "ld1 { v27.b }[0], [x25]\n"
    "ld1 { v23.b }[0], [x24]\n"
    "ld1 { v25.b }[0], [x23]\n"
    "ld1 { v24.b }[0], [x22]\n"
    "ld1 { v26.b }[0], [x21]\n"
    "ld1 { v22.b }[0], [x20]\n"
    "11:"  // Oddments: Initial loads: Bit 2: End
    "usubl v31.8h, v31.8b, v9.8b\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "ldr x20, [x4, #0x50]\n"
    "usubl v29.8h, v29.8b, v9.8b\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "smlal v8.4s, v29.4h, v0.4h\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "add x20, x20, x0\n"
    "smlal2 v7.4s, v29.8h, v0.8h\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v17.4s, v28.4h, v0.4h\n"
    "smlal2 v21.4s, v28.8h, v0.8h\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal v20.4s, v27.4h, v1.4h\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "smlal2 v10.4s, v27.8h, v1.8h\n"
    "smlal v8.4s, v28.4h, v1.4h\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "smlal2 v7.4s, v28.8h, v1.8h\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "smlal v17.4s, v23.4h, v1.4h\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "smlal2 v21.4s, v23.8h, v1.8h\n"
    "smlal v13.4s, v27.4h, v2.4h\n"
    "smlal2 v19.4s, v27.8h, v2.8h\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "smlal v8.4s, v23.4h, v2.4h\n"
    "smlal2 v7.4s, v23.8h, v2.8h\n"
    "tbz x1, #2, 13f\n"
    "ld1 { v31.s }[0], [x20], #0x4\n"
    "tbz x1, #1, 12f\n"
    "ld1 { v31.h }[2], [x20], #0x2\n"
    "tbz x1, #0, 15f\n"
    "ld1 { v31.b }[6], [x20]\n"
    "b 15f\n"
    "12:"  // Oddments: Load (1, 3): Bit 2: Bit 1: Unset
    "tbz x1, #0, 15f\n"
    "ld1 { v31.b }[4], [x20]\n"
    "b 15f\n"
    "13:"  // Oddments: Load (1, 3): Bit 2: Unset
    "tbz x1, #1, 14f\n"
    "ld1 { v31.h }[0], [x20], #0x2\n"
    "tbz x1, #0, 15f\n"
    "ld1 { v31.b }[2], [x20]\n"
    "b 15f\n"
    "14:"  // Oddments: Load (1, 3): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 15f\n"
    "ld1 { v31.b }[0], [x20]\n"
    "15:"  // Oddments: Load (1, 3): Bit 2: End
    "usubl v31.8h, v31.8b, v9.8b\n"
    "ldr x22, [x4, #0x58]\n"
    "smlal v17.4s, v31.4h, v2.4h\n"
    "smlal2 v21.4s, v31.8h, v2.8h\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "add x22, x22, x0\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "smlal v8.4s, v31.4h, v3.4h\n"
    "smlal2 v7.4s, v31.8h, v3.8h\n"
    "tbz x1, #2, 17f\n"
    "ld1 { v30.s }[0], [x22], #0x4\n"
    "tbz x1, #1, 16f\n"
    "ld1 { v30.h }[2], [x22], #0x2\n"
    "tbz x1, #0, 19f\n"
    "ld1 { v30.b }[6], [x22]\n"
    "b 19f\n"
    "16:"  // Oddments: Load (1, 4): Bit 2: Bit 1: Unset
    "tbz x1, #0, 19f\n"
    "ld1 { v30.b }[4], [x22]\n"
    "b 19f\n"
    "17:"  // Oddments: Load (1, 4): Bit 2: Unset
    "tbz x1, #1, 18f\n"
    "ld1 { v30.h }[0], [x22], #0x2\n"
    "tbz x1, #0, 19f\n"
    "ld1 { v30.b }[2], [x22]\n"
    "b 19f\n"
    "18:"  // Oddments: Load (1, 4): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 19f\n"
    "ld1 { v30.b }[0], [x22]\n"
    "19:"  // Oddments: Load (1, 4): Bit 2: End
    "usubl v30.8h, v30.8b, v9.8b\n"
    "ldr x21, [x4, #0x60]\n"
    "smlal v17.4s, v30.4h, v3.4h\n"
    "smlal2 v21.4s, v30.8h, v3.8h\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "add x21, x21, x0\n"
    "tbz x1, #2, 21f\n"
    "ld1 { v27.s }[0], [x21], #0x4\n"
    "tbz x1, #1, 20f\n"
    "ld1 { v27.h }[2], [x21], #0x2\n"
    "tbz x1, #0, 23f\n"
    "ld1 { v27.b }[6], [x21]\n"
    "b 23f\n"
    "20:"  // Oddments: Load (0, 5): Bit 2: Bit 1: Unset
    "tbz x1, #0, 23f\n"
    "ld1 { v27.b }[4], [x21]\n"
    "b 23f\n"
    "21:"  // Oddments: Load (0, 5): Bit 2: Unset
    "tbz x1, #1, 22f\n"
    "ld1 { v27.h }[0], [x21], #0x2\n"
    "tbz x1, #0, 23f\n"
    "ld1 { v27.b }[2], [x21]\n"
    "b 23f\n"
    "22:"  // Oddments: Load (0, 5): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 23f\n"
    "ld1 { v27.b }[0], [x21]\n"
    "23:"  // Oddments: Load (0, 5): Bit 2: End
    "ldr d0, [x3, #0x28]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v20.4s, v27.4h, v4.4h\n"
    "smlal2 v10.4s, v27.8h, v4.8h\n"
    "smlal v8.4s, v30.4h, v4.4h\n"
    "smlal2 v7.4s, v30.8h, v4.8h\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ldr x20, [x4, #0x68]\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "add x20, x20, x0\n"
    "smlal v13.4s, v29.4h, v0.4h\n"
    "smlal2 v19.4s, v29.8h, v0.8h\n"
    "smlal v20.4s, v28.4h, v0.4h\n"
    "smlal2 v10.4s, v28.8h, v0.8h\n"
    "smlal v8.4s, v22.4h, v0.4h\n"
    "smlal2 v7.4s, v22.8h, v0.8h\n"
    "tbz x1, #2, 25f\n"
    "ld1 { v25.s }[0], [x20], #0x4\n"
    "tbz x1, #1, 24f\n"
    "ld1 { v25.h }[2], [x20], #0x2\n"
    "tbz x1, #0, 27f\n"
    "ld1 { v25.b }[6], [x20]\n"
    "b 27f\n"
    "24:"  // Oddments: Load (2, 1): Bit 2: Bit 1: Unset
    "tbz x1, #0, 27f\n"
    "ld1 { v25.b }[4], [x20]\n"
    "b 27f\n"
    "25:"  // Oddments: Load (2, 1): Bit 2: Unset
    "tbz x1, #1, 26f\n"
    "ld1 { v25.h }[0], [x20], #0x2\n"
    "tbz x1, #0, 27f\n"
    "ld1 { v25.b }[2], [x20]\n"
    "b 27f\n"
    "26:"  // Oddments: Load (2, 1): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 27f\n"
    "ld1 { v25.b }[0], [x20]\n"
    "27:"  // Oddments: Load (2, 1): Bit 2: End
    "ldr d1, [x3, #0x30]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldr x26, [x4, #0x70]\n"
    "smlal v17.4s, v25.4h, v0.4h\n"
    "smlal2 v21.4s, v25.8h, v0.8h\n"
    "add x26, x26, x0\n"
    "smlal v13.4s, v28.4h, v1.4h\n"
    "smlal2 v19.4s, v28.8h, v1.8h\n"
    "smlal v20.4s, v23.4h, v1.4h\n"
    "smlal2 v10.4s, v23.8h, v1.8h\n"
    "smlal v8.4s, v25.4h, v1.4h\n"
    "smlal2 v7.4s, v25.8h, v1.8h\n"
    "tbz x1, #2, 29f\n"
    "ld1 { v24.s }[0], [x26], #0x4\n"
    "tbz x1, #1, 28f\n"
    "ld1 { v24.h }[2], [x26], #0x2\n"
    "tbz x1, #0, 31f\n"
    "ld1 { v24.b }[6], [x26]\n"
    "b 31f\n"
    "28:"  // Oddments: Load (2, 2): Bit 2: Bit 1: Unset
    "tbz x1, #0, 31f\n"
    "ld1 { v24.b }[4], [x26]\n"
    "b 31f\n"
    "29:"  // Oddments: Load (2, 2): Bit 2: Unset
    "tbz x1, #1, 30f\n"
    "ld1 { v24.h }[0], [x26], #0x2\n"
    "tbz x1, #0, 31f\n"
    "ld1 { v24.b }[2], [x26]\n"
    "b 31f\n"
    "30:"  // Oddments: Load (2, 2): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 31f\n"
    "ld1 { v24.b }[0], [x26]\n"
    "31:"  // Oddments: Load (2, 2): Bit 2: End
    "ldr d2, [x3, #0x38]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ldr x25, [x4, #0x78]\n"
    "smlal v17.4s, v24.4h, v1.4h\n"
    "smlal2 v21.4s, v24.8h, v1.8h\n"
    "add x25, x25, x0\n"
    "smlal v13.4s, v23.4h, v2.4h\n"
    "smlal2 v19.4s, v23.8h, v2.8h\n"
    "smlal v20.4s, v31.4h, v2.4h\n"
    "smlal2 v10.4s, v31.8h, v2.8h\n"
    "smlal v8.4s, v24.4h, v2.4h\n"
    "smlal2 v7.4s, v24.8h, v2.8h\n"
    "tbz x1, #2, 33f\n"
    "ld1 { v27.s }[0], [x25], #0x4\n"
    "tbz x1, #1, 32f\n"
    "ld1 { v27.h }[2], [x25], #0x2\n"
    "tbz x1, #0, 35f\n"
    "ld1 { v27.b }[6], [x25]\n"
    "b 35f\n"
    "32:"  // Oddments: Load (2, 3): Bit 2: Bit 1: Unset
    "tbz x1, #0, 35f\n"
    "ld1 { v27.b }[4], [x25]\n"
    "b 35f\n"
    "33:"  // Oddments: Load (2, 3): Bit 2: Unset
    "tbz x1, #1, 34f\n"
    "ld1 { v27.h }[0], [x25], #0x2\n"
    "tbz x1, #0, 35f\n"
    "ld1 { v27.b }[2], [x25]\n"
    "b 35f\n"
    "34:"  // Oddments: Load (2, 3): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 35f\n"
    "ld1 { v27.b }[0], [x25]\n"
    "35:"  // Oddments: Load (2, 3): Bit 2: End
    "ldr d3, [x3, #0x40]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x23, [x4, #0x80]\n"
    "smlal v17.4s, v27.4h, v2.4h\n"
    "smlal2 v21.4s, v27.8h, v2.8h\n"
    "add x23, x23, x0\n"
    "smlal v13.4s, v31.4h, v3.4h\n"
    "smlal2 v19.4s, v31.8h, v3.8h\n"
    "smlal v20.4s, v30.4h, v3.4h\n"
    "smlal2 v10.4s, v30.8h, v3.8h\n"
    "smlal v8.4s, v27.4h, v3.4h\n"
    "smlal2 v7.4s, v27.8h, v3.8h\n"
    "tbz x1, #2, 37f\n"
    "ld1 { v23.s }[0], [x23], #0x4\n"
    "tbz x1, #1, 36f\n"
    "ld1 { v23.h }[2], [x23], #0x2\n"
    "tbz x1, #0, 39f\n"
    "ld1 { v23.b }[6], [x23]\n"
    "b 39f\n"
    "36:"  // Oddments: Load (2, 4): Bit 2: Bit 1: Unset
    "tbz x1, #0, 39f\n"
    "ld1 { v23.b }[4], [x23]\n"
    "b 39f\n"
    "37:"  // Oddments: Load (2, 4): Bit 2: Unset
    "tbz x1, #1, 38f\n"
    "ld1 { v23.h }[0], [x23], #0x2\n"
    "tbz x1, #0, 39f\n"
    "ld1 { v23.b }[2], [x23]\n"
    "b 39f\n"
    "38:"  // Oddments: Load (2, 4): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 39f\n"
    "ld1 { v23.b }[0], [x23]\n"
    "39:"  // Oddments: Load (2, 4): Bit 2: End
    "ldr d4, [x3, #0x48]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr x24, [x4, #0x88]\n"
    "smlal v17.4s, v23.4h, v3.4h\n"
    "smlal2 v21.4s, v23.8h, v3.8h\n"
    "add x24, x24, x0\n"
    "smlal v13.4s, v30.4h, v4.4h\n"
    "smlal2 v19.4s, v30.8h, v4.8h\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "smlal v8.4s, v23.4h, v4.4h\n"
    "smlal2 v7.4s, v23.8h, v4.8h\n"
    "tbz x1, #2, 41f\n"
    "ld1 { v28.s }[0], [x24], #0x4\n"
    "tbz x1, #1, 40f\n"
    "ld1 { v28.h }[2], [x24], #0x2\n"
    "tbz x1, #0, 43f\n"
    "ld1 { v28.b }[6], [x24]\n"
    "b 43f\n"
    "40:"  // Oddments: Load (2, 5): Bit 2: Bit 1: Unset
    "tbz x1, #0, 43f\n"
    "ld1 { v28.b }[4], [x24]\n"
    "b 43f\n"
    "41:"  // Oddments: Load (2, 5): Bit 2: Unset
    "tbz x1, #1, 42f\n"
    "ld1 { v28.h }[0], [x24], #0x2\n"
    "tbz x1, #0, 43f\n"
    "ld1 { v28.b }[2], [x24]\n"
    "b 43f\n"
    "42:"  // Oddments: Load (2, 5): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 43f\n"
    "ld1 { v28.b }[0], [x24]\n"
    "43:"  // Oddments: Load (2, 5): Bit 2: End
    "ldr d0, [x3, #0x50]\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ldr x15, [x4, #0x90]\n"
    "smlal v17.4s, v28.4h, v4.4h\n"
    "smlal2 v21.4s, v28.8h, v4.8h\n"
    "add x15, x15, x0\n"
    "smlal v13.4s, v22.4h, v0.4h\n"
    "smlal2 v19.4s, v22.8h, v0.8h\n"
    "smlal v20.4s, v25.4h, v0.4h\n"
    "smlal2 v10.4s, v25.8h, v0.8h\n"
    "tbz x1, #2, 45f\n"
    "ld1 { v31.s }[0], [x15], #0x4\n"
    "tbz x1, #1, 44f\n"
    "ld1 { v31.h }[2], [x15], #0x2\n"
    "tbz x1, #0, 47f\n"
    "ld1 { v31.b }[6], [x15]\n"
    "b 47f\n"
    "44:"  // Oddments: Load (3, 0): Bit 2: Bit 1: Unset
    "tbz x1, #0, 47f\n"
    "ld1 { v31.b }[4], [x15]\n"
    "b 47f\n"
    "45:"  // Oddments: Load (3, 0): Bit 2: Unset
    "tbz x1, #1, 46f\n"
    "ld1 { v31.h }[0], [x15], #0x2\n"
    "tbz x1, #0, 47f\n"
    "ld1 { v31.b }[2], [x15]\n"
    "b 47f\n"
    "46:"  // Oddments: Load (3, 0): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 47f\n"
    "ld1 { v31.b }[0], [x15]\n"
    "47:"  // Oddments: Load (3, 0): Bit 2: End
    "usubl v31.8h, v31.8b, v9.8b\n"
    "ldr x21, [x4, #0x98]\n"
    "smlal v8.4s, v31.4h, v0.4h\n"
    "smlal2 v7.4s, v31.8h, v0.8h\n"
    "add x21, x21, x0\n"
    "tbz x1, #2, 49f\n"
    "ld1 { v30.s }[0], [x21], #0x4\n"
    "tbz x1, #1, 48f\n"
    "ld1 { v30.h }[2], [x21], #0x2\n"
    "tbz x1, #0, 51f\n"
    "ld1 { v30.b }[6], [x21]\n"
    "b 51f\n"
    "48:"  // Oddments: Load (3, 1): Bit 2: Bit 1: Unset
    "tbz x1, #0, 51f\n"
    "ld1 { v30.b }[4], [x21]\n"
    "b 51f\n"
    "49:"  // Oddments: Load (3, 1): Bit 2: Unset
    "tbz x1, #1, 50f\n"
    "ld1 { v30.h }[0], [x21], #0x2\n"
    "tbz x1, #0, 51f\n"
    "ld1 { v30.b }[2], [x21]\n"
    "b 51f\n"
    "50:"  // Oddments: Load (3, 1): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 51f\n"
    "ld1 { v30.b }[0], [x21]\n"
    "51:"  // Oddments: Load (3, 1): Bit 2: End
    "ldr d1, [x3, #0x58]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldr x14, [x4, #0xa0]\n"
    "smlal v17.4s, v30.4h, v0.4h\n"
    "smlal2 v21.4s, v30.8h, v0.8h\n"
    "add x14, x14, x0\n"
    "smlal v13.4s, v25.4h, v1.4h\n"
    "smlal2 v19.4s, v25.8h, v1.8h\n"
    "smlal v20.4s, v24.4h, v1.4h\n"
    "smlal2 v10.4s, v24.8h, v1.8h\n"
    "smlal v8.4s, v30.4h, v1.4h\n"
    "smlal2 v7.4s, v30.8h, v1.8h\n"
    "tbz x1, #2, 53f\n"
    "ld1 { v26.s }[0], [x14], #0x4\n"
    "tbz x1, #1, 52f\n"
    "ld1 { v26.h }[2], [x14], #0x2\n"
    "tbz x1, #0, 55f\n"
    "ld1 { v26.b }[6], [x14]\n"
    "b 55f\n"
    "52:"  // Oddments: Load (3, 2): Bit 2: Bit 1: Unset
    "tbz x1, #0, 55f\n"
    "ld1 { v26.b }[4], [x14]\n"
    "b 55f\n"
    "53:"  // Oddments: Load (3, 2): Bit 2: Unset
    "tbz x1, #1, 54f\n"
    "ld1 { v26.h }[0], [x14], #0x2\n"
    "tbz x1, #0, 55f\n"
    "ld1 { v26.b }[2], [x14]\n"
    "b 55f\n"
    "54:"  // Oddments: Load (3, 2): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 55f\n"
    "ld1 { v26.b }[0], [x14]\n"
    "55:"  // Oddments: Load (3, 2): Bit 2: End
    "ldr d2, [x3, #0x60]\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ldr x13, [x4, #0xa8]\n"
    "smlal v17.4s, v26.4h, v1.4h\n"
    "smlal2 v21.4s, v26.8h, v1.8h\n"
    "add x13, x13, x0\n"
    "smlal v13.4s, v24.4h, v2.4h\n"
    "smlal2 v19.4s, v24.8h, v2.8h\n"
    "smlal v20.4s, v27.4h, v2.4h\n"
    "smlal2 v10.4s, v27.8h, v2.8h\n"
    "smlal v8.4s, v26.4h, v2.4h\n"
    "smlal2 v7.4s, v26.8h, v2.8h\n"
    "tbz x1, #2, 57f\n"
    "ld1 { v25.s }[0], [x13], #0x4\n"
    "tbz x1, #1, 56f\n"
    "ld1 { v25.h }[2], [x13], #0x2\n"
    "tbz x1, #0, 59f\n"
    "ld1 { v25.b }[6], [x13]\n"
    "b 59f\n"
    "56:"  // Oddments: Load (3, 3): Bit 2: Bit 1: Unset
    "tbz x1, #0, 59f\n"
    "ld1 { v25.b }[4], [x13]\n"
    "b 59f\n"
    "57:"  // Oddments: Load (3, 3): Bit 2: Unset
    "tbz x1, #1, 58f\n"
    "ld1 { v25.h }[0], [x13], #0x2\n"
    "tbz x1, #0, 59f\n"
    "ld1 { v25.b }[2], [x13]\n"
    "b 59f\n"
    "58:"  // Oddments: Load (3, 3): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 59f\n"
    "ld1 { v25.b }[0], [x13]\n"
    "59:"  // Oddments: Load (3, 3): Bit 2: End
    "ldr d3, [x3, #0x68]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x12, [x4, #0xb0]\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "add x12, x12, x0\n"
    "smlal v13.4s, v27.4h, v3.4h\n"
    "smlal2 v19.4s, v27.8h, v3.8h\n"
    "smlal v20.4s, v23.4h, v3.4h\n"
    "smlal2 v10.4s, v23.8h, v3.8h\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "tbz x1, #2, 61f\n"
    "ld1 { v24.s }[0], [x12], #0x4\n"
    "tbz x1, #1, 60f\n"
    "ld1 { v24.h }[2], [x12], #0x2\n"
    "tbz x1, #0, 63f\n"
    "ld1 { v24.b }[6], [x12]\n"
    "b 63f\n"
    "60:"  // Oddments: Load (3, 4): Bit 2: Bit 1: Unset
    "tbz x1, #0, 63f\n"
    "ld1 { v24.b }[4], [x12]\n"
    "b 63f\n"
    "61:"  // Oddments: Load (3, 4): Bit 2: Unset
    "tbz x1, #1, 62f\n"
    "ld1 { v24.h }[0], [x12], #0x2\n"
    "tbz x1, #0, 63f\n"
    "ld1 { v24.b }[2], [x12]\n"
    "b 63f\n"
    "62:"  // Oddments: Load (3, 4): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 63f\n"
    "ld1 { v24.b }[0], [x12]\n"
    "63:"  // Oddments: Load (3, 4): Bit 2: End
    "ldr d4, [x3, #0x70]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr x20, [x4, #0xb8]\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "add x20, x20, x0\n"
    "smlal v13.4s, v23.4h, v4.4h\n"
    "smlal2 v19.4s, v23.8h, v4.8h\n"
    "smlal v20.4s, v28.4h, v4.4h\n"
    "smlal2 v10.4s, v28.8h, v4.8h\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "tbz x1, #2, 65f\n"
    "ld1 { v22.s }[0], [x20], #0x4\n"
    "tbz x1, #1, 64f\n"
    "ld1 { v22.h }[2], [x20], #0x2\n"
    "tbz x1, #0, 67f\n"
    "ld1 { v22.b }[6], [x20]\n"
    "b 67f\n"
    "64:"  // Oddments: Load (3, 5): Bit 2: Bit 1: Unset
    "tbz x1, #0, 67f\n"
    "ld1 { v22.b }[4], [x20]\n"
    "b 67f\n"
    "65:"  // Oddments: Load (3, 5): Bit 2: Unset
    "tbz x1, #1, 66f\n"
    "ld1 { v22.h }[0], [x20], #0x2\n"
    "tbz x1, #0, 67f\n"
    "ld1 { v22.b }[2], [x20]\n"
    "b 67f\n"
    "66:"  // Oddments: Load (3, 5): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 67f\n"
    "ld1 { v22.b }[0], [x20]\n"
    "67:"  // Oddments: Load (3, 5): Bit 2: End
    "ldr d0, [x3, #0x78]\n"
    "usubl v22.8h, v22.8b, v9.8b\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ldr x11, [x4, #0xc0]\n"
    "smlal v17.4s, v22.4h, v4.4h\n"
    "smlal2 v21.4s, v22.8h, v4.8h\n"
    "add x11, x11, x0\n"
    "smlal v13.4s, v31.4h, v0.4h\n"
    "smlal2 v19.4s, v31.8h, v0.8h\n"
    "smlal v20.4s, v30.4h, v0.4h\n"
    "smlal2 v10.4s, v30.8h, v0.8h\n"
    "tbz x1, #2, 69f\n"
    "ld1 { v27.s }[0], [x11], #0x4\n"
    "tbz x1, #1, 68f\n"
    "ld1 { v27.h }[2], [x11], #0x2\n"
    "tbz x1, #0, 71f\n"
    "ld1 { v27.b }[6], [x11]\n"
    "b 71f\n"
    "68:"  // Oddments: Load (4, 0): Bit 2: Bit 1: Unset
    "tbz x1, #0, 71f\n"
    "ld1 { v27.b }[4], [x11]\n"
    "b 71f\n"
    "69:"  // Oddments: Load (4, 0): Bit 2: Unset
    "tbz x1, #1, 70f\n"
    "ld1 { v27.h }[0], [x11], #0x2\n"
    "tbz x1, #0, 71f\n"
    "ld1 { v27.b }[2], [x11]\n"
    "b 71f\n"
    "70:"  // Oddments: Load (4, 0): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 71f\n"
    "ld1 { v27.b }[0], [x11]\n"
    "71:"  // Oddments: Load (4, 0): Bit 2: End
    "usubl v27.8h, v27.8b, v9.8b\n"
    "ldr x22, [x4, #0xc8]\n"
    "smlal v8.4s, v27.4h, v0.4h\n"
    "smlal2 v7.4s, v27.8h, v0.8h\n"
    "add x22, x22, x0\n"
    "tbz x1, #2, 73f\n"
    "ld1 { v23.s }[0], [x22], #0x4\n"
    "tbz x1, #1, 72f\n"
    "ld1 { v23.h }[2], [x22], #0x2\n"
    "tbz x1, #0, 75f\n"
    "ld1 { v23.b }[6], [x22]\n"
    "b 75f\n"
    "72:"  // Oddments: Load (4, 1): Bit 2: Bit 1: Unset
    "tbz x1, #0, 75f\n"
    "ld1 { v23.b }[4], [x22]\n"
    "b 75f\n"
    "73:"  // Oddments: Load (4, 1): Bit 2: Unset
    "tbz x1, #1, 74f\n"
    "ld1 { v23.h }[0], [x22], #0x2\n"
    "tbz x1, #0, 75f\n"
    "ld1 { v23.b }[2], [x22]\n"
    "b 75f\n"
    "74:"  // Oddments: Load (4, 1): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 75f\n"
    "ld1 { v23.b }[0], [x22]\n"
    "75:"  // Oddments: Load (4, 1): Bit 2: End
    "ldr d1, [x3, #0x80]\n"
    "usubl v23.8h, v23.8b, v9.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldr x9, [x4, #0xd0]\n"
    "smlal v17.4s, v23.4h, v0.4h\n"
    "smlal2 v21.4s, v23.8h, v0.8h\n"
    "add x9, x9, x0\n"
    "smlal v13.4s, v30.4h, v1.4h\n"
    "smlal2 v19.4s, v30.8h, v1.8h\n"
    "smlal v20.4s, v26.4h, v1.4h\n"
    "smlal2 v10.4s, v26.8h, v1.8h\n"
    "smlal v8.4s, v23.4h, v1.4h\n"
    "smlal2 v7.4s, v23.8h, v1.8h\n"
    "tbz x1, #2, 77f\n"
    "ld1 { v31.s }[0], [x9], #0x4\n"
    "tbz x1, #1, 76f\n"
    "ld1 { v31.h }[2], [x9], #0x2\n"
    "tbz x1, #0, 79f\n"
    "ld1 { v31.b }[6], [x9]\n"
    "b 79f\n"
    "76:"  // Oddments: Load (4, 2): Bit 2: Bit 1: Unset
    "tbz x1, #0, 79f\n"
    "ld1 { v31.b }[4], [x9]\n"
    "b 79f\n"
    "77:"  // Oddments: Load (4, 2): Bit 2: Unset
    "tbz x1, #1, 78f\n"
    "ld1 { v31.h }[0], [x9], #0x2\n"
    "tbz x1, #0, 79f\n"
    "ld1 { v31.b }[2], [x9]\n"
    "b 79f\n"
    "78:"  // Oddments: Load (4, 2): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 79f\n"
    "ld1 { v31.b }[0], [x9]\n"
    "79:"  // Oddments: Load (4, 2): Bit 2: End
    "ldr d2, [x3, #0x88]\n"
    "usubl v31.8h, v31.8b, v9.8b\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ldr x28, [x4, #0xd8]\n"
    "smlal v17.4s, v31.4h, v1.4h\n"
    "smlal2 v21.4s, v31.8h, v1.8h\n"
    "add x28, x28, x0\n"
    "smlal v13.4s, v26.4h, v2.4h\n"
    "smlal2 v19.4s, v26.8h, v2.8h\n"
    "smlal v20.4s, v25.4h, v2.4h\n"
    "smlal2 v10.4s, v25.8h, v2.8h\n"
    "smlal v8.4s, v31.4h, v2.4h\n"
    "smlal2 v7.4s, v31.8h, v2.8h\n"
    "tbz x1, #2, 81f\n"
    "ld1 { v30.s }[0], [x28], #0x4\n"
    "tbz x1, #1, 80f\n"
    "ld1 { v30.h }[2], [x28], #0x2\n"
    "tbz x1, #0, 83f\n"
    "ld1 { v30.b }[6], [x28]\n"
    "b 83f\n"
    "80:"  // Oddments: Load (4, 3): Bit 2: Bit 1: Unset
    "tbz x1, #0, 83f\n"
    "ld1 { v30.b }[4], [x28]\n"
    "b 83f\n"
    "81:"  // Oddments: Load (4, 3): Bit 2: Unset
    "tbz x1, #1, 82f\n"
    "ld1 { v30.h }[0], [x28], #0x2\n"
    "tbz x1, #0, 83f\n"
    "ld1 { v30.b }[2], [x28]\n"
    "b 83f\n"
    "82:"  // Oddments: Load (4, 3): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 83f\n"
    "ld1 { v30.b }[0], [x28]\n"
    "83:"  // Oddments: Load (4, 3): Bit 2: End
    "ldr d3, [x3, #0x90]\n"
    "usubl v30.8h, v30.8b, v9.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x27, [x4, #0xe0]\n"
    "smlal v17.4s, v30.4h, v2.4h\n"
    "smlal2 v21.4s, v30.8h, v2.8h\n"
    "add x27, x27, x0\n"
    "smlal v13.4s, v25.4h, v3.4h\n"
    "smlal2 v19.4s, v25.8h, v3.8h\n"
    "smlal v20.4s, v24.4h, v3.4h\n"
    "smlal2 v10.4s, v24.8h, v3.8h\n"
    "smlal v8.4s, v30.4h, v3.4h\n"
    "smlal2 v7.4s, v30.8h, v3.8h\n"
    "tbz x1, #2, 85f\n"
    "ld1 { v28.s }[0], [x27], #0x4\n"
    "tbz x1, #1, 84f\n"
    "ld1 { v28.h }[2], [x27], #0x2\n"
    "tbz x1, #0, 87f\n"
    "ld1 { v28.b }[6], [x27]\n"
    "b 87f\n"
    "84:"  // Oddments: Load (4, 4): Bit 2: Bit 1: Unset
    "tbz x1, #0, 87f\n"
    "ld1 { v28.b }[4], [x27]\n"
    "b 87f\n"
    "85:"  // Oddments: Load (4, 4): Bit 2: Unset
    "tbz x1, #1, 86f\n"
    "ld1 { v28.h }[0], [x27], #0x2\n"
    "tbz x1, #0, 87f\n"
    "ld1 { v28.b }[2], [x27]\n"
    "b 87f\n"
    "86:"  // Oddments: Load (4, 4): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 87f\n"
    "ld1 { v28.b }[0], [x27]\n"
    "87:"  // Oddments: Load (4, 4): Bit 2: End
    "ldr d4, [x3, #0x98]\n"
    "usubl v28.8h, v28.8b, v9.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr x26, [x4, #0xe8]\n"
    "smlal v17.4s, v28.4h, v3.4h\n"
    "smlal2 v21.4s, v28.8h, v3.8h\n"
    "add x26, x26, x0\n"
    "smlal v13.4s, v24.4h, v4.4h\n"
    "smlal2 v19.4s, v24.8h, v4.8h\n"
    "smlal v20.4s, v22.4h, v4.4h\n"
    "smlal2 v10.4s, v22.8h, v4.8h\n"
    "smlal v8.4s, v28.4h, v4.4h\n"
    "smlal2 v7.4s, v28.8h, v4.8h\n"
    "tbz x1, #2, 89f\n"
    "ld1 { v26.s }[0], [x26], #0x4\n"
    "tbz x1, #1, 88f\n"
    "ld1 { v26.h }[2], [x26], #0x2\n"
    "tbz x1, #0, 91f\n"
    "ld1 { v26.b }[6], [x26]\n"
    "b 91f\n"
    "88:"  // Oddments: Load (4, 5): Bit 2: Bit 1: Unset
    "tbz x1, #0, 91f\n"
    "ld1 { v26.b }[4], [x26]\n"
    "b 91f\n"
    "89:"  // Oddments: Load (4, 5): Bit 2: Unset
    "tbz x1, #1, 90f\n"
    "ld1 { v26.h }[0], [x26], #0x2\n"
    "tbz x1, #0, 91f\n"
    "ld1 { v26.b }[2], [x26]\n"
    "b 91f\n"
    "90:"  // Oddments: Load (4, 5): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 91f\n"
    "ld1 { v26.b }[0], [x26]\n"
    "91:"  // Oddments: Load (4, 5): Bit 2: End
    "ldr d0, [x3, #0xa0]\n"
    "usubl v26.8h, v26.8b, v9.8b\n"
    "ssubl v0.8h, v0.8b, v15.8b\n"
    "ldr x25, [x4, #0xf0]\n"
    "smlal v17.4s, v26.4h, v4.4h\n"
    "smlal2 v21.4s, v26.8h, v4.8h\n"
    "add x25, x25, x0\n"
    "smlal v13.4s, v27.4h, v0.4h\n"
    "smlal2 v19.4s, v27.8h, v0.8h\n"
    "smlal v20.4s, v23.4h, v0.4h\n"
    "smlal2 v10.4s, v23.8h, v0.8h\n"
    "tbz x1, #2, 93f\n"
    "ld1 { v25.s }[0], [x25], #0x4\n"
    "tbz x1, #1, 92f\n"
    "ld1 { v25.h }[2], [x25], #0x2\n"
    "tbz x1, #0, 95f\n"
    "ld1 { v25.b }[6], [x25]\n"
    "b 95f\n"
    "92:"  // Oddments: Load (5, 0): Bit 2: Bit 1: Unset
    "tbz x1, #0, 95f\n"
    "ld1 { v25.b }[4], [x25]\n"
    "b 95f\n"
    "93:"  // Oddments: Load (5, 0): Bit 2: Unset
    "tbz x1, #1, 94f\n"
    "ld1 { v25.h }[0], [x25], #0x2\n"
    "tbz x1, #0, 95f\n"
    "ld1 { v25.b }[2], [x25]\n"
    "b 95f\n"
    "94:"  // Oddments: Load (5, 0): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 95f\n"
    "ld1 { v25.b }[0], [x25]\n"
    "95:"  // Oddments: Load (5, 0): Bit 2: End
    "usubl v25.8h, v25.8b, v9.8b\n"
    "ldr x24, [x4, #0xf8]\n"
    "smlal v8.4s, v25.4h, v0.4h\n"
    "smlal2 v7.4s, v25.8h, v0.8h\n"
    "add x24, x24, x0\n"
    "tbz x1, #2, 97f\n"
    "ld1 { v24.s }[0], [x24], #0x4\n"
    "tbz x1, #1, 96f\n"
    "ld1 { v24.h }[2], [x24], #0x2\n"
    "tbz x1, #0, 99f\n"
    "ld1 { v24.b }[6], [x24]\n"
    "b 99f\n"
    "96:"  // Oddments: Load (5, 1): Bit 2: Bit 1: Unset
    "tbz x1, #0, 99f\n"
    "ld1 { v24.b }[4], [x24]\n"
    "b 99f\n"
    "97:"  // Oddments: Load (5, 1): Bit 2: Unset
    "tbz x1, #1, 98f\n"
    "ld1 { v24.h }[0], [x24], #0x2\n"
    "tbz x1, #0, 99f\n"
    "ld1 { v24.b }[2], [x24]\n"
    "b 99f\n"
    "98:"  // Oddments: Load (5, 1): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 99f\n"
    "ld1 { v24.b }[0], [x24]\n"
    "99:"  // Oddments: Load (5, 1): Bit 2: End
    "ldr d1, [x3, #0xa8]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "ssubl v1.8h, v1.8b, v15.8b\n"
    "ldr x23, [x4, #0x100]\n"
    "smlal v17.4s, v24.4h, v0.4h\n"
    "smlal2 v21.4s, v24.8h, v0.8h\n"
    "add x23, x23, x0\n"
    "smlal v13.4s, v23.4h, v1.4h\n"
    "smlal2 v19.4s, v23.8h, v1.8h\n"
    "smlal v20.4s, v31.4h, v1.4h\n"
    "smlal2 v10.4s, v31.8h, v1.8h\n"
    "smlal v8.4s, v24.4h, v1.4h\n"
    "smlal2 v7.4s, v24.8h, v1.8h\n"
    "tbz x1, #2, 101f\n"
    "ld1 { v27.s }[0], [x23], #0x4\n"
    "tbz x1, #1, 100f\n"
    "ld1 { v27.h }[2], [x23], #0x2\n"
    "tbz x1, #0, 103f\n"
    "ld1 { v27.b }[6], [x23]\n"
    "b 103f\n"
    "100:"  // Oddments: Load (5, 2): Bit 2: Bit 1: Unset
    "tbz x1, #0, 103f\n"
    "ld1 { v27.b }[4], [x23]\n"
    "b 103f\n"
    "101:"  // Oddments: Load (5, 2): Bit 2: Unset
    "tbz x1, #1, 102f\n"
    "ld1 { v27.h }[0], [x23], #0x2\n"
    "tbz x1, #0, 103f\n"
    "ld1 { v27.b }[2], [x23]\n"
    "b 103f\n"
    "102:"  // Oddments: Load (5, 2): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 103f\n"
    "ld1 { v27.b }[0], [x23]\n"
    "103:"  // Oddments: Load (5, 2): Bit 2: End
    "ldr d2, [x3, #0xb0]\n"
    "usubl v27.8h, v27.8b, v9.8b\n"
    "ssubl v2.8h, v2.8b, v15.8b\n"
    "ldr x15, [x4, #0x108]\n"
    "smlal v17.4s, v27.4h, v1.4h\n"
    "smlal2 v21.4s, v27.8h, v1.8h\n"
    "add x15, x15, x0\n"
    "smlal v13.4s, v31.4h, v2.4h\n"
    "smlal2 v19.4s, v31.8h, v2.8h\n"
    "smlal v20.4s, v30.4h, v2.4h\n"
    "smlal2 v10.4s, v30.8h, v2.8h\n"
    "smlal v8.4s, v27.4h, v2.4h\n"
    "smlal2 v7.4s, v27.8h, v2.8h\n"
    "tbz x1, #2, 105f\n"
    "ld1 { v25.s }[0], [x15], #0x4\n"
    "tbz x1, #1, 104f\n"
    "ld1 { v25.h }[2], [x15], #0x2\n"
    "tbz x1, #0, 107f\n"
    "ld1 { v25.b }[6], [x15]\n"
    "b 107f\n"
    "104:"  // Oddments: Load (5, 3): Bit 2: Bit 1: Unset
    "tbz x1, #0, 107f\n"
    "ld1 { v25.b }[4], [x15]\n"
    "b 107f\n"
    "105:"  // Oddments: Load (5, 3): Bit 2: Unset
    "tbz x1, #1, 106f\n"
    "ld1 { v25.h }[0], [x15], #0x2\n"
    "tbz x1, #0, 107f\n"
    "ld1 { v25.b }[2], [x15]\n"
    "b 107f\n"
    "106:"  // Oddments: Load (5, 3): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 107f\n"
    "ld1 { v25.b }[0], [x15]\n"
    "107:"  // Oddments: Load (5, 3): Bit 2: End
    "ldr d3, [x3, #0xb8]\n"
    "usubl v25.8h, v25.8b, v9.8b\n"
    "ssubl v3.8h, v3.8b, v15.8b\n"
    "ldr x21, [x4, #0x110]\n"
    "smlal v17.4s, v25.4h, v2.4h\n"
    "smlal2 v21.4s, v25.8h, v2.8h\n"
    "add x21, x21, x0\n"
    "smlal v13.4s, v30.4h, v3.4h\n"
    "smlal2 v19.4s, v30.8h, v3.8h\n"
    "smlal v20.4s, v28.4h, v3.4h\n"
    "smlal2 v10.4s, v28.8h, v3.8h\n"
    "smlal v8.4s, v25.4h, v3.4h\n"
    "smlal2 v7.4s, v25.8h, v3.8h\n"
    "tbz x1, #2, 109f\n"
    "ld1 { v24.s }[0], [x21], #0x4\n"
    "tbz x1, #1, 108f\n"
    "ld1 { v24.h }[2], [x21], #0x2\n"
    "tbz x1, #0, 111f\n"
    "ld1 { v24.b }[6], [x21]\n"
    "b 111f\n"
    "108:"  // Oddments: Load (5, 4): Bit 2: Bit 1: Unset
    "tbz x1, #0, 111f\n"
    "ld1 { v24.b }[4], [x21]\n"
    "b 111f\n"
    "109:"  // Oddments: Load (5, 4): Bit 2: Unset
    "tbz x1, #1, 110f\n"
    "ld1 { v24.h }[0], [x21], #0x2\n"
    "tbz x1, #0, 111f\n"
    "ld1 { v24.b }[2], [x21]\n"
    "b 111f\n"
    "110:"  // Oddments: Load (5, 4): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 111f\n"
    "ld1 { v24.b }[0], [x21]\n"
    "111:"  // Oddments: Load (5, 4): Bit 2: End
    "ldr d4, [x3, #0xc0]\n"
    "usubl v24.8h, v24.8b, v9.8b\n"
    "ssubl v4.8h, v4.8b, v15.8b\n"
    "ldr x20, [x4, #0x118]\n"
    "smlal v17.4s, v24.4h, v3.4h\n"
    "smlal2 v21.4s, v24.8h, v3.8h\n"
    "add x20, x20, x0\n"
    "smlal v13.4s, v28.4h, v4.4h\n"
    "smlal2 v19.4s, v28.8h, v4.8h\n"
    "smlal v20.4s, v26.4h, v4.4h\n"
    "smlal2 v10.4s, v26.8h, v4.8h\n"
    "smlal v8.4s, v24.4h, v4.4h\n"
    "smlal2 v7.4s, v24.8h, v4.8h\n"
    "tbz x1, #2, 113f\n"
    "ld1 { v27.s }[0], [x20], #0x4\n"
    "tbz x1, #1, 112f\n"
    "ld1 { v27.h }[2], [x20], #0x2\n"
    "tbz x1, #0, 115f\n"
    "ld1 { v27.b }[6], [x20]\n"
    "b 115f\n"
    "112:"  // Oddments: Load (5, 5): Bit 2: Bit 1: Unset
    "tbz x1, #0, 115f\n"
    "ld1 { v27.b }[4], [x20]\n"
    "b 115f\n"
    "113:"  // Oddments: Load (5, 5): Bit 2: Unset
    "tbz x1, #1, 114f\n"
    "ld1 { v27.h }[0], [x20], #0x2\n"
    "tbz x1, #0, 115f\n"
    "ld1 { v27.b }[2], [x20]\n"
    "b 115f\n"
    "114:"  // Oddments: Load (5, 5): Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 115f\n"
    "ld1 { v27.b }[0], [x20]\n"
    "115:"  // Oddments: Load (5, 5): Bit 2: End
    "usubl v27.8h, v27.8b, v9.8b\n"
    "smlal v17.4s, v27.4h, v4.4h\n"
    "smlal2 v21.4s, v27.8h, v4.8h\n"
    "tbz x1, #2, 117f\n"
    "ld1 { v18.4s }, [x5], #0x10\n"
    "ld1 { v6.4s }, [x8], #0x10\n"
    "tbz x1, #1, 116f\n"
    "ld1 { v5.d }[0], [x5], #0x8\n"
    "ld1 { v22.d }[0], [x8], #0x8\n"
    "tbz x1, #0, 119f\n"
    "ld1 { v5.s }[2], [x5]\n"
    "ld1 { v22.s }[2], [x8]\n"
    "b 119f\n"
    "116:"  // Oddments: Load requant params: Bit 2: Bit 1: Unset
    "tbz x1, #0, 119f\n"
    "ld1 { v5.s }[0], [x5]\n"
    "ld1 { v22.s }[0], [x8]\n"
    "b 119f\n"
    "117:"  // Oddments: Load requant params: Bit 2: Unset
    "tbz x1, #1, 118f\n"
    "ld1 { v18.d }[0], [x5], #0x8\n"
    "ld1 { v6.d }[0], [x8], #0x8\n"
    "tbz x1, #0, 119f\n"
    "ld1 { v18.s }[2], [x5]\n"
    "ld1 { v6.s }[2], [x8]\n"
    "b 119f\n"
    "118:"  // Oddments: Load requant params: Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 119f\n"
    "ld1 { v18.s }[0], [x5]\n"
    "ld1 { v6.s }[0], [x8]\n"
    "119:"  // Oddments: Load requant params: Bit 2: End
    "sqrdmulh v13.4s, v13.4s, v18.4s\n"
    "and v30.16b, v13.16b, v6.16b\n"
    "add x17, x17, x10\n"
    "add x6, x6, x10\n"
    "sqrdmulh v19.4s, v19.4s, v5.4s\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "add x7, x7, x10\n"
    "add x16, x16, x10\n"
    "and v16.16b, v19.16b, v22.16b\n"
    "sqrdmulh v20.4s, v20.4s, v18.4s\n"
    "sqrdmulh v8.4s, v8.4s, v18.4s\n"
    "sqrdmulh v17.4s, v17.4s, v18.4s\n"
    "sqadd v13.4s, v13.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "and v0.16b, v20.16b, v6.16b\n"
    "sqrdmulh v10.4s, v10.4s, v5.4s\n"
    "and v18.16b, v8.16b, v6.16b\n"
    "sqrdmulh v7.4s, v7.4s, v5.4s\n"
    "and v30.16b, v17.16b, v6.16b\n"
    "sqrdmulh v21.4s, v21.4s, v5.4s\n"
    "sqadd v19.4s, v19.4s, v16.4s\n"
    "sshr v0.4s, v0.4s, #0x1f\n"
    "and v26.16b, v10.16b, v22.16b\n"
    "sshr v18.4s, v18.4s, #0x1f\n"
    "and v23.16b, v7.16b, v22.16b\n"
    "sshr v30.4s, v30.4s, #0x1f\n"
    "and v16.16b, v21.16b, v22.16b\n"
    "sqadd v20.4s, v20.4s, v0.4s\n"
    "sshr v26.4s, v26.4s, #0x1f\n"
    "sqadd v8.4s, v8.4s, v18.4s\n"
    "sshr v23.4s, v23.4s, #0x1f\n"
    "sqadd v17.4s, v17.4s, v30.4s\n"
    "sshr v16.4s, v16.4s, #0x1f\n"
    "srshl v13.4s, v13.4s, v6.4s\n"
    "srshl v20.4s, v20.4s, v6.4s\n"
    "sqadd v10.4s, v10.4s, v26.4s\n"
    "srshl v8.4s, v8.4s, v6.4s\n"
    "sqadd v7.4s, v7.4s, v23.4s\n"
    "srshl v17.4s, v17.4s, v6.4s\n"
    "sqadd v21.4s, v21.4s, v16.4s\n"
    "srshl v19.4s, v19.4s, v22.4s\n"
    "sqxtn v13.4h, v13.4s\n"
    "srshl v10.4s, v10.4s, v22.4s\n"
    "sqxtn v20.4h, v20.4s\n"
    "srshl v7.4s, v7.4s, v22.4s\n"
    "sqxtn v8.4h, v8.4s\n"
    "srshl v21.4s, v21.4s, v22.4s\n"
    "sqxtn v17.4h, v17.4s\n"
    "sqxtn2 v13.8h, v19.4s\n"
    "sqxtn2 v20.8h, v10.4s\n"
    "sqxtn2 v8.8h, v7.4s\n"
    "sqxtn2 v17.8h, v21.4s\n"
    "sqadd v13.8h, v13.8h, v14.8h\n"
    "sqadd v20.8h, v20.8h, v14.8h\n"
    "sqadd v8.8h, v8.8h, v14.8h\n"
    "sqadd v17.8h, v17.8h, v14.8h\n"
    "smax v13.8h, v13.8h, v12.8h\n"
    "smax v20.8h, v20.8h, v12.8h\n"
    "smax v8.8h, v8.8h, v12.8h\n"
    "smax v17.8h, v17.8h, v12.8h\n"
    "smin v13.8h, v13.8h, v11.8h\n"
    "smin v20.8h, v20.8h, v11.8h\n"
    "smin v8.8h, v8.8h, v11.8h\n"
    "smin v17.8h, v17.8h, v11.8h\n"
    "uzp1 v13.16b, v13.16b, v13.16b\n"
    "uzp1 v20.16b, v20.16b, v20.16b\n"
    "uzp1 v8.16b, v8.16b, v8.16b\n"
    "uzp1 v17.16b, v17.16b, v17.16b\n"
    "tbz x1, #2, 121f\n"
    "st1 { v13.s }[0], [x17], #0x4\n"
    "st1 { v20.s }[0], [x6], #0x4\n"
    "st1 { v8.s }[0], [x7], #0x4\n"
    "st1 { v17.s }[0], [x16], #0x4\n"
    "tbz x1, #1, 120f\n"
    "st1 { v13.h }[2], [x17], #0x2\n"
    "st1 { v20.h }[2], [x6], #0x2\n"
    "st1 { v8.h }[2], [x7], #0x2\n"
    "st1 { v17.h }[2], [x16], #0x2\n"
    "tbz x1, #0, 123f\n"
    "st1 { v13.b }[6], [x17], #0x1\n"
    "st1 { v20.b }[6], [x6], #0x1\n"
    "st1 { v8.b }[6], [x7], #0x1\n"
    "st1 { v17.b }[6], [x16], #0x1\n"
    "b 123f\n"
    "120:"  // Oddments: Bit 2: Bit 1: Unset
    "tbz x1, #0, 123f\n"
    "st1 { v13.b }[4], [x17], #0x1\n"
    "st1 { v20.b }[4], [x6], #0x1\n"
    "st1 { v8.b }[4], [x7], #0x1\n"
    "st1 { v17.b }[4], [x16], #0x1\n"
    "b 123f\n"
    "121:"  // Oddments: Bit 2: Unset
    "tbz x1, #1, 122f\n"
    "st1 { v13.h }[0], [x17], #0x2\n"
    "st1 { v20.h }[0], [x6], #0x2\n"
    "st1 { v8.h }[0], [x7], #0x2\n"
    "st1 { v17.h }[0], [x16], #0x2\n"
    "tbz x1, #0, 123f\n"
    "st1 { v13.b }[2], [x17], #0x1\n"
    "st1 { v20.b }[2], [x6], #0x1\n"
    "st1 { v8.b }[2], [x7], #0x1\n"
    "st1 { v17.b }[2], [x16], #0x1\n"
    "b 123f\n"
    "122:"  // Oddments: Bit 2: Unset: Bit 1: Unset
    "tbz x1, #0, 123f\n"
    "st1 { v13.b }[0], [x17], #0x1\n"
    "st1 { v20.b }[0], [x6], #0x1\n"
    "st1 { v8.b }[0], [x7], #0x1\n"
    "st1 { v17.b }[0], [x16], #0x1\n"
    "123:"  // Oddments: Bit 2: End
    "124:"  // End
    :
    : [offsetof_Params_bias] "I" (offsetof(Params, bias)), [offsetof_Params_inptrs] "I" (offsetof(Params, inptrs)), [offsetof_Params_n_channels] "I" (offsetof(Params, n_channels)), [offsetof_Params_outptrs] "I" (offsetof(Params, outptrs)), [offsetof_Params_requant] "I" (offsetof(Params, requant)), [offsetof_Params_requant_muls] "I" (offsetof(Params, requant_muls)), [offsetof_Params_requant_shifts] "I" (offsetof(Params, requant_shifts)), [offsetof_Params_weights] "I" (offsetof(Params, weights)), [offsetof_Requantize32_a_offset] "I" (offsetof(arm_gemm::Requantize32, a_offset)), [offsetof_Requantize32_b_offset] "I" (offsetof(arm_gemm::Requantize32, b_offset)), [offsetof_Requantize32_c_offset] "I" (offsetof(arm_gemm::Requantize32, c_offset)), [offsetof_Requantize32_maxval] "I" (offsetof(arm_gemm::Requantize32, maxval)), [offsetof_Requantize32_minval] "I" (offsetof(arm_gemm::Requantize32, minval)), [params] "r" (&params)
    : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28"
  );
}

}  // namespace depthwise
}  // namespace arm_conv

#endif  // defined(__aarch64__)
