# ğŸ§  IÂ²C Controller in Verilog

This project implements a complete **IÂ²C (Inter-Integrated Circuit) Controller** in Verilog HDL, consisting of:

- ğŸ§­ IÂ²C Master
- ğŸ›‘ IÂ²C Slave
- ğŸ”— Top-level integration (`i2c_top.v`)

The system models a basic IÂ²C communication setup where a master initiates communication with a slave device via shared `SDA` and `SCL` lines. The slave includes a 128-byte internal memory and supports read/write transactions with optional clock stretching.

---

## ğŸ“ Project Structure

i2c-controller/
â”œâ”€â”€ i2c_master.v # IÂ²C Master Controller
â”œâ”€â”€ i2c_slave.v # IÂ²C Slave with memory & clock stretching
â”œâ”€â”€ i2c_top.v # Top-level module connecting master and slave
â”œâ”€â”€ testbench.v # Testbench 
â”œâ”€â”€ tb_with_clock_strecthing # Waveform output from simulation
â””â”€â”€ README.md 


## ğŸš¦ System Overview

### ğŸ“¦ IÂ²C Master (`i2c_master.v`)
- Generates IÂ²C start/stop conditions
- Sends 7-bit address and R/W bit
- Transfers 8-bit data (read/write)
- Checks for acknowledgment
- Provides `busy`, `done`, and `ack_err` flags

### ğŸ“¦ IÂ²C Slave (`i2c_slave.v`)
- Monitors SDA/SCL to detect addressing
- Matches its own address (7-bit)
- Stores/loads data from a 128-byte internal memory
- Supports clock stretching via `stretch` input
- Generates `ack_err` flag if protocol fails

### ğŸ”— Top Module (`i2c_top.v`)
- Connects `i2c_master` and `i2c_slave`
- Shares `sda` and `scl` wires
- Handles acknowledgment OR logic
- Exposes clean interface to external signals

## ğŸ§ª Simulation Instructions

### ğŸ”§ Requirements
- [Icarus Verilog](http://iverilog.icarus.com/)
- [GTKWave](http://gtkwave.sourceforge.net/)
- Vivado for Synthesis

ğŸ§  Key Features
âœ… Fully synthesizable RTL

âœ… 7-bit address support (per IÂ²C spec)

âœ… Supports write and read operations

âœ… Optional clock stretching in slave

âœ… Modular design: easy to extend

âœ… Clean top-level abstraction for SoC-level integration

ğŸ§© Top Module Ports (i2c_top.v)
Port	Direction	Description
clk	input	System clock
rst	input	Reset (active high)
newd	input	Trigger new transaction
op	input	Operation: 0=write, 1=read
stretch	input	Enable slave clock stretching
addr[6:0]	input	7-bit IÂ²C address to access
din[7:0]	input	Data to write
dout[7:0]	output	Data read from slave
busy	output	Master is busy
ack_err	output	Acknowledgment error
done	output	Transaction complete

ğŸ§° Use Cases

FPGA-based IÂ²C interfacing

Academic learning and teaching of IÂ²C protocol

Simulation and waveform analysis
