<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="struct_r_c_c___p_l_l_init_type_def" kind="struct" language="C++" prot="public">
    <compoundname>RCC_PLLInitTypeDef</compoundname>
    <includes refid="stm32g0xx__hal__rcc_8h" local="no">stm32g0xx_hal_rcc.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLState</definition>
        <argsstring></argsstring>
        <name>PLLState</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLState</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>The new state of the PLL. This parameter can be a value of <ref refid="group___r_c_c___p_l_l___config" kindref="compound">PLL Config</ref> <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="257" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLSource</definition>
        <argsstring></argsstring>
        <name>PLLSource</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLSource</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC_PLLSource: PLL entry clock source. This parameter must be a value of <ref refid="group___r_c_c___p_l_l___clock___source" kindref="compound">PLL Clock Source</ref> <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="260" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1adb1ffaed93a1680042e24b5442b90af4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLM</definition>
        <argsstring></argsstring>
        <name>PLLM</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLM</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLM: Division factor for PLL VCO input clock. This parameter must be a value of <ref refid="group___r_c_c___p_l_l_m___clock___divider" kindref="compound">PLLM Clock Divider</ref> <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="263" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1a2e8a73f7961f8d6570193c68daba88a6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLN</definition>
        <argsstring></argsstring>
        <name>PLLN</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLN</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLN: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min_Data = 8 and Max_Data = 86 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="266" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1ae2047a6040de6fcd43e0033a7b09a226" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLP</definition>
        <argsstring></argsstring>
        <name>PLLP</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLP</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLP: PLL Division factor. User have to set the PLLQ parameter correctly to not exceed max frequency 64MHZ. This parameter must be a value of <ref refid="group___r_c_c___p_l_l_p___clock___divider" kindref="compound">PLLP Clock Divider</ref> <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="269" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_r_c_c___p_l_l_init_type_def_1a5777f8788531e0fc3f35b0e5d1c7a445" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t PLLR</definition>
        <argsstring></argsstring>
        <name>PLLR</name>
        <qualifiedname>RCC_PLLInitTypeDef::PLLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PLLR: PLL Division for the main system clock. User have to set the PLLR parameter correctly to not exceed max frequency 64MHZ. This parameter must be a value of <ref refid="group___r_c_c___p_l_l_r___clock___divider" kindref="compound">PLLR Clock Divider</ref> <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="279" column="12" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="279" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>RCC PLL configuration structure definition. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" line="255" column="1" bodyfile="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h" bodystart="256" bodyend="283"/>
    <listofallmembers>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1adb1ffaed93a1680042e24b5442b90af4" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLM</name></member>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1a2e8a73f7961f8d6570193c68daba88a6" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLN</name></member>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1ae2047a6040de6fcd43e0033a7b09a226" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLP</name></member>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1a5777f8788531e0fc3f35b0e5d1c7a445" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLR</name></member>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLSource</name></member>
      <member refid="struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0" prot="public" virt="non-virtual"><scope>RCC_PLLInitTypeDef</scope><name>PLLState</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
