Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/users/joshdelg/ee180/lab4/hw/zed/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_stream_engine_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/users/joshdelg/ee180/lab4/hw/zed/pcores/" "/home/users/joshdelg/ee180/lab4/hw/zed_lib/edk/pcores/" "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_stream_engine_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_stream_engine_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffr.v" into library stream_engine_v1_00_a
Parsing module <dffr>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffre.v" into library stream_engine_v1_00_a
Parsing module <dffre>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffare.v" into library stream_engine_v1_00_a
Parsing module <dffare>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffarre.v" into library stream_engine_v1_00_a
Parsing module <dffarre>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_accelerator.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 14.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_accelerator>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 15.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_control>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_image_rowregs.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 14.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_image_rowregs>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_read_transform.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 16.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_read_transform>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_write_transform.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 16.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_write_transform>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_top.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 13.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <sobel_top>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/userlogic.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 14.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <userlogic>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/ipif_reg.v" into library stream_engine_v1_00_a
Parsing module <ipif_reg>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v" into library stream_engine_v1_00_a
Parsing module <encoder>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" into library stream_engine_v1_00_a
Parsing module <axis_addr>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram.v" into library stream_engine_v1_00_a
Parsing module <dataram>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v" into library stream_engine_v1_00_a
Parsing module <dataram2>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram3.v" into library stream_engine_v1_00_a
Parsing module <dataram3>.
Analyzing Verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" into library stream_engine_v1_00_a
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/common_defines.v" included at line 19.
Parsing verilog file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_defines.v" included at line 15.
Parsing module <pipelogic>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" into library stream_engine_v1_00_a
Parsing entity <stream_engine>.
Parsing architecture <IMP> of entity <stream_engine>.
Parsing VHDL file "/home/users/joshdelg/ee180/lab4/hw/zed/hdl/system_stream_engine_0_wrapper.vhd" into library work
Parsing entity <system_stream_engine_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_stream_engine_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_stream_engine_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <stream_engine> (architecture <IMP>) with generics from library <stream_engine_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module pipelogic

Elaborating module <pipelogic(IPIF_NUM_REG=7,IPIF_DWIDTH=32,AXIS_DWIDTH=32)>.

Elaborating module <axis_addr(ADDR_WIDTH=16)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" Line 36: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v" Line 37: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <dataram2(SIZE=16384,AWIDTH=14,DWIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 137: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <dataram2(SIZE=32'sb01000000000000000,AWIDTH=15,DWIDTH=32'sb010000)>.
WARNING:HDLCompiler:189 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 143: Size mismatch in connection of port <addr>. Formal port size is 15-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 137: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 143: Size mismatch in connection of port <addr>. Formal port size is 15-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 184: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <dataram3(ADDR_WIDTH=15,COL_WIDTH=8,N_COLS=32'sb010)>.
WARNING:HDLCompiler:189 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 191: Size mismatch in connection of port <addr>. Formal port size is 15-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 184: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 191: Size mismatch in connection of port <addr>. Formal port size is 15-bit while actual signal size is 16-bit.

Elaborating module <userlogic(BUF_SIZE=65536,ADDR_WIDTH=16,AXIS_DWIDTH=32)>.

Elaborating module <dffr(WIDTH=1)>.

Elaborating module <sobel_top(IOBUF_ADDR_WIDTH=32,IMAGE_DIM_WIDTH=10,STATUS_REG_WIDTH=32)>.

Elaborating module <sobel_read_transform(ADDR_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_read_transform.v" Line 57: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_read_transform.v" Line 81: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <sobel_write_transform(ADDR_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_write_transform.v" Line 75: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_write_transform.v" Line 79: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_write_transform.v" Line 80: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <sobel_control(IOBUF_ADDR_WIDTH=32,IMAGE_DIM_WIDTH=10,STATUS_REG_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 86: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <dffr(WIDTH=4)>.

Elaborating module <dffre(WIDTH=10)>.
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 101: Assignment to control_n_rows ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 109: Assignment to control_n_cols ignored, since the identifier is never used

Elaborating module <dffre(WIDTH=32)>.
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 151: Assignment to buf_write_row_incr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 156: Assignment to next_col_strip ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 162: Assignment to max_col_strip ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" Line 636: Assignment to buf_write_en ignored, since the identifier is never used

Elaborating module <sobel_image_rowregs>.

Elaborating module <sobel_accelerator>.
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 240: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 241: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 242: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 243: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v" Line 244: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <ipif_reg(WIDTH=32)>.

Elaborating module <encoder(OH_WIDTH=7,B_WIDTH=3)>.
WARNING:HDLCompiler:413 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v" Line 15: Result of 4-bit expression is truncated to fit in 3-bit target.
Back to vhdl to continue elaboration
WARNING:Xst:2972 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 96. All outputs of instance <control_n_rows_r> of block <dffre> are unconnected in block <sobel_control>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 104. All outputs of instance <control_n_cols_r> of block <dffre> are unconnected in block <sobel_control>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 112. All outputs of instance <row_counter_r> of block <dffre> are unconnected in block <sobel_control>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 120. All outputs of instance <col_strip_r> of block <dffre> are unconnected in block <sobel_control>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_stream_engine_0_wrapper>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/hdl/system_stream_engine_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_stream_engine_0_wrapper> synthesized.

Synthesizing Unit <stream_engine>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "10111111110000000000000000000000"
        C_HIGHADDR = "10111111110000001111111111111111"
        C_FAMILY = "zynq"
        C_NUM_REG = 2
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Clk> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_Resetn> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/vhdl/stream_engine.vhd" line 281: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stream_engine> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010111111110000000000000000000000","0000000000000000000000000000000010111111110000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (7)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pipelogic>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/pipelogic.v".
        IPIF_NUM_REG = 7
        IPIF_DWIDTH = 32
        AXIS_DWIDTH = 32
    Found 1-bit register for signal <set_packet_size_d>.
    Found 32-bit 7-to-1 multiplexer for signal <ipif_data_out> created at line 289.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <pipelogic> synthesized.

Synthesizing Unit <axis_addr>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/axis_addr.v".
        ADDR_WIDTH = 16
    Found 1-bit register for signal <transfer_on>.
    Found 17-bit register for signal <output_count>.
    Found 17-bit register for signal <output_remaining>.
    Found 17-bit register for signal <input_count>.
    Found 17-bit subtractor for signal <output_remaining[16]_GND_25_o_sub_19_OUT> created at line 70.
    Found 17-bit adder for signal <n0056> created at line 36.
    Found 17-bit adder for signal <n0030> created at line 36.
    Found 17-bit adder for signal <n0031> created at line 37.
    Found 17-bit adder for signal <input_count[16]_GND_25_o_add_6_OUT> created at line 44.
    Found 17-bit adder for signal <output_count[16]_GND_25_o_add_12_OUT> created at line 61.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axis_addr> synthesized.

Synthesizing Unit <dataram2_1>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v".
        SIZE = 16384
        AWIDTH = 14
        DWIDTH = 32
    Found 16384x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dataram2_1> synthesized.

Synthesizing Unit <dataram2_2>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram2.v".
        SIZE = 32768
        AWIDTH = 15
        DWIDTH = 16
    Found 32768x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <dataram2_2> synthesized.

Synthesizing Unit <dataram3>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/dataram3.v".
        ADDR_WIDTH = 15
        COL_WIDTH = 8
        N_COLS = 2
    Found 32768x16-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <dout<6>>.
    Found 1-bit register for signal <dout<5>>.
    Found 1-bit register for signal <dout<4>>.
    Found 1-bit register for signal <dout<3>>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<0>>.
    Found 1-bit register for signal <dout<15>>.
    Found 1-bit register for signal <dout<14>>.
    Found 1-bit register for signal <dout<13>>.
    Found 1-bit register for signal <dout<12>>.
    Found 1-bit register for signal <dout<11>>.
    Found 1-bit register for signal <dout<10>>.
    Found 1-bit register for signal <dout<9>>.
    Found 1-bit register for signal <dout<8>>.
    Found 1-bit register for signal <dout<7>>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <dataram3> synthesized.

Synthesizing Unit <userlogic>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/userlogic.v".
        BUF_SIZE = 65536
        ADDR_WIDTH = 16
        AXIS_DWIDTH = 32
WARNING:Xst:647 - Input <instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit adder for signal <sobel_image_n_rows> created at line 54.
    Found 10-bit adder for signal <sobel_image_n_cols> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <userlogic> synthesized.

Synthesizing Unit <dffr_1>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffr.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_1> synthesized.

Synthesizing Unit <sobel_top>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_top.v".
        IOBUF_ADDR_WIDTH = 32
        IMAGE_DIM_WIDTH = 10
        STATUS_REG_WIDTH = 32
    Summary:
	no macro.
Unit <sobel_top> synthesized.

Synthesizing Unit <sobel_read_transform>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_read_transform.v".
        ADDR_WIDTH = 32
WARNING:Xst:647 - Input <sctl2srt_read_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit subtractor for signal <n0029> created at line 57.
    Found 1-bit adder for signal <read_addr_transform_addcheck<1>> created at line 81.
    Found 31-bit adder for signal <n0041[30:0]> created at line 82.
    Found 2-bit subtractor for signal <n0030> created at line 57.
    Found 1-bit comparator greater for signal <read_addr_transform_addcheck[1][0]_PWR_33_o_LessThan_13_o> created at line 82
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sobel_read_transform> synthesized.

Synthesizing Unit <sobel_write_transform>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_write_transform.v".
        ADDR_WIDTH = 32
WARNING:Xst:647 - Input <sctl2swt_write_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit subtractor for signal <write_sub_check_transform<0>> created at line 75.
    Found 31-bit adder for signal <n0070[30:0]> created at line 92.
    Found 31-bit adder for signal <n0073[30:0]> created at line 92.
    Found 2-bit adder for signal <n0051> created at line 100.
    Found 2-bit adder for signal <n0052> created at line 100.
    Found 2-bit subtractor for signal <write_sub_check_transform<1>> created at line 47.
    Found 2-bit comparator greater for signal <write_check_compare<0>> created at line 78
    Found 2-bit comparator greater for signal <write_check_compare<1>> created at line 78
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <sobel_write_transform> synthesized.

Synthesizing Unit <sobel_control>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v".
        IOBUF_ADDR_WIDTH = 32
        IMAGE_DIM_WIDTH = 10
        STATUS_REG_WIDTH = 32
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 96: Output port <q> of the instance <control_n_rows_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 104: Output port <q> of the instance <control_n_cols_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 112: Output port <q> of the instance <row_counter_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_control.v" line 120: Output port <q> of the instance <col_strip_r> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <sobel_control> synthesized.

Synthesizing Unit <dffr_2>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffr.v".
        WIDTH = 4
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dffr_2> synthesized.

Synthesizing Unit <dffre_2>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/lib/dffre.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffre_2> synthesized.

Synthesizing Unit <sobel_image_rowregs>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_image_rowregs.v".
    Summary:
	no macro.
Unit <sobel_image_rowregs> synthesized.

Synthesizing Unit <sobel_accelerator>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/sobel/sobel_accelerator.v".
WARNING:Xst:647 - Input <srow2sacc_row1_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <srow2sacc_row2_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <srow2sacc_row3_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_accelerator> synthesized.

Synthesizing Unit <ipif_reg>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/ipif_reg.v".
        WIDTH = 32
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <ipif_reg> synthesized.

Synthesizing Unit <encoder>.
    Related source file is "/home/users/joshdelg/ee180/lab4/hw/zed/pcores/stream_engine_v1_00_a/hdl/verilog/encoder.v".
        OH_WIDTH = 7
        B_WIDTH = 3
WARNING:Xst:737 - Found 1-bit latch for signal <binary<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <binary<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <binary<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred  14 Multiplexer(s).
Unit <encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16384x32-bit single-port RAM                          : 1
 32768x16-bit single-port RAM                          : 4
# Adders/Subtractors                                   : 19
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 17-bit adder                                          : 5
 17-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 4
 31-bit adder                                          : 3
 4-bit adder                                           : 1
# Registers                                            : 41
 1-bit register                                        : 16
 16-bit register                                       : 4
 17-bit register                                       : 3
 2-bit register                                        : 2
 32-bit register                                       : 14
 4-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 3
 1-bit comparator greater                              : 1
 2-bit comparator greater                              : 2
# Multiplexers                                         : 310
 1-bit 2-to-1 multiplexer                              : 284
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axis_addr>.
The following registers are absorbed into counter <output_remaining>: 1 register on signal <output_remaining>.
The following registers are absorbed into counter <output_count>: 1 register on signal <output_count>.
The following registers are absorbed into counter <input_count>: 1 register on signal <input_count>.
Unit <axis_addr> synthesized (advanced).

Synthesizing (advanced) Unit <dataram2_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram2_1> synthesized (advanced).

Synthesizing (advanced) Unit <dataram2_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram2_2> synthesized (advanced).

Synthesizing (advanced) Unit <dataram3>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA<3>         | connected to signal <we<1>>         | high     |
    |     weA<2>         | connected to signal <we<0>>         | high     |
    |     weA<1>         | connected to signal <we<1>>         | high     |
    |     weA<0>         | connected to signal <we<0>>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataram3> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16384x32-bit single-port block RAM                    : 1
 32768x16-bit single-port block RAM                    : 4
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 3
 1-bit subtractor                                      : 2
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 16-bit adder carry in                                 : 1
 2-bit subtractor                                      : 2
 31-bit adder                                          : 3
# Counters                                             : 4
 17-bit down counter                                   : 1
 17-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 440
 Flip-Flops                                            : 440
# Comparators                                          : 3
 1-bit comparator greater                              : 1
 2-bit comparator greater                              : 2
# Multiplexers                                         : 265
 1-bit 2-to-1 multiplexer                              : 245
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sobel_control>: instances <buf_read_offset_r>, <buf_write_offset_r> of unit <dffre_2> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <ul/sobel/row_reg> of block <sobel_image_rowregs> are unconnected in block <pipelogic>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <ul/sobel/read_transform> of block <sobel_read_transform> are unconnected in block <pipelogic>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:1710 - FF/Latch <test_reg/q_0> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_1> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_2> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_3> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_4> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_5> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_6> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_7> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_8> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_9> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_10> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_11> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_12> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_13> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_14> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_15> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_16> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_17> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_18> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_19> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_20> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_21> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_22> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_23> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_24> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_25> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_26> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_27> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_28> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_29> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_30> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <test_reg/q_31> (without init value) has a constant value of 0 in block <pipelogic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <output_count_16> of sequential type is unconnected in block <axis_addr>.
WARNING:Xst:2677 - Node <input_count_16> of sequential type is unconnected in block <axis_addr>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Zynq asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    binary_2 in unit <encoder>
    binary_0 in unit <encoder>
    binary_1 in unit <encoder>


Optimizing unit <system_stream_engine_0_wrapper> ...

Optimizing unit <dffre_2> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <pipelogic> ...

Optimizing unit <encoder> ...

Optimizing unit <axis_addr> ...

Optimizing unit <sobel_read_transform> ...

Optimizing unit <sobel_control> ...

Optimizing unit <sobel_image_rowregs> ...

Optimizing unit <sobel_write_transform> ...
WARNING:Xst:1710 - FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_26> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_27> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_28> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_29> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_30> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_31> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_16> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_15> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_14> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_13> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_12> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_11> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_10> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_9> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_8> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_7> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_6> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_5> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_4> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_3> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_2> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_1> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_6> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_7> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_8> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_9> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_10> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_11> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_12> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_13> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_14> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_15> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_16> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_17> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_18> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_19> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_20> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_21> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_22> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_23> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_24> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_25> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_15> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_14> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_13> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_12> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_11> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_10> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_9> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_8> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_7> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_6> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_5> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_4> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_3> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_2> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_1> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/input_count_0> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/axis_addr/output_count_15> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_31> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_30> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_29> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_28> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_27> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_26> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_25> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_24> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_23> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_22> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_21> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_20> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_19> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_18> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_17> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:2677 - Node <stream_engine_0/stream_engine_i/ul/sobel/control/buf_read_offset_r/q_0> of sequential type is unconnected in block <system_stream_engine_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_0> (without init value) has a constant value of 0 in block <system_stream_engine_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/ul/sobel/control/state_r/q_1> in Unit <system_stream_engine_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <stream_engine_0/stream_engine_i/ul/sobel/control/state_r/q_2> <stream_engine_0/stream_engine_i/ul/sobel/control/state_r/q_3> 
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/inst_LPM_FF1_0> in Unit <system_stream_engine_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <stream_engine_0/stream_engine_i/inst_LPM_FF_0> 
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/inst_LPM_FF1_1> in Unit <system_stream_engine_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <stream_engine_0/stream_engine_i/inst_LPM_FF_1> 
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/inst_LPM_FF1_2> in Unit <system_stream_engine_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <stream_engine_0/stream_engine_i/inst_LPM_FF_2> 
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/inst_LPM_FF1_3> in Unit <system_stream_engine_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <stream_engine_0/stream_engine_i/inst_LPM_FF_3> 
INFO:Xst:2261 - The FF/Latch <stream_engine_0/stream_engine_i/status_reg/q_1> in Unit <system_stream_engine_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <stream_engine_0/stream_engine_i/status_reg/q_3> <stream_engine_0/stream_engine_i/status_reg/q_4> <stream_engine_0/stream_engine_i/status_reg/q_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_stream_engine_0_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 252
 Flip-Flops                                            : 252

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_stream_engine_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 523
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 37
#      LUT3                        : 40
#      LUT4                        : 8
#      LUT5                        : 8
#      LUT6                        : 237
#      MUXCY                       : 44
#      MUXF7                       : 65
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 255
#      FD                          : 37
#      FDR                         : 11
#      FDRE                        : 204
#      LD                          : 3
# RAMS                             : 32
#      RAMB36E1                    : 32

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             255  out of  106400     0%  
 Number of Slice LUTs:                  333  out of  53200     0%  
    Number used as Logic:               333  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    445
   Number with an unused Flip Flop:     190  out of    445    42%  
   Number with an unused LUT:           112  out of    445    25%  
   Number of fully used LUT-FF pairs:   143  out of    445    32%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                         222
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of    140    22%  
    Number using Block RAM only:         32

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
ACLK                               | NONE(stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 284   |
M_AXIS_TKEEP<0>                    | NONE(stream_engine_0/stream_engine_i/reg_read_sel_enc/binary_2)        | 3     |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.592ns (Maximum Frequency: 385.802MHz)
   Minimum input arrival time before clock: 1.637ns
   Maximum output required time after clock: 2.098ns
   Maximum combinational path delay: 0.393ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 2.592ns (frequency: 385.802MHz)
  Total number of paths / destination ports: 2506 / 346
-------------------------------------------------------------------------
Delay:               2.592ns (Levels of Logic = 17)
  Source:            stream_engine_0/stream_engine_i/axis_addr/output_remaining_3 (FF)
  Destination:       stream_engine_0/stream_engine_i/inst_LPM_FF1_0 (FF)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: stream_engine_0/stream_engine_i/axis_addr/output_remaining_3 to stream_engine_0/stream_engine_i/inst_LPM_FF1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.662  stream_engine_0/stream_engine_i/axis_addr/output_remaining_3 (stream_engine_0/stream_engine_i/axis_addr/output_remaining_3)
     LUT4:I0->O            1   0.053   0.602  stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_45_o33_SW0 (N10)
     LUT6:I3->O            1   0.053   0.399  stream_engine_0/stream_engine_i/axis_addr/valid_out11 (M_AXIS_TVALID)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<0> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<1> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<2> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<3> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<4> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<5> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<6> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<7> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<8> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<9> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<10> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<11> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<12> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<12>)
     MUXCY:CI->O           0   0.015   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<13> (stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_cy<13>)
     XORCY:CI->O           1   0.320   0.000  stream_engine_0/stream_engine_i/axis_addr/Madd_n0030_Madd_Madd_xor<14> (stream_engine_0/stream_engine_i/read_addr<14>)
     FD:D                      0.011          stream_engine_0/stream_engine_i/inst_LPM_FF1_0
    ----------------------------------------
    Total                      2.592ns (0.929ns logic, 1.663ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 500 / 385
-------------------------------------------------------------------------
Offset:              1.637ns (Levels of Logic = 3)
  Source:            S_AXI_ARVALID (PAD)
  Destination:       stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6 (FF)
  Destination Clock: ACLK rising

  Data Path: S_AXI_ARVALID to stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            7   0.053   0.779  stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31 (stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<2>)
     LUT6:I0->O            1   0.053   0.485  stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1_SW0 (N14)
     LUT6:I4->O            1   0.053   0.000  stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot (stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot)
     FD:D                      0.011          stream_engine_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6
    ----------------------------------------
    Total                      1.637ns (0.373ns logic, 1.264ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 462 / 71
-------------------------------------------------------------------------
Offset:              2.098ns (Levels of Logic = 3)
  Source:            stream_engine_0/stream_engine_i/axis_addr/output_remaining_2 (FF)
  Destination:       M_AXIS_TLAST (PAD)
  Source Clock:      ACLK rising

  Data Path: stream_engine_0/stream_engine_i/axis_addr/output_remaining_2 to M_AXIS_TLAST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  stream_engine_0/stream_engine_i/axis_addr/output_remaining_2 (stream_engine_0/stream_engine_i/axis_addr/output_remaining_2)
     LUT5:I0->O            3   0.053   0.499  stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_45_o31 (stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_45_o3)
     LUT6:I4->O            2   0.053   0.419  stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_45_o33 (stream_engine_0/stream_engine_i/axis_addr/aresetn_last_out_OR_45_o_bdd2)
     LUT3:I2->O            0   0.053   0.000  stream_engine_0/stream_engine_i/axis_addr/last_out1 (M_AXIS_TLAST)
    ----------------------------------------
    Total                      2.098ns (0.441ns logic, 1.657ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.393ns (Levels of Logic = 1)
  Source:            M_AXIS_TREADY (PAD)
  Destination:       M_AXIS_TVALID (PAD)

  Data Path: M_AXIS_TREADY to M_AXIS_TVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.053   0.000  stream_engine_0/stream_engine_i/axis_addr/valid_out11 (M_AXIS_TVALID)
    ----------------------------------------
    Total                      0.393ns (0.393ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    2.592|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 11.27 secs
 
--> 


Total memory usage is 558860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  170 (   0 filtered)
Number of infos    :   20 (   0 filtered)

