Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 995dd5b5e6674c37948e07d8a5032aa7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port ext [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:84]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port A [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:107]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port B [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port result [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.MUX2TO1_32
Compiling module xil_defaultlib.CONTROLLER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.EXTENDER
Compiling module xil_defaultlib.MUX2TO1
Compiling module xil_defaultlib.MUX2TO1_5
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.ALUCTRL
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
