"""
Verilog/HDL parsing utilities for discrete NES project.

Tools for parsing Verilog from FPGA implementations and converting to
discrete logic gate netlists.
"""

__version__ = "0.1.0"
