\hypertarget{group___r_c_c___p_l_l3___clock___output}{}\doxysection{RCC PLL3 Clock Output}
\label{group___r_c_c___p_l_l3___clock___output}\index{RCC PLL3 Clock Output@{RCC PLL3 Clock Output}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}{RCC\+\_\+\+PLL3\+\_\+\+DIVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f70ba928465a9653c30a278f415cdd}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}{RCC\+\_\+\+PLL3\+\_\+\+DIVQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c1309d4b8eea22f91a3d397a4e89c3}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}{RCC\+\_\+\+PLL3\+\_\+\+DIVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef8f8734f8bcc3ba775317edeeedee4}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}\label{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}} 
\index{RCC PLL3 Clock Output@{RCC PLL3 Clock Output}!RCC\_PLL3\_DIVP@{RCC\_PLL3\_DIVP}}
\index{RCC\_PLL3\_DIVP@{RCC\_PLL3\_DIVP}!RCC PLL3 Clock Output@{RCC PLL3 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3\_DIVP}{RCC\_PLL3\_DIVP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+\_\+\+DIVP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f70ba928465a9653c30a278f415cdd}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00477}{477}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}\label{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}} 
\index{RCC PLL3 Clock Output@{RCC PLL3 Clock Output}!RCC\_PLL3\_DIVQ@{RCC\_PLL3\_DIVQ}}
\index{RCC\_PLL3\_DIVQ@{RCC\_PLL3\_DIVQ}!RCC PLL3 Clock Output@{RCC PLL3 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3\_DIVQ}{RCC\_PLL3\_DIVQ}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+\_\+\+DIVQ~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c1309d4b8eea22f91a3d397a4e89c3}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}\label{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}} 
\index{RCC PLL3 Clock Output@{RCC PLL3 Clock Output}!RCC\_PLL3\_DIVR@{RCC\_PLL3\_DIVR}}
\index{RCC\_PLL3\_DIVR@{RCC\_PLL3\_DIVR}!RCC PLL3 Clock Output@{RCC PLL3 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3\_DIVR}{RCC\_PLL3\_DIVR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+\_\+\+DIVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef8f8734f8bcc3ba775317edeeedee4}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

