Warning (10268): Verilog HDL information at cu_atharva.sv(79): always construct contains both blocking and non-blocking assignments File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/cu_atharva.sv Line: 79
