-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/29/2024 01:47:12"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Dmem IS
    PORT (
	rst_ni : IN std_logic;
	MemRW : IN std_logic;
	clk_i : IN std_logic;
	addr : IN std_logic_vector(4 DOWNTO 0);
	dataW : IN std_logic_vector(31 DOWNTO 0);
	dataR : OUT std_logic_vector(31 DOWNTO 0)
	);
END Dmem;

-- Design Ports Information
-- dataR[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[8]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[10]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[12]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[13]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[15]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[16]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[18]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[20]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[21]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[22]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[23]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[24]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[25]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[26]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[27]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[28]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[29]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[30]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataR[31]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemRW	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_i	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_ni	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[6]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[9]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[11]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[12]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[13]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[15]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[16]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[17]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[19]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[20]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[21]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[22]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[23]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[24]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[26]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[27]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[29]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[30]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataW[31]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Dmem IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rst_ni : std_logic;
SIGNAL ww_MemRW : std_logic;
SIGNAL ww_clk_i : std_logic;
SIGNAL ww_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_dataW : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dataR : std_logic_vector(31 DOWNTO 0);
SIGNAL \clk_i~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dataR[0]~output_o\ : std_logic;
SIGNAL \dataR[1]~output_o\ : std_logic;
SIGNAL \dataR[2]~output_o\ : std_logic;
SIGNAL \dataR[3]~output_o\ : std_logic;
SIGNAL \dataR[4]~output_o\ : std_logic;
SIGNAL \dataR[5]~output_o\ : std_logic;
SIGNAL \dataR[6]~output_o\ : std_logic;
SIGNAL \dataR[7]~output_o\ : std_logic;
SIGNAL \dataR[8]~output_o\ : std_logic;
SIGNAL \dataR[9]~output_o\ : std_logic;
SIGNAL \dataR[10]~output_o\ : std_logic;
SIGNAL \dataR[11]~output_o\ : std_logic;
SIGNAL \dataR[12]~output_o\ : std_logic;
SIGNAL \dataR[13]~output_o\ : std_logic;
SIGNAL \dataR[14]~output_o\ : std_logic;
SIGNAL \dataR[15]~output_o\ : std_logic;
SIGNAL \dataR[16]~output_o\ : std_logic;
SIGNAL \dataR[17]~output_o\ : std_logic;
SIGNAL \dataR[18]~output_o\ : std_logic;
SIGNAL \dataR[19]~output_o\ : std_logic;
SIGNAL \dataR[20]~output_o\ : std_logic;
SIGNAL \dataR[21]~output_o\ : std_logic;
SIGNAL \dataR[22]~output_o\ : std_logic;
SIGNAL \dataR[23]~output_o\ : std_logic;
SIGNAL \dataR[24]~output_o\ : std_logic;
SIGNAL \dataR[25]~output_o\ : std_logic;
SIGNAL \dataR[26]~output_o\ : std_logic;
SIGNAL \dataR[27]~output_o\ : std_logic;
SIGNAL \dataR[28]~output_o\ : std_logic;
SIGNAL \dataR[29]~output_o\ : std_logic;
SIGNAL \dataR[30]~output_o\ : std_logic;
SIGNAL \dataR[31]~output_o\ : std_logic;
SIGNAL \clk_i~input_o\ : std_logic;
SIGNAL \clk_i~inputclkctrl_outclk\ : std_logic;
SIGNAL \addr[4]~input_o\ : std_logic;
SIGNAL \addr[3]~input_o\ : std_logic;
SIGNAL \rst_ni~input_o\ : std_logic;
SIGNAL \dataW[0]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \addr[1]~input_o\ : std_logic;
SIGNAL \MemRW~input_o\ : std_logic;
SIGNAL \addr[2]~input_o\ : std_logic;
SIGNAL \DMEM|decoder5_32|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \addr[0]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[28].register_inst|Q[3]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[28].register_inst|Q[3]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[28].register_inst|Q[3]~16_combout\ : std_logic;
SIGNAL \DMEM|decoder5_32|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[16]~0_combout\ : std_logic;
SIGNAL \DMEM|rd_en|out[1]~2_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[16].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|rd_en|out[4]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[15]~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~4_combout\ : std_logic;
SIGNAL \DMEM|decoder5_32|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[20]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[15]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[18].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[15]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[15]~17_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[15]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[16]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[17].register_inst|Q[25]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[15]~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[15]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[15]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[31].register_inst|Q[8]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[15]~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[15]~2_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[15]~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[26]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[29]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[3].register_inst|Q[26]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[3].register_inst|Q[26]~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[4]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[26]~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~11_combout\ : std_logic;
SIGNAL \DMEM|decoder5_32|Equal0~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[12].register_inst|Q[6]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[12]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[8]~0_combout\ : std_logic;
SIGNAL \DMEM|rd_en|out[0]~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q[26]~1_combout\ : std_logic;
SIGNAL \DMEM|decoder5_32|en[11]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[8].register_inst|Q[5]~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[12].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[12].register_inst|Q[6]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[12].register_inst|Q[6]~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[18]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[4].register_inst|Q[27]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[29]~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[0]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[6]~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[16]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[6]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[3].register_inst|Q[26]~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[27]~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[2]~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux31~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[0]~0_combout\ : std_logic;
SIGNAL \dataW[1]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~2_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[8].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[1]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux30~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[1]~1_combout\ : std_logic;
SIGNAL \dataW[2]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~14_combout\ : std_logic;
SIGNAL \DMEM|register_loop[8].register_inst|Q[2]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux29~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[2]~2_combout\ : std_logic;
SIGNAL \dataW[3]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~4_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[3]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux28~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[3]~3_combout\ : std_logic;
SIGNAL \dataW[4]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[4]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux27~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[4]~4_combout\ : std_logic;
SIGNAL \dataW[5]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[5]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[5]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[5]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~10_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[5]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[5]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux26~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[5]~5_combout\ : std_logic;
SIGNAL \dataW[6]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[6]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux25~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[6]~6_combout\ : std_logic;
SIGNAL \dataW[7]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[7]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux24~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[7]~7_combout\ : std_logic;
SIGNAL \dataW[8]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[8]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux23~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[8]~8_combout\ : std_logic;
SIGNAL \dataW[9]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[9]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[9]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[9]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[9]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[9]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux22~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[9]~9_combout\ : std_logic;
SIGNAL \dataW[10]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[10]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux21~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[10]~10_combout\ : std_logic;
SIGNAL \dataW[11]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[11]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux20~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[11]~11_combout\ : std_logic;
SIGNAL \dataW[12]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[17].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[19].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[12]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux19~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[12]~12_combout\ : std_logic;
SIGNAL \dataW[13]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[13]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux18~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[13]~13_combout\ : std_logic;
SIGNAL \dataW[14]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[14]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux17~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[14]~14_combout\ : std_logic;
SIGNAL \dataW[15]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[15]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux16~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[15]~15_combout\ : std_logic;
SIGNAL \dataW[16]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~17_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[16]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[16]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux15~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[16]~16_combout\ : std_logic;
SIGNAL \dataW[17]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[17]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux14~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[17]~17_combout\ : std_logic;
SIGNAL \dataW[18]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~7_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[18]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux13~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[18]~18_combout\ : std_logic;
SIGNAL \dataW[19]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~20_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[19]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux12~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[19]~19_combout\ : std_logic;
SIGNAL \dataW[20]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~21_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~7_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~4_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[20]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux11~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[20]~20_combout\ : std_logic;
SIGNAL \dataW[21]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~22_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[21]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[21]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[21]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[21]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[21]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux10~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[21]~21_combout\ : std_logic;
SIGNAL \dataW[22]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~23_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[22]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux9~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[22]~22_combout\ : std_logic;
SIGNAL \dataW[23]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~24_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~12_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[23]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux8~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[23]~23_combout\ : std_logic;
SIGNAL \dataW[24]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~25_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[24]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux7~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[24]~24_combout\ : std_logic;
SIGNAL \dataW[25]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~26_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~7_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[25]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux6~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[25]~25_combout\ : std_logic;
SIGNAL \dataW[26]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~27_combout\ : std_logic;
SIGNAL \DMEM|register_loop[15].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[13].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[1].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[10].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[26]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux5~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[26]~26_combout\ : std_logic;
SIGNAL \dataW[27]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~28_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[27]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[27]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[27]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[27]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~12_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[27]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux4~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[27]~27_combout\ : std_logic;
SIGNAL \dataW[28]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~29_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[28]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q[28]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[28]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[28]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux3~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[28]~28_combout\ : std_logic;
SIGNAL \dataW[29]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~30_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~16_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~18_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~19_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[25].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~3_combout\ : std_logic;
SIGNAL \DMEM|register_loop[20].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[29]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux2~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[29]~29_combout\ : std_logic;
SIGNAL \dataW[30]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~31_combout\ : std_logic;
SIGNAL \DMEM|register_loop[24].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~5_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[26].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~6_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~0_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~1_combout\ : std_logic;
SIGNAL \DMEM|register_loop[23].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[27].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~8_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~9_combout\ : std_logic;
SIGNAL \DMEM|register_loop[7].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~11_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~15_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[30]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~13_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux1~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[30]~30_combout\ : std_logic;
SIGNAL \dataW[31]~input_o\ : std_logic;
SIGNAL \DMEM|register_loop[0].register_inst|Q~32_combout\ : std_logic;
SIGNAL \DMEM|register_loop[11].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[9].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~10_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~11_combout\ : std_logic;
SIGNAL \DMEM|register_loop[14].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~17_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~18_combout\ : std_logic;
SIGNAL \DMEM|register_loop[5].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|register_loop[6].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~12_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~13_combout\ : std_logic;
SIGNAL \DMEM|register_loop[2].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~14_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~15_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~16_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~19_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~7_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~8_combout\ : std_logic;
SIGNAL \DMEM|register_loop[21].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~2_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~3_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~4_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~5_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~6_combout\ : std_logic;
SIGNAL \DMEM|register_loop[22].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~0_combout\ : std_logic;
SIGNAL \DMEM|register_loop[30].register_inst|Q[31]~feeder_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~1_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~9_combout\ : std_logic;
SIGNAL \DMEM|muxA|Mux0~20_combout\ : std_logic;
SIGNAL \DMEM|dataR_Sel|dataR[31]~31_combout\ : std_logic;
SIGNAL \DMEM|register_loop[29].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[18].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[27].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[3].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[13].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[28].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[9].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[10].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[25].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[6].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[15].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[23].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[21].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[8].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[30].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[31].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[4].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[14].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[2].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[17].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[7].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[1].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[5].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[12].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[16].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[11].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[22].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[26].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|dataR_buffer|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[19].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[20].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[0].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DMEM|register_loop[24].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_MemRW~input_o\ : std_logic;

BEGIN

ww_rst_ni <= rst_ni;
ww_MemRW <= MemRW;
ww_clk_i <= clk_i;
ww_addr <= addr;
ww_dataW <= dataW;
dataR <= ww_dataR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk_i~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_i~input_o\);
\ALT_INV_MemRW~input_o\ <= NOT \MemRW~input_o\;

-- Location: IOOBUF_X52_Y16_N2
\dataR[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[0]~0_combout\,
	devoe => ww_devoe,
	o => \dataR[0]~output_o\);

-- Location: IOOBUF_X18_Y41_N9
\dataR[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[1]~1_combout\,
	devoe => ww_devoe,
	o => \dataR[1]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\dataR[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[2]~2_combout\,
	devoe => ww_devoe,
	o => \dataR[2]~output_o\);

-- Location: IOOBUF_X21_Y41_N9
\dataR[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[3]~3_combout\,
	devoe => ww_devoe,
	o => \dataR[3]~output_o\);

-- Location: IOOBUF_X31_Y41_N9
\dataR[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[4]~4_combout\,
	devoe => ww_devoe,
	o => \dataR[4]~output_o\);

-- Location: IOOBUF_X50_Y41_N9
\dataR[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[5]~5_combout\,
	devoe => ww_devoe,
	o => \dataR[5]~output_o\);

-- Location: IOOBUF_X21_Y41_N2
\dataR[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[6]~6_combout\,
	devoe => ww_devoe,
	o => \dataR[6]~output_o\);

-- Location: IOOBUF_X16_Y41_N2
\dataR[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[7]~7_combout\,
	devoe => ww_devoe,
	o => \dataR[7]~output_o\);

-- Location: IOOBUF_X16_Y41_N9
\dataR[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[8]~8_combout\,
	devoe => ww_devoe,
	o => \dataR[8]~output_o\);

-- Location: IOOBUF_X18_Y41_N2
\dataR[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[9]~9_combout\,
	devoe => ww_devoe,
	o => \dataR[9]~output_o\);

-- Location: IOOBUF_X52_Y27_N2
\dataR[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[10]~10_combout\,
	devoe => ww_devoe,
	o => \dataR[10]~output_o\);

-- Location: IOOBUF_X52_Y27_N9
\dataR[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[11]~11_combout\,
	devoe => ww_devoe,
	o => \dataR[11]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\dataR[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[12]~12_combout\,
	devoe => ww_devoe,
	o => \dataR[12]~output_o\);

-- Location: IOOBUF_X52_Y28_N2
\dataR[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[13]~13_combout\,
	devoe => ww_devoe,
	o => \dataR[13]~output_o\);

-- Location: IOOBUF_X43_Y41_N2
\dataR[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[14]~14_combout\,
	devoe => ww_devoe,
	o => \dataR[14]~output_o\);

-- Location: IOOBUF_X46_Y41_N16
\dataR[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[15]~15_combout\,
	devoe => ww_devoe,
	o => \dataR[15]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\dataR[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[16]~16_combout\,
	devoe => ww_devoe,
	o => \dataR[16]~output_o\);

-- Location: IOOBUF_X52_Y18_N9
\dataR[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[17]~17_combout\,
	devoe => ww_devoe,
	o => \dataR[17]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\dataR[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[18]~18_combout\,
	devoe => ww_devoe,
	o => \dataR[18]~output_o\);

-- Location: IOOBUF_X25_Y41_N2
\dataR[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[19]~19_combout\,
	devoe => ww_devoe,
	o => \dataR[19]~output_o\);

-- Location: IOOBUF_X41_Y41_N23
\dataR[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[20]~20_combout\,
	devoe => ww_devoe,
	o => \dataR[20]~output_o\);

-- Location: IOOBUF_X46_Y41_N23
\dataR[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[21]~21_combout\,
	devoe => ww_devoe,
	o => \dataR[21]~output_o\);

-- Location: IOOBUF_X52_Y19_N9
\dataR[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[22]~22_combout\,
	devoe => ww_devoe,
	o => \dataR[22]~output_o\);

-- Location: IOOBUF_X52_Y18_N2
\dataR[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[23]~23_combout\,
	devoe => ww_devoe,
	o => \dataR[23]~output_o\);

-- Location: IOOBUF_X41_Y41_N16
\dataR[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[24]~24_combout\,
	devoe => ww_devoe,
	o => \dataR[24]~output_o\);

-- Location: IOOBUF_X52_Y25_N9
\dataR[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[25]~25_combout\,
	devoe => ww_devoe,
	o => \dataR[25]~output_o\);

-- Location: IOOBUF_X46_Y41_N9
\dataR[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[26]~26_combout\,
	devoe => ww_devoe,
	o => \dataR[26]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\dataR[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[27]~27_combout\,
	devoe => ww_devoe,
	o => \dataR[27]~output_o\);

-- Location: IOOBUF_X31_Y41_N16
\dataR[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[28]~28_combout\,
	devoe => ww_devoe,
	o => \dataR[28]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\dataR[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[29]~29_combout\,
	devoe => ww_devoe,
	o => \dataR[29]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\dataR[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[30]~30_combout\,
	devoe => ww_devoe,
	o => \dataR[30]~output_o\);

-- Location: IOOBUF_X25_Y41_N9
\dataR[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DMEM|dataR_Sel|dataR[31]~31_combout\,
	devoe => ww_devoe,
	o => \dataR[31]~output_o\);

-- Location: IOIBUF_X27_Y0_N15
\clk_i~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_i,
	o => \clk_i~input_o\);

-- Location: CLKCTRL_G17
\clk_i~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_i~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_i~inputclkctrl_outclk\);

-- Location: IOIBUF_X52_Y23_N8
\addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(4),
	o => \addr[4]~input_o\);

-- Location: IOIBUF_X52_Y25_N1
\addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(3),
	o => \addr[3]~input_o\);

-- Location: IOIBUF_X52_Y19_N1
\rst_ni~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_ni,
	o => \rst_ni~input_o\);

-- Location: IOIBUF_X23_Y41_N8
\dataW[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(0),
	o => \dataW[0]~input_o\);

-- Location: LCCOMB_X23_Y29_N12
\DMEM|register_loop[0].register_inst|Q~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~0_combout\ = (\rst_ni~input_o\ & \dataW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \dataW[0]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~0_combout\);

-- Location: LCCOMB_X26_Y24_N12
\DMEM|register_loop[30].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[0]~feeder_combout\);

-- Location: IOIBUF_X52_Y23_N1
\addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(1),
	o => \addr[1]~input_o\);

-- Location: IOIBUF_X31_Y41_N22
\MemRW~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemRW,
	o => \MemRW~input_o\);

-- Location: IOIBUF_X23_Y41_N1
\addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(2),
	o => \addr[2]~input_o\);

-- Location: LCCOMB_X31_Y23_N20
\DMEM|decoder5_32|ShiftLeft0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|decoder5_32|ShiftLeft0~2_combout\ = (\addr[3]~input_o\ & (\MemRW~input_o\ & \addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \MemRW~input_o\,
	datad => \addr[2]~input_o\,
	combout => \DMEM|decoder5_32|ShiftLeft0~2_combout\);

-- Location: IOIBUF_X34_Y41_N1
\addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(0),
	o => \addr[0]~input_o\);

-- Location: LCCOMB_X27_Y26_N10
\DMEM|register_loop[28].register_inst|Q[3]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[28].register_inst|Q[3]~15_combout\ = (!\addr[0]~input_o\ & (\addr[4]~input_o\ & \MemRW~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[0]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \MemRW~input_o\,
	combout => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\);

-- Location: LCCOMB_X28_Y26_N22
\DMEM|register_loop[30].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[15]~0_combout\ = ((\addr[1]~input_o\ & (\DMEM|decoder5_32|ShiftLeft0~2_combout\ & \DMEM|register_loop[28].register_inst|Q[3]~15_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|decoder5_32|ShiftLeft0~2_combout\,
	datad => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\);

-- Location: FF_X26_Y24_N13
\DMEM|register_loop[30].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[30].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(0));

-- Location: LCCOMB_X34_Y28_N10
\DMEM|register_loop[28].register_inst|Q[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[28].register_inst|Q[3]~3_combout\ = (\addr[0]~input_o\) # (((!\addr[4]~input_o\) # (!\addr[2]~input_o\)) # (!\addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \DMEM|register_loop[28].register_inst|Q[3]~3_combout\);

-- Location: LCCOMB_X34_Y28_N8
\DMEM|register_loop[28].register_inst|Q[3]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[28].register_inst|Q[3]~16_combout\ = ((\MemRW~input_o\ & (!\addr[1]~input_o\ & !\DMEM|register_loop[28].register_inst|Q[3]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \rst_ni~input_o\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[28].register_inst|Q[3]~3_combout\,
	combout => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\);

-- Location: FF_X28_Y24_N13
\DMEM|register_loop[28].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y26_N14
\DMEM|decoder5_32|ShiftLeft0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|decoder5_32|ShiftLeft0~0_combout\ = (\addr[2]~input_o\ & (\MemRW~input_o\ & !\addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \MemRW~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|decoder5_32|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X28_Y26_N28
\DMEM|register_loop[22].register_inst|Q[16]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[16]~0_combout\ = ((\DMEM|register_loop[28].register_inst|Q[3]~15_combout\ & (\DMEM|decoder5_32|ShiftLeft0~0_combout\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\,
	datab => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datac => \addr[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\);

-- Location: FF_X29_Y24_N5
\DMEM|register_loop[22].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(0));

-- Location: LCCOMB_X31_Y23_N10
\DMEM|rd_en|out[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|rd_en|out[1]~2_combout\ = (\addr[1]~input_o\ & \MemRW~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[1]~input_o\,
	datac => \MemRW~input_o\,
	combout => \DMEM|rd_en|out[1]~2_combout\);

-- Location: LCCOMB_X32_Y23_N4
\DMEM|register_loop[20].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[15]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\DMEM|register_loop[28].register_inst|Q[3]~15_combout\ & !\DMEM|rd_en|out[1]~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\,
	datad => \DMEM|rd_en|out[1]~2_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\);

-- Location: FF_X30_Y24_N25
\DMEM|register_loop[20].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(0));

-- Location: LCCOMB_X29_Y24_N4
\DMEM|muxA|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~0_combout\ = (\addr[1]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(0))))) # (!\addr[1]~input_o\ & (!\addr[3]~input_o\ & ((\DMEM|register_loop[20].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[22].register_inst|Q\(0),
	datad => \DMEM|register_loop[20].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~0_combout\);

-- Location: LCCOMB_X28_Y24_N12
\DMEM|muxA|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux31~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(0))) # (!\DMEM|muxA|Mux31~0_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(0)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[30].register_inst|Q\(0),
	datac => \DMEM|register_loop[28].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~0_combout\,
	combout => \DMEM|muxA|Mux31~1_combout\);

-- Location: LCCOMB_X32_Y23_N16
\DMEM|register_loop[24].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[15]~0_combout\ = (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\MemRW~input_o\ & !\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \addr[2]~input_o\,
	combout => \DMEM|register_loop[24].register_inst|Q[15]~0_combout\);

-- Location: LCCOMB_X32_Y23_N0
\DMEM|register_loop[16].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[16].register_inst|Q[15]~0_combout\ = ((\addr[4]~input_o\ & (!\addr[3]~input_o\ & \DMEM|register_loop[24].register_inst|Q[15]~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|register_loop[24].register_inst|Q[15]~0_combout\,
	combout => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\);

-- Location: FF_X29_Y24_N31
\DMEM|register_loop[16].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N22
\DMEM|rd_en|out[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|rd_en|out[4]~0_combout\ = (\addr[4]~input_o\ & \MemRW~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \MemRW~input_o\,
	combout => \DMEM|rd_en|out[4]~0_combout\);

-- Location: LCCOMB_X32_Y23_N14
\DMEM|register_loop[24].register_inst|Q[15]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[15]~1_combout\ = ((\DMEM|rd_en|out[4]~0_combout\ & (\addr[3]~input_o\ & \DMEM|register_loop[24].register_inst|Q[15]~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|rd_en|out[4]~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|register_loop[24].register_inst|Q[15]~0_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\);

-- Location: FF_X30_Y24_N27
\DMEM|register_loop[24].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(0));

-- Location: LCCOMB_X29_Y24_N30
\DMEM|muxA|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~4_combout\ = (\addr[1]~input_o\ & (\addr[3]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(0)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(0),
	datad => \DMEM|register_loop[24].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~4_combout\);

-- Location: LCCOMB_X28_Y26_N8
\DMEM|decoder5_32|ShiftLeft0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|decoder5_32|ShiftLeft0~1_combout\ = (!\addr[2]~input_o\ & (\MemRW~input_o\ & \addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \MemRW~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|decoder5_32|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X28_Y26_N20
\DMEM|register_loop[26].register_inst|Q[20]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[20]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~1_combout\ & (\addr[1]~input_o\ & \DMEM|register_loop[28].register_inst|Q[3]~15_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|decoder5_32|ShiftLeft0~1_combout\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\);

-- Location: FF_X26_Y23_N21
\DMEM|register_loop[26].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(0));

-- Location: LCCOMB_X31_Y27_N30
\DMEM|register_loop[19].register_inst|Q[15]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[15]~15_combout\ = (!\addr[2]~input_o\ & (\MemRW~input_o\ & !\addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \MemRW~input_o\,
	datac => \addr[3]~input_o\,
	combout => \DMEM|register_loop[19].register_inst|Q[15]~15_combout\);

-- Location: LCCOMB_X28_Y26_N2
\DMEM|register_loop[18].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[18].register_inst|Q[15]~0_combout\ = ((\DMEM|register_loop[28].register_inst|Q[3]~15_combout\ & (\DMEM|register_loop[19].register_inst|Q[15]~15_combout\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[28].register_inst|Q[3]~15_combout\,
	datab => \DMEM|register_loop[19].register_inst|Q[15]~15_combout\,
	datac => \addr[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\);

-- Location: FF_X27_Y23_N5
\DMEM|register_loop[18].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(0));

-- Location: LCCOMB_X26_Y23_N20
\DMEM|muxA|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~5_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux31~4_combout\ & (\DMEM|register_loop[26].register_inst|Q\(0))) # (!\DMEM|muxA|Mux31~4_combout\ & ((\DMEM|register_loop[18].register_inst|Q\(0)))))) # (!\addr[1]~input_o\ & 
-- (\DMEM|muxA|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux31~4_combout\,
	datac => \DMEM|register_loop[26].register_inst|Q\(0),
	datad => \DMEM|register_loop[18].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~5_combout\);

-- Location: LCCOMB_X24_Y28_N4
\DMEM|register_loop[19].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[19].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y28_N14
\DMEM|register_loop[19].register_inst|Q[15]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[15]~3_combout\ = ((\addr[3]~input_o\) # ((\addr[2]~input_o\) # (!\addr[4]~input_o\))) # (!\addr[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \DMEM|register_loop[19].register_inst|Q[15]~3_combout\);

-- Location: LCCOMB_X34_Y28_N16
\DMEM|register_loop[19].register_inst|Q[15]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[15]~17_combout\ = ((\MemRW~input_o\ & (!\DMEM|register_loop[19].register_inst|Q[15]~3_combout\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|register_loop[19].register_inst|Q[15]~3_combout\,
	datac => \addr[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\);

-- Location: FF_X24_Y28_N5
\DMEM|register_loop[19].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[19].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(0));

-- Location: LCCOMB_X34_Y28_N22
\DMEM|register_loop[25].register_inst|Q[15]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[15]~3_combout\ = (((\addr[2]~input_o\) # (!\addr[4]~input_o\)) # (!\addr[3]~input_o\)) # (!\addr[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \DMEM|register_loop[25].register_inst|Q[15]~3_combout\);

-- Location: LCCOMB_X27_Y24_N20
\DMEM|register_loop[27].register_inst|Q[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[16]~15_combout\ = ((\MemRW~input_o\ & (!\DMEM|register_loop[25].register_inst|Q[15]~3_combout\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \rst_ni~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q[15]~3_combout\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\);

-- Location: FF_X27_Y28_N7
\DMEM|register_loop[27].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(0));

-- Location: LCCOMB_X34_Y28_N28
\DMEM|register_loop[17].register_inst|Q[25]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[17].register_inst|Q[25]~15_combout\ = ((\MemRW~input_o\ & (!\DMEM|register_loop[19].register_inst|Q[15]~3_combout\ & !\addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|register_loop[19].register_inst|Q[15]~3_combout\,
	datac => \addr[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\);

-- Location: FF_X27_Y28_N1
\DMEM|register_loop[17].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y28_N4
\DMEM|register_loop[25].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X34_Y28_N20
\DMEM|register_loop[25].register_inst|Q[15]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[15]~15_combout\ = ((!\DMEM|register_loop[25].register_inst|Q[15]~3_combout\ & (!\addr[1]~input_o\ & \MemRW~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[25].register_inst|Q[15]~3_combout\,
	datab => \addr[1]~input_o\,
	datac => \MemRW~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\);

-- Location: FF_X28_Y28_N5
\DMEM|register_loop[25].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y28_N0
\DMEM|muxA|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~2_combout\ = (\addr[1]~input_o\ & (\addr[3]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(0)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(0),
	datad => \DMEM|register_loop[25].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y28_N6
\DMEM|muxA|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~3_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux31~2_combout\ & ((\DMEM|register_loop[27].register_inst|Q\(0)))) # (!\DMEM|muxA|Mux31~2_combout\ & (\DMEM|register_loop[19].register_inst|Q\(0))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[19].register_inst|Q\(0),
	datac => \DMEM|register_loop[27].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~2_combout\,
	combout => \DMEM|muxA|Mux31~3_combout\);

-- Location: LCCOMB_X31_Y23_N14
\DMEM|muxA|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~6_combout\ = (\addr[0]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux31~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux31~5_combout\,
	datad => \DMEM|muxA|Mux31~3_combout\,
	combout => \DMEM|muxA|Mux31~6_combout\);

-- Location: LCCOMB_X30_Y28_N2
\DMEM|register_loop[29].register_inst|Q[15]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[15]~3_combout\ = (((!\addr[3]~input_o\) # (!\addr[2]~input_o\)) # (!\addr[0]~input_o\)) # (!\addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|register_loop[29].register_inst|Q[15]~3_combout\);

-- Location: LCCOMB_X30_Y28_N28
\DMEM|register_loop[29].register_inst|Q[15]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[15]~15_combout\ = ((!\DMEM|register_loop[29].register_inst|Q[15]~3_combout\ & (\MemRW~input_o\ & !\addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[29].register_inst|Q[15]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\);

-- Location: FF_X26_Y28_N1
\DMEM|register_loop[29].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(0));

-- Location: LCCOMB_X30_Y28_N16
\DMEM|register_loop[31].register_inst|Q[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[31].register_inst|Q[8]~15_combout\ = ((!\DMEM|register_loop[29].register_inst|Q[15]~3_combout\ & (\MemRW~input_o\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[29].register_inst|Q[15]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\);

-- Location: FF_X26_Y29_N21
\DMEM|register_loop[31].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(0));

-- Location: LCCOMB_X31_Y23_N30
\DMEM|register_loop[19].register_inst|Q[15]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[15]~16_combout\ = (\addr[0]~input_o\ & (\MemRW~input_o\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \addr[4]~input_o\,
	combout => \DMEM|register_loop[19].register_inst|Q[15]~16_combout\);

-- Location: LCCOMB_X32_Y23_N20
\DMEM|register_loop[21].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[15]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\DMEM|register_loop[19].register_inst|Q[15]~16_combout\ & !\DMEM|rd_en|out[1]~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datab => \DMEM|register_loop[19].register_inst|Q[15]~16_combout\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|rd_en|out[1]~2_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\);

-- Location: FF_X26_Y28_N27
\DMEM|register_loop[21].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N18
\DMEM|register_loop[23].register_inst|Q[15]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[15]~2_combout\ = (\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\addr[0]~input_o\ & (\MemRW~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[23].register_inst|Q[15]~2_combout\);

-- Location: LCCOMB_X32_Y23_N30
\DMEM|register_loop[23].register_inst|Q[15]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[15]~3_combout\ = ((\addr[4]~input_o\ & (\MemRW~input_o\ & \DMEM|register_loop[23].register_inst|Q[15]~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \MemRW~input_o\,
	datad => \DMEM|register_loop[23].register_inst|Q[15]~2_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\);

-- Location: FF_X25_Y28_N9
\DMEM|register_loop[23].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(0));

-- Location: LCCOMB_X26_Y28_N26
\DMEM|muxA|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~7_combout\ = (\addr[3]~input_o\ & (\addr[1]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(0)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[21].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[21].register_inst|Q\(0),
	datad => \DMEM|register_loop[23].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~7_combout\);

-- Location: LCCOMB_X26_Y29_N20
\DMEM|muxA|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux31~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(0)))) # (!\DMEM|muxA|Mux31~7_combout\ & (\DMEM|register_loop[29].register_inst|Q\(0))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[29].register_inst|Q\(0),
	datac => \DMEM|register_loop[31].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~7_combout\,
	combout => \DMEM|muxA|Mux31~8_combout\);

-- Location: LCCOMB_X31_Y23_N8
\DMEM|muxA|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~9_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux31~6_combout\ & ((\DMEM|muxA|Mux31~8_combout\))) # (!\DMEM|muxA|Mux31~6_combout\ & (\DMEM|muxA|Mux31~1_combout\)))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux31~1_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux31~6_combout\,
	datad => \DMEM|muxA|Mux31~8_combout\,
	combout => \DMEM|muxA|Mux31~9_combout\);

-- Location: LCCOMB_X27_Y26_N14
\DMEM|register_loop[11].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N0
\DMEM|register_loop[9].register_inst|Q[26]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[26]~3_combout\ = (\addr[4]~input_o\) # (((\addr[2]~input_o\) # (!\addr[3]~input_o\)) # (!\addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|register_loop[9].register_inst|Q[26]~3_combout\);

-- Location: LCCOMB_X30_Y28_N26
\DMEM|register_loop[11].register_inst|Q[29]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[29]~15_combout\ = ((!\DMEM|register_loop[9].register_inst|Q[26]~3_combout\ & (\MemRW~input_o\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[9].register_inst|Q[26]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\);

-- Location: FF_X27_Y26_N15
\DMEM|register_loop[11].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(0));

-- Location: LCCOMB_X34_Y28_N0
\DMEM|register_loop[3].register_inst|Q[26]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[3].register_inst|Q[26]~3_combout\ = ((\addr[3]~input_o\) # ((\addr[2]~input_o\) # (\addr[4]~input_o\))) # (!\addr[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \DMEM|register_loop[3].register_inst|Q[26]~3_combout\);

-- Location: LCCOMB_X34_Y28_N18
\DMEM|register_loop[3].register_inst|Q[26]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[3].register_inst|Q[26]~16_combout\ = ((\MemRW~input_o\ & (\addr[1]~input_o\ & !\DMEM|register_loop[3].register_inst|Q[26]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \rst_ni~input_o\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[3].register_inst|Q[26]~3_combout\,
	combout => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\);

-- Location: FF_X26_Y26_N29
\DMEM|register_loop[3].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(0));

-- Location: LCCOMB_X34_Y28_N26
\DMEM|register_loop[1].register_inst|Q[4]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[4]~15_combout\ = ((\MemRW~input_o\ & (!\addr[1]~input_o\ & !\DMEM|register_loop[3].register_inst|Q[26]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \rst_ni~input_o\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[3].register_inst|Q[26]~3_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\);

-- Location: FF_X26_Y26_N3
\DMEM|register_loop[1].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y26_N4
\DMEM|register_loop[9].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N30
\DMEM|register_loop[9].register_inst|Q[26]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[26]~15_combout\ = ((!\DMEM|register_loop[9].register_inst|Q[26]~3_combout\ & (\MemRW~input_o\ & !\addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[9].register_inst|Q[26]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\);

-- Location: FF_X27_Y26_N5
\DMEM|register_loop[9].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(0));

-- Location: LCCOMB_X26_Y26_N2
\DMEM|muxA|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~10_combout\ = (\addr[3]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(0))))) # (!\addr[3]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[1].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[1].register_inst|Q\(0),
	datad => \DMEM|register_loop[9].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~10_combout\);

-- Location: LCCOMB_X26_Y26_N28
\DMEM|muxA|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux31~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(0))) # (!\DMEM|muxA|Mux31~10_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(0)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[11].register_inst|Q\(0),
	datac => \DMEM|register_loop[3].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~10_combout\,
	combout => \DMEM|muxA|Mux31~11_combout\);

-- Location: LCCOMB_X31_Y23_N0
\DMEM|decoder5_32|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|decoder5_32|Equal0~0_combout\ = ((!\addr[3]~input_o\ & (!\addr[1]~input_o\ & !\addr[2]~input_o\))) # (!\MemRW~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \MemRW~input_o\,
	datac => \addr[1]~input_o\,
	datad => \addr[2]~input_o\,
	combout => \DMEM|decoder5_32|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y23_N6
\DMEM|register_loop[12].register_inst|Q[6]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[12].register_inst|Q[6]~15_combout\ = (!\DMEM|decoder5_32|Equal0~0_combout\ & (((!\addr[4]~input_o\ & !\addr[0]~input_o\)) # (!\MemRW~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \DMEM|decoder5_32|Equal0~0_combout\,
	combout => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\);

-- Location: LCCOMB_X28_Y26_N26
\DMEM|register_loop[2].register_inst|Q[12]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[12]~0_combout\ = ((\DMEM|register_loop[19].register_inst|Q[15]~15_combout\ & (\addr[1]~input_o\ & \DMEM|register_loop[12].register_inst|Q[6]~15_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[19].register_inst|Q[15]~15_combout\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\);

-- Location: FF_X30_Y25_N21
\DMEM|register_loop[2].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y26_N0
\DMEM|register_loop[10].register_inst|Q[8]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[8]~0_combout\ = ((\addr[1]~input_o\ & (\DMEM|decoder5_32|ShiftLeft0~1_combout\ & \DMEM|register_loop[12].register_inst|Q[6]~15_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|decoder5_32|ShiftLeft0~1_combout\,
	datad => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\);

-- Location: FF_X31_Y23_N27
\DMEM|register_loop[10].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N2
\DMEM|rd_en|out[0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|rd_en|out[0]~1_combout\ = (!\addr[0]~input_o\) # (!\MemRW~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemRW~input_o\,
	datad => \addr[0]~input_o\,
	combout => \DMEM|rd_en|out[0]~1_combout\);

-- Location: LCCOMB_X32_Y23_N8
\DMEM|register_loop[0].register_inst|Q[26]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q[26]~1_combout\ = ((!\DMEM|rd_en|out[4]~0_combout\ & (\DMEM|decoder5_32|Equal0~0_combout\ & \DMEM|rd_en|out[0]~1_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|rd_en|out[4]~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \DMEM|decoder5_32|Equal0~0_combout\,
	datad => \DMEM|rd_en|out[0]~1_combout\,
	combout => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\);

-- Location: FF_X32_Y23_N7
\DMEM|register_loop[0].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(0));

-- Location: LCCOMB_X31_Y23_N16
\DMEM|decoder5_32|en[11]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|decoder5_32|en[11]~0_combout\ = (\MemRW~input_o\ & ((\addr[4]~input_o\) # ((!\addr[0]~input_o\ & \DMEM|decoder5_32|Equal0~0_combout\)))) # (!\MemRW~input_o\ & (((\DMEM|decoder5_32|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \DMEM|decoder5_32|Equal0~0_combout\,
	combout => \DMEM|decoder5_32|en[11]~0_combout\);

-- Location: LCCOMB_X32_Y23_N24
\DMEM|register_loop[8].register_inst|Q[5]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[8].register_inst|Q[5]~0_combout\ = ((!\DMEM|decoder5_32|en[11]~0_combout\ & (\addr[3]~input_o\ & \DMEM|register_loop[24].register_inst|Q[15]~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|en[11]~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|register_loop[24].register_inst|Q[15]~0_combout\,
	combout => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\);

-- Location: FF_X32_Y23_N13
\DMEM|register_loop[8].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N6
\DMEM|muxA|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~14_combout\ = (\addr[1]~input_o\ & (\addr[3]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[8].register_inst|Q\(0)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(0),
	datad => \DMEM|register_loop[8].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~14_combout\);

-- Location: LCCOMB_X31_Y23_N26
\DMEM|muxA|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux31~14_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(0)))) # (!\DMEM|muxA|Mux31~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(0))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(0),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~14_combout\,
	combout => \DMEM|muxA|Mux31~15_combout\);

-- Location: LCCOMB_X28_Y29_N8
\DMEM|register_loop[12].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[12].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[12].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N4
\DMEM|register_loop[12].register_inst|Q[6]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[12].register_inst|Q[6]~3_combout\ = (\addr[4]~input_o\) # ((\addr[0]~input_o\) # ((!\addr[3]~input_o\) # (!\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|register_loop[12].register_inst|Q[6]~3_combout\);

-- Location: LCCOMB_X29_Y28_N2
\DMEM|register_loop[12].register_inst|Q[6]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[12].register_inst|Q[6]~16_combout\ = ((\MemRW~input_o\ & (!\DMEM|register_loop[12].register_inst|Q[6]~3_combout\ & !\addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|register_loop[12].register_inst|Q[6]~3_combout\,
	datac => \addr[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\);

-- Location: FF_X28_Y29_N9
\DMEM|register_loop[12].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[12].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y26_N4
\DMEM|register_loop[14].register_inst|Q[18]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[18]~0_combout\ = ((\DMEM|register_loop[12].register_inst|Q[6]~15_combout\ & (\addr[1]~input_o\ & \DMEM|decoder5_32|ShiftLeft0~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|decoder5_32|ShiftLeft0~2_combout\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\);

-- Location: FF_X27_Y29_N11
\DMEM|register_loop[14].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N10
\DMEM|register_loop[4].register_inst|Q[27]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[4].register_inst|Q[27]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\DMEM|register_loop[12].register_inst|Q[6]~15_combout\ & !\DMEM|rd_en|out[1]~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\,
	datad => \DMEM|rd_en|out[1]~2_combout\,
	combout => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\);

-- Location: FF_X27_Y29_N17
\DMEM|register_loop[4].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(0));

-- Location: LCCOMB_X26_Y30_N0
\DMEM|register_loop[6].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N18
\DMEM|register_loop[6].register_inst|Q[29]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[29]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\addr[1]~input_o\ & \DMEM|register_loop[12].register_inst|Q[6]~15_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[12].register_inst|Q[6]~15_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\);

-- Location: FF_X26_Y30_N1
\DMEM|register_loop[6].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y29_N16
\DMEM|muxA|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~12_combout\ = (\addr[3]~input_o\ & (\addr[1]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(0)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(0),
	datad => \DMEM|register_loop[6].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~12_combout\);

-- Location: LCCOMB_X27_Y29_N10
\DMEM|muxA|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~13_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux31~12_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(0)))) # (!\DMEM|muxA|Mux31~12_combout\ & (\DMEM|register_loop[12].register_inst|Q\(0))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[12].register_inst|Q\(0),
	datac => \DMEM|register_loop[14].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~12_combout\,
	combout => \DMEM|muxA|Mux31~13_combout\);

-- Location: LCCOMB_X31_Y23_N4
\DMEM|muxA|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~16_combout\ = (\addr[2]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux31~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux31~15_combout\,
	datad => \DMEM|muxA|Mux31~13_combout\,
	combout => \DMEM|muxA|Mux31~16_combout\);

-- Location: LCCOMB_X31_Y30_N12
\DMEM|register_loop[15].register_inst|Q[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[0]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y28_N20
\DMEM|register_loop[13].register_inst|Q[6]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[6]~3_combout\ = (\addr[4]~input_o\) # (((!\addr[3]~input_o\) # (!\addr[2]~input_o\)) # (!\addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \DMEM|register_loop[13].register_inst|Q[6]~3_combout\);

-- Location: LCCOMB_X30_Y28_N6
\DMEM|register_loop[15].register_inst|Q[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[16]~15_combout\ = ((!\DMEM|register_loop[13].register_inst|Q[6]~3_combout\ & (\MemRW~input_o\ & \addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[13].register_inst|Q[6]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\);

-- Location: FF_X31_Y30_N13
\DMEM|register_loop[15].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[0]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(0));

-- Location: LCCOMB_X30_Y28_N14
\DMEM|register_loop[13].register_inst|Q[6]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[6]~15_combout\ = ((!\DMEM|register_loop[13].register_inst|Q[6]~3_combout\ & (\MemRW~input_o\ & !\addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \DMEM|register_loop[13].register_inst|Q[6]~3_combout\,
	datac => \MemRW~input_o\,
	datad => \addr[1]~input_o\,
	combout => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\);

-- Location: FF_X30_Y30_N9
\DMEM|register_loop[13].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(0));

-- Location: LCCOMB_X31_Y23_N24
\DMEM|register_loop[3].register_inst|Q[26]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[3].register_inst|Q[26]~15_combout\ = (\addr[0]~input_o\ & ((\MemRW~input_o\ & (!\addr[4]~input_o\)) # (!\MemRW~input_o\ & ((!\DMEM|decoder5_32|Equal0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \MemRW~input_o\,
	datad => \DMEM|decoder5_32|Equal0~0_combout\,
	combout => \DMEM|register_loop[3].register_inst|Q[26]~15_combout\);

-- Location: LCCOMB_X32_Y23_N28
\DMEM|register_loop[5].register_inst|Q[27]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[27]~0_combout\ = ((\DMEM|decoder5_32|ShiftLeft0~0_combout\ & (\DMEM|register_loop[3].register_inst|Q[26]~15_combout\ & !\DMEM|rd_en|out[1]~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|ShiftLeft0~0_combout\,
	datab => \DMEM|register_loop[3].register_inst|Q[26]~15_combout\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|rd_en|out[1]~2_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\);

-- Location: FF_X24_Y24_N27
\DMEM|register_loop[5].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(0));

-- Location: LCCOMB_X32_Y23_N26
\DMEM|register_loop[7].register_inst|Q[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[2]~0_combout\ = ((!\DMEM|decoder5_32|en[11]~0_combout\ & \DMEM|register_loop[23].register_inst|Q[15]~2_combout\)) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|decoder5_32|en[11]~0_combout\,
	datac => \rst_ni~input_o\,
	datad => \DMEM|register_loop[23].register_inst|Q[15]~2_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\);

-- Location: FF_X24_Y24_N1
\DMEM|register_loop[7].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(0));

-- Location: LCCOMB_X24_Y24_N26
\DMEM|muxA|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~17_combout\ = (\addr[1]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[7].register_inst|Q\(0))))) # (!\addr[1]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[5].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[5].register_inst|Q\(0),
	datad => \DMEM|register_loop[7].register_inst|Q\(0),
	combout => \DMEM|muxA|Mux31~17_combout\);

-- Location: LCCOMB_X30_Y30_N8
\DMEM|muxA|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~18_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux31~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(0))) # (!\DMEM|muxA|Mux31~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(0)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(0),
	datac => \DMEM|register_loop[13].register_inst|Q\(0),
	datad => \DMEM|muxA|Mux31~17_combout\,
	combout => \DMEM|muxA|Mux31~18_combout\);

-- Location: LCCOMB_X31_Y23_N18
\DMEM|muxA|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~19_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux31~16_combout\ & ((\DMEM|muxA|Mux31~18_combout\))) # (!\DMEM|muxA|Mux31~16_combout\ & (\DMEM|muxA|Mux31~11_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux31~11_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux31~16_combout\,
	datad => \DMEM|muxA|Mux31~18_combout\,
	combout => \DMEM|muxA|Mux31~19_combout\);

-- Location: LCCOMB_X31_Y23_N28
\DMEM|muxA|Mux31~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux31~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux31~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux31~9_combout\,
	datad => \DMEM|muxA|Mux31~19_combout\,
	combout => \DMEM|muxA|Mux31~20_combout\);

-- Location: FF_X31_Y23_N29
\DMEM|dataR_buffer|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux31~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(0));

-- Location: LCCOMB_X31_Y23_N12
\DMEM|dataR_Sel|dataR[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[0]~0_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(0))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|dataR_buffer|Q\(0),
	datac => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux31~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[0]~0_combout\);

-- Location: IOIBUF_X23_Y0_N8
\dataW[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(1),
	o => \dataW[1]~input_o\);

-- Location: LCCOMB_X23_Y27_N2
\DMEM|register_loop[0].register_inst|Q~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~2_combout\ = (\dataW[1]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataW[1]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~2_combout\);

-- Location: LCCOMB_X23_Y29_N22
\DMEM|register_loop[15].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X23_Y29_N23
\DMEM|register_loop[15].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(1));

-- Location: FF_X26_Y27_N29
\DMEM|register_loop[7].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(1));

-- Location: FF_X26_Y27_N7
\DMEM|register_loop[3].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(1));

-- Location: FF_X27_Y26_N3
\DMEM|register_loop[11].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(1));

-- Location: LCCOMB_X26_Y27_N6
\DMEM|muxA|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~17_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[11].register_inst|Q\(1))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[3].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(1),
	datad => \DMEM|register_loop[11].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~17_combout\);

-- Location: LCCOMB_X26_Y27_N28
\DMEM|muxA|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~18_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(1))) # (!\DMEM|muxA|Mux30~17_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(1)))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(1),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~17_combout\,
	combout => \DMEM|muxA|Mux30~18_combout\);

-- Location: LCCOMB_X23_Y25_N18
\DMEM|register_loop[6].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X23_Y25_N19
\DMEM|register_loop[6].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(1));

-- Location: FF_X23_Y26_N31
\DMEM|register_loop[14].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(1));

-- Location: FF_X23_Y26_N1
\DMEM|register_loop[2].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(1));

-- Location: LCCOMB_X22_Y26_N20
\DMEM|register_loop[10].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X22_Y26_N21
\DMEM|register_loop[10].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(1));

-- Location: LCCOMB_X23_Y26_N0
\DMEM|muxA|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~12_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(1)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[2].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[2].register_inst|Q\(1),
	datad => \DMEM|register_loop[10].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~12_combout\);

-- Location: LCCOMB_X23_Y26_N30
\DMEM|muxA|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~13_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~12_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(1)))) # (!\DMEM|muxA|Mux30~12_combout\ & (\DMEM|register_loop[6].register_inst|Q\(1))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[6].register_inst|Q\(1),
	datac => \DMEM|register_loop[14].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~12_combout\,
	combout => \DMEM|muxA|Mux30~13_combout\);

-- Location: FF_X29_Y25_N31
\DMEM|register_loop[0].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(1));

-- Location: LCCOMB_X29_Y25_N12
\DMEM|register_loop[8].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[8].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[8].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X29_Y25_N13
\DMEM|register_loop[8].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[8].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(1));

-- Location: LCCOMB_X29_Y25_N30
\DMEM|muxA|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~14_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[8].register_inst|Q\(1))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(1),
	datad => \DMEM|register_loop[8].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~14_combout\);

-- Location: FF_X27_Y24_N17
\DMEM|register_loop[12].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(1));

-- Location: FF_X23_Y27_N9
\DMEM|register_loop[4].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(1));

-- Location: LCCOMB_X27_Y24_N16
\DMEM|muxA|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~15_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~14_combout\ & (\DMEM|register_loop[12].register_inst|Q\(1))) # (!\DMEM|muxA|Mux30~14_combout\ & ((\DMEM|register_loop[4].register_inst|Q\(1)))))) # (!\addr[2]~input_o\ & 
-- (\DMEM|muxA|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux30~14_combout\,
	datac => \DMEM|register_loop[12].register_inst|Q\(1),
	datad => \DMEM|register_loop[4].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~15_combout\);

-- Location: LCCOMB_X27_Y24_N22
\DMEM|muxA|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~16_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|muxA|Mux30~13_combout\)) # (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux30~13_combout\,
	datad => \DMEM|muxA|Mux30~15_combout\,
	combout => \DMEM|muxA|Mux30~16_combout\);

-- Location: LCCOMB_X23_Y29_N4
\DMEM|register_loop[13].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X23_Y29_N5
\DMEM|register_loop[13].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(1));

-- Location: FF_X23_Y25_N9
\DMEM|register_loop[5].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(1));

-- Location: FF_X27_Y25_N17
\DMEM|register_loop[1].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(1));

-- Location: FF_X27_Y26_N21
\DMEM|register_loop[9].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(1));

-- Location: LCCOMB_X27_Y25_N16
\DMEM|muxA|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~10_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(1))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[1].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[1].register_inst|Q\(1),
	datad => \DMEM|register_loop[9].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~10_combout\);

-- Location: LCCOMB_X23_Y25_N8
\DMEM|muxA|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~11_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~10_combout\ & (\DMEM|register_loop[13].register_inst|Q\(1))) # (!\DMEM|muxA|Mux30~10_combout\ & ((\DMEM|register_loop[5].register_inst|Q\(1)))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[13].register_inst|Q\(1),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[5].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~10_combout\,
	combout => \DMEM|muxA|Mux30~11_combout\);

-- Location: LCCOMB_X27_Y24_N4
\DMEM|muxA|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~19_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux30~16_combout\ & (\DMEM|muxA|Mux30~18_combout\)) # (!\DMEM|muxA|Mux30~16_combout\ & ((\DMEM|muxA|Mux30~11_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux30~18_combout\,
	datac => \DMEM|muxA|Mux30~16_combout\,
	datad => \DMEM|muxA|Mux30~11_combout\,
	combout => \DMEM|muxA|Mux30~19_combout\);

-- Location: FF_X26_Y24_N27
\DMEM|register_loop[30].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(1));

-- Location: FF_X28_Y24_N31
\DMEM|register_loop[28].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(1));

-- Location: FF_X28_Y24_N17
\DMEM|register_loop[24].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(1));

-- Location: LCCOMB_X27_Y22_N24
\DMEM|register_loop[26].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X27_Y22_N25
\DMEM|register_loop[26].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(1));

-- Location: LCCOMB_X28_Y24_N16
\DMEM|muxA|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~2_combout\ = (\addr[2]~input_o\ & (\addr[1]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(1)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[24].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[24].register_inst|Q\(1),
	datad => \DMEM|register_loop[26].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~2_combout\);

-- Location: LCCOMB_X27_Y24_N2
\DMEM|muxA|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~2_combout\ & (\DMEM|register_loop[30].register_inst|Q\(1))) # (!\DMEM|muxA|Mux30~2_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(1)))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(1),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~2_combout\,
	combout => \DMEM|muxA|Mux30~3_combout\);

-- Location: FF_X30_Y24_N1
\DMEM|register_loop[20].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(1));

-- Location: FF_X29_Y24_N19
\DMEM|register_loop[22].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(1));

-- Location: FF_X29_Y24_N21
\DMEM|register_loop[16].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(1));

-- Location: FF_X26_Y24_N1
\DMEM|register_loop[18].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(1));

-- Location: LCCOMB_X29_Y24_N20
\DMEM|muxA|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~4_combout\ = (\addr[1]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[18].register_inst|Q\(1))))) # (!\addr[1]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(1),
	datad => \DMEM|register_loop[18].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~4_combout\);

-- Location: LCCOMB_X29_Y24_N18
\DMEM|muxA|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~4_combout\ & ((\DMEM|register_loop[22].register_inst|Q\(1)))) # (!\DMEM|muxA|Mux30~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(1))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(1),
	datac => \DMEM|register_loop[22].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~4_combout\,
	combout => \DMEM|muxA|Mux30~5_combout\);

-- Location: LCCOMB_X27_Y24_N24
\DMEM|muxA|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~6_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux30~3_combout\) # ((\addr[0]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[0]~input_o\ & \DMEM|muxA|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux30~3_combout\,
	datac => \addr[0]~input_o\,
	datad => \DMEM|muxA|Mux30~5_combout\,
	combout => \DMEM|muxA|Mux30~6_combout\);

-- Location: LCCOMB_X22_Y28_N4
\DMEM|register_loop[23].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X22_Y28_N5
\DMEM|register_loop[23].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(1));

-- Location: FF_X23_Y28_N13
\DMEM|register_loop[19].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(1));

-- Location: FF_X27_Y28_N21
\DMEM|register_loop[17].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(1));

-- Location: LCCOMB_X26_Y28_N12
\DMEM|register_loop[21].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X26_Y28_N13
\DMEM|register_loop[21].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(1));

-- Location: LCCOMB_X27_Y28_N20
\DMEM|muxA|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~0_combout\ = (\addr[1]~input_o\ & (\addr[2]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[21].register_inst|Q\(1)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(1),
	datad => \DMEM|register_loop[21].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y28_N12
\DMEM|muxA|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~1_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux30~0_combout\ & (\DMEM|register_loop[23].register_inst|Q\(1))) # (!\DMEM|muxA|Mux30~0_combout\ & ((\DMEM|register_loop[19].register_inst|Q\(1)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[23].register_inst|Q\(1),
	datac => \DMEM|register_loop[19].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~0_combout\,
	combout => \DMEM|muxA|Mux30~1_combout\);

-- Location: LCCOMB_X26_Y28_N10
\DMEM|register_loop[29].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X26_Y28_N11
\DMEM|register_loop[29].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(1));

-- Location: FF_X26_Y29_N31
\DMEM|register_loop[31].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(1));

-- Location: FF_X30_Y29_N1
\DMEM|register_loop[25].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(1));

-- Location: LCCOMB_X24_Y29_N4
\DMEM|register_loop[27].register_inst|Q[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[1]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~2_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[1]~feeder_combout\);

-- Location: FF_X24_Y29_N5
\DMEM|register_loop[27].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[1]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(1));

-- Location: LCCOMB_X30_Y29_N0
\DMEM|muxA|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~7_combout\ = (\addr[1]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[27].register_inst|Q\(1))))) # (!\addr[1]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[25].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(1),
	datad => \DMEM|register_loop[27].register_inst|Q\(1),
	combout => \DMEM|muxA|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y29_N30
\DMEM|muxA|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux30~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(1)))) # (!\DMEM|muxA|Mux30~7_combout\ & (\DMEM|register_loop[29].register_inst|Q\(1))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(1),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(1),
	datad => \DMEM|muxA|Mux30~7_combout\,
	combout => \DMEM|muxA|Mux30~8_combout\);

-- Location: LCCOMB_X27_Y24_N10
\DMEM|muxA|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux30~6_combout\ & ((\DMEM|muxA|Mux30~8_combout\))) # (!\DMEM|muxA|Mux30~6_combout\ & (\DMEM|muxA|Mux30~1_combout\)))) # (!\addr[0]~input_o\ & (\DMEM|muxA|Mux30~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux30~6_combout\,
	datac => \DMEM|muxA|Mux30~1_combout\,
	datad => \DMEM|muxA|Mux30~8_combout\,
	combout => \DMEM|muxA|Mux30~9_combout\);

-- Location: LCCOMB_X27_Y24_N12
\DMEM|muxA|Mux30~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux30~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux30~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux30~19_combout\,
	datad => \DMEM|muxA|Mux30~9_combout\,
	combout => \DMEM|muxA|Mux30~20_combout\);

-- Location: FF_X27_Y24_N13
\DMEM|dataR_buffer|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux30~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(1));

-- Location: LCCOMB_X27_Y24_N30
\DMEM|dataR_Sel|dataR[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[1]~1_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(1))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux30~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(1),
	datac => \DMEM|muxA|Mux30~20_combout\,
	datad => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[1]~1_combout\);

-- Location: IOIBUF_X10_Y41_N8
\dataW[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(2),
	o => \dataW[2]~input_o\);

-- Location: LCCOMB_X23_Y29_N10
\DMEM|register_loop[0].register_inst|Q~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~3_combout\ = (\rst_ni~input_o\ & \dataW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \dataW[2]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~3_combout\);

-- Location: FF_X25_Y28_N11
\DMEM|register_loop[23].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(2));

-- Location: FF_X25_Y28_N21
\DMEM|register_loop[31].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(2));

-- Location: FF_X25_Y29_N5
\DMEM|register_loop[19].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(2));

-- Location: LCCOMB_X26_Y29_N4
\DMEM|register_loop[27].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X26_Y29_N5
\DMEM|register_loop[27].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(2));

-- Location: LCCOMB_X25_Y29_N4
\DMEM|muxA|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(2)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(2),
	datad => \DMEM|register_loop[27].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~7_combout\);

-- Location: LCCOMB_X25_Y28_N20
\DMEM|muxA|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux29~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(2)))) # (!\DMEM|muxA|Mux29~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(2))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(2),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(2),
	datad => \DMEM|muxA|Mux29~7_combout\,
	combout => \DMEM|muxA|Mux29~8_combout\);

-- Location: FF_X31_Y29_N31
\DMEM|register_loop[29].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(2));

-- Location: FF_X32_Y29_N21
\DMEM|register_loop[21].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(2));

-- Location: FF_X31_Y29_N9
\DMEM|register_loop[17].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(2));

-- Location: LCCOMB_X30_Y29_N14
\DMEM|register_loop[25].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X30_Y29_N15
\DMEM|register_loop[25].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(2));

-- Location: LCCOMB_X31_Y29_N8
\DMEM|muxA|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~0_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(2)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(2),
	datad => \DMEM|register_loop[25].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~0_combout\);

-- Location: LCCOMB_X32_Y29_N20
\DMEM|muxA|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~1_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux29~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~0_combout\ & ((\DMEM|register_loop[21].register_inst|Q\(2)))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[29].register_inst|Q\(2),
	datac => \DMEM|register_loop[21].register_inst|Q\(2),
	datad => \DMEM|muxA|Mux29~0_combout\,
	combout => \DMEM|muxA|Mux29~1_combout\);

-- Location: FF_X25_Y24_N13
\DMEM|register_loop[22].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(2));

-- Location: FF_X25_Y24_N31
\DMEM|register_loop[30].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(2));

-- Location: FF_X24_Y23_N27
\DMEM|register_loop[18].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(2));

-- Location: FF_X24_Y23_N21
\DMEM|register_loop[26].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(2));

-- Location: LCCOMB_X24_Y23_N26
\DMEM|muxA|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(2)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(2),
	datad => \DMEM|register_loop[26].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~2_combout\);

-- Location: LCCOMB_X25_Y24_N30
\DMEM|muxA|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux29~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(2)))) # (!\DMEM|muxA|Mux29~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(2))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(2),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(2),
	datad => \DMEM|muxA|Mux29~2_combout\,
	combout => \DMEM|muxA|Mux29~3_combout\);

-- Location: FF_X31_Y25_N5
\DMEM|register_loop[16].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(2));

-- Location: FF_X32_Y25_N31
\DMEM|register_loop[24].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(2));

-- Location: LCCOMB_X31_Y25_N4
\DMEM|muxA|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(2)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(2),
	datad => \DMEM|register_loop[24].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~4_combout\);

-- Location: FF_X31_Y25_N7
\DMEM|register_loop[28].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(2));

-- Location: FF_X32_Y25_N25
\DMEM|register_loop[20].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(2));

-- Location: LCCOMB_X31_Y25_N6
\DMEM|muxA|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux29~4_combout\ & (\DMEM|register_loop[28].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~4_combout\ & ((\DMEM|register_loop[20].register_inst|Q\(2)))))) # (!\addr[2]~input_o\ & 
-- (\DMEM|muxA|Mux29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux29~4_combout\,
	datac => \DMEM|register_loop[28].register_inst|Q\(2),
	datad => \DMEM|register_loop[20].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~5_combout\);

-- Location: LCCOMB_X29_Y28_N18
\DMEM|muxA|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|muxA|Mux29~3_combout\)) # (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux29~3_combout\,
	datad => \DMEM|muxA|Mux29~5_combout\,
	combout => \DMEM|muxA|Mux29~6_combout\);

-- Location: LCCOMB_X29_Y28_N4
\DMEM|muxA|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux29~6_combout\ & (\DMEM|muxA|Mux29~8_combout\)) # (!\DMEM|muxA|Mux29~6_combout\ & ((\DMEM|muxA|Mux29~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux29~8_combout\,
	datac => \DMEM|muxA|Mux29~1_combout\,
	datad => \DMEM|muxA|Mux29~6_combout\,
	combout => \DMEM|muxA|Mux29~9_combout\);

-- Location: LCCOMB_X27_Y26_N30
\DMEM|register_loop[11].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X27_Y26_N31
\DMEM|register_loop[11].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(2));

-- Location: FF_X27_Y26_N17
\DMEM|register_loop[9].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(2));

-- Location: FF_X28_Y25_N31
\DMEM|register_loop[1].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(2));

-- Location: FF_X28_Y25_N17
\DMEM|register_loop[3].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(2));

-- Location: LCCOMB_X28_Y25_N30
\DMEM|muxA|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~10_combout\ = (\addr[3]~input_o\ & (\addr[1]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[3].register_inst|Q\(2)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[1].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[1].register_inst|Q\(2),
	datad => \DMEM|register_loop[3].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~10_combout\);

-- Location: LCCOMB_X27_Y26_N16
\DMEM|muxA|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~11_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux29~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~10_combout\ & ((\DMEM|register_loop[9].register_inst|Q\(2)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(2),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[9].register_inst|Q\(2),
	datad => \DMEM|muxA|Mux29~10_combout\,
	combout => \DMEM|muxA|Mux29~11_combout\);

-- Location: LCCOMB_X23_Y29_N8
\DMEM|register_loop[15].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X23_Y29_N9
\DMEM|register_loop[15].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(2));

-- Location: FF_X24_Y24_N21
\DMEM|register_loop[7].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(2));

-- Location: FF_X24_Y24_N7
\DMEM|register_loop[5].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(2));

-- Location: LCCOMB_X24_Y26_N8
\DMEM|register_loop[13].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X24_Y26_N9
\DMEM|register_loop[13].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(2));

-- Location: LCCOMB_X24_Y24_N6
\DMEM|muxA|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~17_combout\ = (\addr[1]~input_o\ & (\addr[3]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(2)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[5].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[5].register_inst|Q\(2),
	datad => \DMEM|register_loop[13].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~17_combout\);

-- Location: LCCOMB_X24_Y24_N20
\DMEM|muxA|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux29~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~17_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(2)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(2),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(2),
	datad => \DMEM|muxA|Mux29~17_combout\,
	combout => \DMEM|muxA|Mux29~18_combout\);

-- Location: FF_X28_Y26_N25
\DMEM|register_loop[0].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(2));

-- Location: LCCOMB_X25_Y26_N24
\DMEM|register_loop[2].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X25_Y26_N25
\DMEM|register_loop[2].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(2));

-- Location: LCCOMB_X28_Y26_N24
\DMEM|muxA|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~14_combout\ = (\addr[3]~input_o\ & (\addr[1]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(2)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(2),
	datad => \DMEM|register_loop[2].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~14_combout\);

-- Location: FF_X28_Y26_N31
\DMEM|register_loop[10].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(2));

-- Location: LCCOMB_X29_Y25_N20
\DMEM|register_loop[8].register_inst|Q[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[8].register_inst|Q[2]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	combout => \DMEM|register_loop[8].register_inst|Q[2]~feeder_combout\);

-- Location: FF_X29_Y25_N21
\DMEM|register_loop[8].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[8].register_inst|Q[2]~feeder_combout\,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(2));

-- Location: LCCOMB_X28_Y26_N30
\DMEM|muxA|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~15_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux29~14_combout\ & (\DMEM|register_loop[10].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~14_combout\ & ((\DMEM|register_loop[8].register_inst|Q\(2)))))) # (!\addr[3]~input_o\ & 
-- (\DMEM|muxA|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux29~14_combout\,
	datac => \DMEM|register_loop[10].register_inst|Q\(2),
	datad => \DMEM|register_loop[8].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~15_combout\);

-- Location: FF_X27_Y29_N29
\DMEM|register_loop[4].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(2));

-- Location: FF_X28_Y29_N19
\DMEM|register_loop[12].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(2));

-- Location: LCCOMB_X27_Y29_N28
\DMEM|muxA|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~12_combout\ = (\addr[3]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[12].register_inst|Q\(2))))) # (!\addr[3]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(2),
	datad => \DMEM|register_loop[12].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~12_combout\);

-- Location: FF_X27_Y29_N7
\DMEM|register_loop[14].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(2));

-- Location: FF_X23_Y24_N1
\DMEM|register_loop[6].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(2));

-- Location: LCCOMB_X27_Y29_N6
\DMEM|muxA|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~13_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux29~12_combout\ & (\DMEM|register_loop[14].register_inst|Q\(2))) # (!\DMEM|muxA|Mux29~12_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(2)))))) # (!\addr[1]~input_o\ & 
-- (\DMEM|muxA|Mux29~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux29~12_combout\,
	datac => \DMEM|register_loop[14].register_inst|Q\(2),
	datad => \DMEM|register_loop[6].register_inst|Q\(2),
	combout => \DMEM|muxA|Mux29~13_combout\);

-- Location: LCCOMB_X28_Y26_N16
\DMEM|muxA|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~16_combout\ = (\addr[2]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux29~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux29~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux29~15_combout\,
	datad => \DMEM|muxA|Mux29~13_combout\,
	combout => \DMEM|muxA|Mux29~16_combout\);

-- Location: LCCOMB_X28_Y26_N10
\DMEM|muxA|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~19_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux29~16_combout\ & ((\DMEM|muxA|Mux29~18_combout\))) # (!\DMEM|muxA|Mux29~16_combout\ & (\DMEM|muxA|Mux29~11_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux29~11_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux29~18_combout\,
	datad => \DMEM|muxA|Mux29~16_combout\,
	combout => \DMEM|muxA|Mux29~19_combout\);

-- Location: LCCOMB_X29_Y28_N12
\DMEM|muxA|Mux29~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux29~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux29~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux29~9_combout\,
	datad => \DMEM|muxA|Mux29~19_combout\,
	combout => \DMEM|muxA|Mux29~20_combout\);

-- Location: FF_X29_Y28_N13
\DMEM|dataR_buffer|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux29~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(2));

-- Location: LCCOMB_X29_Y28_N14
\DMEM|dataR_Sel|dataR[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[2]~2_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(2)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux29~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datac => \DMEM|muxA|Mux29~20_combout\,
	datad => \DMEM|dataR_buffer|Q\(2),
	combout => \DMEM|dataR_Sel|dataR[2]~2_combout\);

-- Location: IOIBUF_X29_Y41_N8
\dataW[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(3),
	o => \dataW[3]~input_o\);

-- Location: LCCOMB_X28_Y29_N12
\DMEM|register_loop[0].register_inst|Q~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~4_combout\ = (\rst_ni~input_o\ & \dataW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datac => \dataW[3]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~4_combout\);

-- Location: FF_X31_Y29_N15
\DMEM|register_loop[29].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(3));

-- Location: FF_X32_Y29_N27
\DMEM|register_loop[21].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(3));

-- Location: FF_X31_Y29_N13
\DMEM|register_loop[17].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(3));

-- Location: LCCOMB_X30_Y29_N24
\DMEM|register_loop[25].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X30_Y29_N25
\DMEM|register_loop[25].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(3));

-- Location: LCCOMB_X31_Y29_N12
\DMEM|muxA|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~0_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(3)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(3),
	datad => \DMEM|register_loop[25].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~0_combout\);

-- Location: LCCOMB_X32_Y29_N26
\DMEM|muxA|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~1_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux28~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(3))) # (!\DMEM|muxA|Mux28~0_combout\ & ((\DMEM|register_loop[21].register_inst|Q\(3)))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(3),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[21].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~0_combout\,
	combout => \DMEM|muxA|Mux28~1_combout\);

-- Location: FF_X26_Y29_N11
\DMEM|register_loop[27].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(3));

-- Location: FF_X26_Y29_N13
\DMEM|register_loop[31].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(3));

-- Location: FF_X25_Y29_N9
\DMEM|register_loop[19].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(3));

-- Location: FF_X25_Y29_N11
\DMEM|register_loop[23].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(3));

-- Location: LCCOMB_X25_Y29_N8
\DMEM|muxA|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(3))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(3),
	datad => \DMEM|register_loop[23].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~7_combout\);

-- Location: LCCOMB_X26_Y29_N12
\DMEM|muxA|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux28~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(3)))) # (!\DMEM|muxA|Mux28~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(3))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(3),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~7_combout\,
	combout => \DMEM|muxA|Mux28~8_combout\);

-- Location: LCCOMB_X32_Y25_N4
\DMEM|register_loop[20].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X32_Y25_N5
\DMEM|register_loop[20].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(3));

-- Location: FF_X31_Y25_N19
\DMEM|register_loop[28].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(3));

-- Location: FF_X31_Y25_N25
\DMEM|register_loop[16].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(3));

-- Location: LCCOMB_X32_Y25_N22
\DMEM|register_loop[24].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X32_Y25_N23
\DMEM|register_loop[24].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(3));

-- Location: LCCOMB_X31_Y25_N24
\DMEM|muxA|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(3)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(3),
	datad => \DMEM|register_loop[24].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~4_combout\);

-- Location: LCCOMB_X31_Y25_N18
\DMEM|muxA|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux28~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(3)))) # (!\DMEM|muxA|Mux28~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(3))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[20].register_inst|Q\(3),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~4_combout\,
	combout => \DMEM|muxA|Mux28~5_combout\);

-- Location: FF_X24_Y23_N25
\DMEM|register_loop[26].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(3));

-- Location: FF_X25_Y23_N31
\DMEM|register_loop[30].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(3));

-- Location: FF_X24_Y23_N15
\DMEM|register_loop[18].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(3));

-- Location: FF_X25_Y23_N29
\DMEM|register_loop[22].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(3));

-- Location: LCCOMB_X24_Y23_N14
\DMEM|muxA|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~2_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(3))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(3),
	datad => \DMEM|register_loop[22].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~2_combout\);

-- Location: LCCOMB_X25_Y23_N30
\DMEM|muxA|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~3_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux28~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(3)))) # (!\DMEM|muxA|Mux28~2_combout\ & (\DMEM|register_loop[26].register_inst|Q\(3))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[26].register_inst|Q\(3),
	datac => \DMEM|register_loop[30].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~2_combout\,
	combout => \DMEM|muxA|Mux28~3_combout\);

-- Location: LCCOMB_X29_Y26_N24
\DMEM|muxA|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux28~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux28~5_combout\,
	datad => \DMEM|muxA|Mux28~3_combout\,
	combout => \DMEM|muxA|Mux28~6_combout\);

-- Location: LCCOMB_X29_Y26_N14
\DMEM|muxA|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux28~6_combout\ & ((\DMEM|muxA|Mux28~8_combout\))) # (!\DMEM|muxA|Mux28~6_combout\ & (\DMEM|muxA|Mux28~1_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux28~1_combout\,
	datac => \DMEM|muxA|Mux28~8_combout\,
	datad => \DMEM|muxA|Mux28~6_combout\,
	combout => \DMEM|muxA|Mux28~9_combout\);

-- Location: LCCOMB_X28_Y29_N6
\DMEM|register_loop[15].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X28_Y29_N7
\DMEM|register_loop[15].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(3));

-- Location: FF_X24_Y26_N27
\DMEM|register_loop[13].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(3));

-- Location: FF_X28_Y29_N29
\DMEM|register_loop[12].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(3));

-- Location: FF_X27_Y29_N25
\DMEM|register_loop[14].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(3));

-- Location: LCCOMB_X28_Y29_N28
\DMEM|muxA|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(3))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(3),
	datad => \DMEM|register_loop[14].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~17_combout\);

-- Location: LCCOMB_X24_Y26_N26
\DMEM|muxA|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux28~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(3))) # (!\DMEM|muxA|Mux28~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(3)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(3),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~17_combout\,
	combout => \DMEM|muxA|Mux28~18_combout\);

-- Location: LCCOMB_X29_Y23_N20
\DMEM|register_loop[11].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X29_Y23_N21
\DMEM|register_loop[11].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(3));

-- Location: FF_X28_Y23_N9
\DMEM|register_loop[9].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(3));

-- Location: FF_X34_Y23_N3
\DMEM|register_loop[8].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(3));

-- Location: FF_X34_Y23_N1
\DMEM|register_loop[10].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(3));

-- Location: LCCOMB_X34_Y23_N2
\DMEM|muxA|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~10_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(3)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(3),
	datad => \DMEM|register_loop[10].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~10_combout\);

-- Location: LCCOMB_X28_Y23_N8
\DMEM|muxA|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~11_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux28~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(3))) # (!\DMEM|muxA|Mux28~10_combout\ & ((\DMEM|register_loop[9].register_inst|Q\(3)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(3),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[9].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~10_combout\,
	combout => \DMEM|muxA|Mux28~11_combout\);

-- Location: LCCOMB_X28_Y25_N0
\DMEM|register_loop[1].register_inst|Q[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[3]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[3]~feeder_combout\);

-- Location: FF_X28_Y25_N1
\DMEM|register_loop[1].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[3]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(3));

-- Location: FF_X29_Y26_N31
\DMEM|register_loop[3].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(3));

-- Location: FF_X29_Y26_N29
\DMEM|register_loop[0].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(3));

-- Location: FF_X25_Y26_N1
\DMEM|register_loop[2].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(3));

-- Location: LCCOMB_X29_Y26_N28
\DMEM|muxA|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(3))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(3),
	datad => \DMEM|register_loop[2].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~14_combout\);

-- Location: LCCOMB_X29_Y26_N30
\DMEM|muxA|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux28~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(3)))) # (!\DMEM|muxA|Mux28~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(3))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(3),
	datac => \DMEM|register_loop[3].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~14_combout\,
	combout => \DMEM|muxA|Mux28~15_combout\);

-- Location: FF_X21_Y24_N17
\DMEM|register_loop[5].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(3));

-- Location: FF_X22_Y24_N7
\DMEM|register_loop[7].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(3));

-- Location: FF_X22_Y24_N17
\DMEM|register_loop[4].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(3));

-- Location: FF_X23_Y24_N27
\DMEM|register_loop[6].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(3));

-- Location: LCCOMB_X22_Y24_N16
\DMEM|muxA|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(3))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(3),
	datad => \DMEM|register_loop[6].register_inst|Q\(3),
	combout => \DMEM|muxA|Mux28~12_combout\);

-- Location: LCCOMB_X22_Y24_N6
\DMEM|muxA|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux28~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(3)))) # (!\DMEM|muxA|Mux28~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(3))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(3),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(3),
	datad => \DMEM|muxA|Mux28~12_combout\,
	combout => \DMEM|muxA|Mux28~13_combout\);

-- Location: LCCOMB_X29_Y26_N8
\DMEM|muxA|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux28~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux28~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux28~15_combout\,
	datad => \DMEM|muxA|Mux28~13_combout\,
	combout => \DMEM|muxA|Mux28~16_combout\);

-- Location: LCCOMB_X25_Y26_N6
\DMEM|muxA|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux28~16_combout\ & (\DMEM|muxA|Mux28~18_combout\)) # (!\DMEM|muxA|Mux28~16_combout\ & ((\DMEM|muxA|Mux28~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux28~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux28~11_combout\,
	datad => \DMEM|muxA|Mux28~16_combout\,
	combout => \DMEM|muxA|Mux28~19_combout\);

-- Location: LCCOMB_X25_Y26_N18
\DMEM|muxA|Mux28~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux28~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux28~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux28~9_combout\,
	datad => \DMEM|muxA|Mux28~19_combout\,
	combout => \DMEM|muxA|Mux28~20_combout\);

-- Location: FF_X25_Y26_N19
\DMEM|dataR_buffer|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux28~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(3));

-- Location: LCCOMB_X25_Y26_N12
\DMEM|dataR_Sel|dataR[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[3]~3_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(3))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux28~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|dataR_buffer|Q\(3),
	datac => \DMEM|muxA|Mux28~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[3]~3_combout\);

-- Location: IOIBUF_X52_Y32_N22
\dataW[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(4),
	o => \dataW[4]~input_o\);

-- Location: LCCOMB_X28_Y29_N20
\DMEM|register_loop[0].register_inst|Q~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~5_combout\ = (\rst_ni~input_o\ & \dataW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[4]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~5_combout\);

-- Location: FF_X29_Y30_N1
\DMEM|register_loop[15].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(4));

-- Location: FF_X28_Y30_N13
\DMEM|register_loop[13].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(4));

-- Location: FF_X28_Y30_N19
\DMEM|register_loop[12].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(4));

-- Location: FF_X27_Y30_N21
\DMEM|register_loop[14].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(4));

-- Location: LCCOMB_X28_Y30_N18
\DMEM|muxA|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(4))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(4),
	datad => \DMEM|register_loop[14].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~17_combout\);

-- Location: LCCOMB_X28_Y30_N12
\DMEM|muxA|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux27~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(4))) # (!\DMEM|muxA|Mux27~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(4)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(4),
	datac => \DMEM|register_loop[13].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~17_combout\,
	combout => \DMEM|muxA|Mux27~18_combout\);

-- Location: FF_X24_Y24_N11
\DMEM|register_loop[7].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(4));

-- Location: FF_X24_Y24_N25
\DMEM|register_loop[5].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(4));

-- Location: FF_X23_Y24_N15
\DMEM|register_loop[4].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(4));

-- Location: FF_X23_Y24_N17
\DMEM|register_loop[6].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(4));

-- Location: LCCOMB_X23_Y24_N14
\DMEM|muxA|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~10_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(4)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(4),
	datad => \DMEM|register_loop[6].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~10_combout\);

-- Location: LCCOMB_X24_Y24_N24
\DMEM|muxA|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~11_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux27~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(4))) # (!\DMEM|muxA|Mux27~10_combout\ & ((\DMEM|register_loop[5].register_inst|Q\(4)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(4),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[5].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~10_combout\,
	combout => \DMEM|muxA|Mux27~11_combout\);

-- Location: LCCOMB_X34_Y27_N0
\DMEM|register_loop[1].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X34_Y27_N1
\DMEM|register_loop[1].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(4));

-- Location: FF_X34_Y28_N31
\DMEM|register_loop[3].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(4));

-- Location: FF_X34_Y28_N25
\DMEM|register_loop[0].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(4));

-- Location: LCCOMB_X34_Y27_N22
\DMEM|register_loop[2].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X34_Y27_N23
\DMEM|register_loop[2].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(4));

-- Location: LCCOMB_X34_Y28_N24
\DMEM|muxA|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(4)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(4),
	datad => \DMEM|register_loop[2].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~14_combout\);

-- Location: LCCOMB_X34_Y28_N30
\DMEM|muxA|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux27~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(4)))) # (!\DMEM|muxA|Mux27~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(4))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(4),
	datac => \DMEM|register_loop[3].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~14_combout\,
	combout => \DMEM|muxA|Mux27~15_combout\);

-- Location: FF_X28_Y23_N11
\DMEM|register_loop[9].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(4));

-- Location: FF_X29_Y23_N25
\DMEM|register_loop[11].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(4));

-- Location: FF_X29_Y23_N7
\DMEM|register_loop[8].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(4));

-- Location: FF_X30_Y23_N29
\DMEM|register_loop[10].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(4));

-- Location: LCCOMB_X29_Y23_N6
\DMEM|muxA|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(4)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(4),
	datad => \DMEM|register_loop[10].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~12_combout\);

-- Location: LCCOMB_X29_Y23_N24
\DMEM|muxA|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux27~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(4)))) # (!\DMEM|muxA|Mux27~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(4))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(4),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~12_combout\,
	combout => \DMEM|muxA|Mux27~13_combout\);

-- Location: LCCOMB_X34_Y28_N12
\DMEM|muxA|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux27~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux27~15_combout\,
	datad => \DMEM|muxA|Mux27~13_combout\,
	combout => \DMEM|muxA|Mux27~16_combout\);

-- Location: LCCOMB_X34_Y28_N2
\DMEM|muxA|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux27~16_combout\ & (\DMEM|muxA|Mux27~18_combout\)) # (!\DMEM|muxA|Mux27~16_combout\ & ((\DMEM|muxA|Mux27~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux27~18_combout\,
	datac => \DMEM|muxA|Mux27~11_combout\,
	datad => \DMEM|muxA|Mux27~16_combout\,
	combout => \DMEM|muxA|Mux27~19_combout\);

-- Location: FF_X25_Y29_N27
\DMEM|register_loop[23].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(4));

-- Location: FF_X26_Y29_N17
\DMEM|register_loop[31].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(4));

-- Location: FF_X25_Y29_N25
\DMEM|register_loop[19].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(4));

-- Location: FF_X26_Y29_N19
\DMEM|register_loop[27].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(4));

-- Location: LCCOMB_X25_Y29_N24
\DMEM|muxA|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(4)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(4),
	datad => \DMEM|register_loop[27].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~7_combout\);

-- Location: LCCOMB_X26_Y29_N16
\DMEM|muxA|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux27~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(4)))) # (!\DMEM|muxA|Mux27~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(4))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(4),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~7_combout\,
	combout => \DMEM|muxA|Mux27~8_combout\);

-- Location: LCCOMB_X29_Y29_N8
\DMEM|register_loop[29].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X29_Y29_N9
\DMEM|register_loop[29].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(4));

-- Location: FF_X30_Y29_N3
\DMEM|register_loop[25].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(4));

-- Location: FF_X31_Y29_N29
\DMEM|register_loop[17].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(4));

-- Location: LCCOMB_X32_Y29_N12
\DMEM|register_loop[21].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X32_Y29_N13
\DMEM|register_loop[21].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(4));

-- Location: LCCOMB_X31_Y29_N28
\DMEM|muxA|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(4))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(4),
	datad => \DMEM|register_loop[21].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~0_combout\);

-- Location: LCCOMB_X30_Y29_N2
\DMEM|muxA|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux27~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(4))) # (!\DMEM|muxA|Mux27~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(4)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(4),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~0_combout\,
	combout => \DMEM|muxA|Mux27~1_combout\);

-- Location: FF_X24_Y23_N31
\DMEM|register_loop[18].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(4));

-- Location: LCCOMB_X24_Y23_N28
\DMEM|register_loop[26].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X24_Y23_N29
\DMEM|register_loop[26].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(4));

-- Location: LCCOMB_X24_Y23_N30
\DMEM|muxA|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(4)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(4),
	datad => \DMEM|register_loop[26].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~2_combout\);

-- Location: FF_X25_Y24_N7
\DMEM|register_loop[30].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(4));

-- Location: FF_X25_Y24_N29
\DMEM|register_loop[22].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(4));

-- Location: LCCOMB_X25_Y24_N6
\DMEM|muxA|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~3_combout\ = (\DMEM|muxA|Mux27~2_combout\ & (((\DMEM|register_loop[30].register_inst|Q\(4))) # (!\addr[2]~input_o\))) # (!\DMEM|muxA|Mux27~2_combout\ & (\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux27~2_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(4),
	datad => \DMEM|register_loop[22].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~3_combout\);

-- Location: LCCOMB_X32_Y25_N8
\DMEM|register_loop[24].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X32_Y25_N9
\DMEM|register_loop[24].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(4));

-- Location: FF_X31_Y25_N31
\DMEM|register_loop[28].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(4));

-- Location: FF_X31_Y25_N9
\DMEM|register_loop[16].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(4));

-- Location: LCCOMB_X32_Y25_N10
\DMEM|register_loop[20].register_inst|Q[4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[4]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~5_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[4]~feeder_combout\);

-- Location: FF_X32_Y25_N11
\DMEM|register_loop[20].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[4]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(4));

-- Location: LCCOMB_X31_Y25_N8
\DMEM|muxA|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(4))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(4),
	datad => \DMEM|register_loop[20].register_inst|Q\(4),
	combout => \DMEM|muxA|Mux27~4_combout\);

-- Location: LCCOMB_X31_Y25_N30
\DMEM|muxA|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux27~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(4)))) # (!\DMEM|muxA|Mux27~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(4))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(4),
	datac => \DMEM|register_loop[28].register_inst|Q\(4),
	datad => \DMEM|muxA|Mux27~4_combout\,
	combout => \DMEM|muxA|Mux27~5_combout\);

-- Location: LCCOMB_X29_Y28_N6
\DMEM|muxA|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|muxA|Mux27~3_combout\)) # (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux27~3_combout\,
	datad => \DMEM|muxA|Mux27~5_combout\,
	combout => \DMEM|muxA|Mux27~6_combout\);

-- Location: LCCOMB_X29_Y28_N16
\DMEM|muxA|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux27~6_combout\ & (\DMEM|muxA|Mux27~8_combout\)) # (!\DMEM|muxA|Mux27~6_combout\ & ((\DMEM|muxA|Mux27~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux27~8_combout\,
	datac => \DMEM|muxA|Mux27~1_combout\,
	datad => \DMEM|muxA|Mux27~6_combout\,
	combout => \DMEM|muxA|Mux27~9_combout\);

-- Location: LCCOMB_X29_Y28_N20
\DMEM|muxA|Mux27~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux27~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux27~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux27~19_combout\,
	datad => \DMEM|muxA|Mux27~9_combout\,
	combout => \DMEM|muxA|Mux27~20_combout\);

-- Location: FF_X29_Y28_N21
\DMEM|dataR_buffer|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux27~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(4));

-- Location: LCCOMB_X29_Y28_N30
\DMEM|dataR_Sel|dataR[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[4]~4_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(4)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux27~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux27~20_combout\,
	datac => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(4),
	combout => \DMEM|dataR_Sel|dataR[4]~4_combout\);

-- Location: IOIBUF_X36_Y41_N8
\dataW[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(5),
	o => \dataW[5]~input_o\);

-- Location: LCCOMB_X28_Y29_N26
\DMEM|register_loop[0].register_inst|Q~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~6_combout\ = (\rst_ni~input_o\ & \dataW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[5]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~6_combout\);

-- Location: LCCOMB_X26_Y29_N2
\DMEM|register_loop[27].register_inst|Q[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[5]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[5]~feeder_combout\);

-- Location: FF_X26_Y29_N3
\DMEM|register_loop[27].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[5]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(5));

-- Location: FF_X26_Y29_N29
\DMEM|register_loop[31].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(5));

-- Location: FF_X25_Y29_N21
\DMEM|register_loop[19].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(5));

-- Location: FF_X25_Y29_N7
\DMEM|register_loop[23].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(5));

-- Location: LCCOMB_X25_Y29_N20
\DMEM|muxA|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(5))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(5),
	datad => \DMEM|register_loop[23].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~7_combout\);

-- Location: LCCOMB_X26_Y29_N28
\DMEM|muxA|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux26~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(5)))) # (!\DMEM|muxA|Mux26~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(5))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(5),
	datac => \DMEM|register_loop[31].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~7_combout\,
	combout => \DMEM|muxA|Mux26~8_combout\);

-- Location: FF_X25_Y23_N7
\DMEM|register_loop[30].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(5));

-- Location: FF_X24_Y23_N9
\DMEM|register_loop[26].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(5));

-- Location: FF_X24_Y23_N7
\DMEM|register_loop[18].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(5));

-- Location: FF_X25_Y23_N5
\DMEM|register_loop[22].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(5));

-- Location: LCCOMB_X24_Y23_N6
\DMEM|muxA|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(5))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(5),
	datad => \DMEM|register_loop[22].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~0_combout\);

-- Location: LCCOMB_X24_Y23_N8
\DMEM|muxA|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux26~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(5))) # (!\DMEM|muxA|Mux26~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(5)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(5),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~0_combout\,
	combout => \DMEM|muxA|Mux26~1_combout\);

-- Location: LCCOMB_X32_Y25_N12
\DMEM|register_loop[20].register_inst|Q[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[5]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[5]~feeder_combout\);

-- Location: FF_X32_Y25_N13
\DMEM|register_loop[20].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[5]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(5));

-- Location: FF_X31_Y25_N23
\DMEM|register_loop[28].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(5));

-- Location: FF_X31_Y25_N29
\DMEM|register_loop[16].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(5));

-- Location: LCCOMB_X32_Y25_N14
\DMEM|register_loop[24].register_inst|Q[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[5]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[5]~feeder_combout\);

-- Location: FF_X32_Y25_N15
\DMEM|register_loop[24].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[5]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(5));

-- Location: LCCOMB_X31_Y25_N28
\DMEM|muxA|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(5)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(5),
	datad => \DMEM|register_loop[24].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~4_combout\);

-- Location: LCCOMB_X31_Y25_N22
\DMEM|muxA|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux26~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(5)))) # (!\DMEM|muxA|Mux26~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(5))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(5),
	datac => \DMEM|register_loop[28].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~4_combout\,
	combout => \DMEM|muxA|Mux26~5_combout\);

-- Location: FF_X32_Y29_N7
\DMEM|register_loop[21].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(5));

-- Location: FF_X31_Y29_N25
\DMEM|register_loop[29].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(5));

-- Location: FF_X31_Y29_N3
\DMEM|register_loop[17].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(5));

-- Location: FF_X30_Y29_N21
\DMEM|register_loop[25].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(5));

-- Location: LCCOMB_X31_Y29_N2
\DMEM|muxA|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(5)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(5),
	datad => \DMEM|register_loop[25].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~2_combout\);

-- Location: LCCOMB_X31_Y29_N24
\DMEM|muxA|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux26~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(5)))) # (!\DMEM|muxA|Mux26~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(5))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(5),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~2_combout\,
	combout => \DMEM|muxA|Mux26~3_combout\);

-- Location: LCCOMB_X26_Y25_N6
\DMEM|muxA|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|muxA|Mux26~3_combout\))) # (!\addr[0]~input_o\ & (\DMEM|muxA|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux26~5_combout\,
	datad => \DMEM|muxA|Mux26~3_combout\,
	combout => \DMEM|muxA|Mux26~6_combout\);

-- Location: LCCOMB_X26_Y25_N8
\DMEM|muxA|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux26~6_combout\ & (\DMEM|muxA|Mux26~8_combout\)) # (!\DMEM|muxA|Mux26~6_combout\ & ((\DMEM|muxA|Mux26~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux26~8_combout\,
	datac => \DMEM|muxA|Mux26~1_combout\,
	datad => \DMEM|muxA|Mux26~6_combout\,
	combout => \DMEM|muxA|Mux26~9_combout\);

-- Location: FF_X29_Y25_N15
\DMEM|register_loop[8].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(5));

-- Location: FF_X30_Y25_N7
\DMEM|register_loop[10].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(5));

-- Location: LCCOMB_X29_Y25_N14
\DMEM|muxA|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~10_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(5)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(5),
	datad => \DMEM|register_loop[10].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~10_combout\);

-- Location: LCCOMB_X29_Y23_N22
\DMEM|register_loop[11].register_inst|Q[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[5]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[5]~feeder_combout\);

-- Location: FF_X29_Y23_N23
\DMEM|register_loop[11].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[5]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(5));

-- Location: FF_X28_Y23_N5
\DMEM|register_loop[9].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(5));

-- Location: LCCOMB_X29_Y25_N16
\DMEM|muxA|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~11_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux26~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(5))) # (!\DMEM|muxA|Mux26~10_combout\ & ((\DMEM|register_loop[9].register_inst|Q\(5)))))) # (!\addr[0]~input_o\ & 
-- (\DMEM|muxA|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux26~10_combout\,
	datac => \DMEM|register_loop[11].register_inst|Q\(5),
	datad => \DMEM|register_loop[9].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~11_combout\);

-- Location: FF_X28_Y29_N27
\DMEM|register_loop[15].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(5));

-- Location: FF_X29_Y30_N15
\DMEM|register_loop[13].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(5));

-- Location: FF_X28_Y29_N17
\DMEM|register_loop[12].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(5));

-- Location: FF_X27_Y29_N15
\DMEM|register_loop[14].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(5));

-- Location: LCCOMB_X28_Y29_N16
\DMEM|muxA|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(5))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(5),
	datad => \DMEM|register_loop[14].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~17_combout\);

-- Location: LCCOMB_X29_Y25_N10
\DMEM|muxA|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux26~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(5))) # (!\DMEM|muxA|Mux26~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(5)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(5),
	datac => \DMEM|register_loop[13].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~17_combout\,
	combout => \DMEM|muxA|Mux26~18_combout\);

-- Location: FF_X21_Y24_N15
\DMEM|register_loop[5].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(5));

-- Location: FF_X22_Y24_N23
\DMEM|register_loop[7].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(5));

-- Location: FF_X22_Y24_N21
\DMEM|register_loop[4].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(5));

-- Location: FF_X23_Y24_N5
\DMEM|register_loop[6].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(5));

-- Location: LCCOMB_X22_Y24_N20
\DMEM|muxA|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(5))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(5),
	datad => \DMEM|register_loop[6].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~12_combout\);

-- Location: LCCOMB_X22_Y24_N22
\DMEM|muxA|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux26~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(5)))) # (!\DMEM|muxA|Mux26~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(5))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(5),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~12_combout\,
	combout => \DMEM|muxA|Mux26~13_combout\);

-- Location: LCCOMB_X26_Y26_N20
\DMEM|register_loop[1].register_inst|Q[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[5]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[5]~feeder_combout\);

-- Location: FF_X26_Y26_N21
\DMEM|register_loop[1].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[5]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(5));

-- Location: FF_X29_Y26_N17
\DMEM|register_loop[3].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(5));

-- Location: FF_X29_Y26_N3
\DMEM|register_loop[0].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(5));

-- Location: FF_X25_Y26_N27
\DMEM|register_loop[2].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(5));

-- Location: LCCOMB_X29_Y26_N2
\DMEM|muxA|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(5))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(5),
	datad => \DMEM|register_loop[2].register_inst|Q\(5),
	combout => \DMEM|muxA|Mux26~14_combout\);

-- Location: LCCOMB_X29_Y26_N16
\DMEM|muxA|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux26~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(5)))) # (!\DMEM|muxA|Mux26~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(5))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(5),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(5),
	datad => \DMEM|muxA|Mux26~14_combout\,
	combout => \DMEM|muxA|Mux26~15_combout\);

-- Location: LCCOMB_X26_Y25_N10
\DMEM|muxA|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~16_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\DMEM|muxA|Mux26~13_combout\)) # (!\addr[2]~input_o\ & ((\DMEM|muxA|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux26~13_combout\,
	datad => \DMEM|muxA|Mux26~15_combout\,
	combout => \DMEM|muxA|Mux26~16_combout\);

-- Location: LCCOMB_X26_Y25_N12
\DMEM|muxA|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux26~16_combout\ & ((\DMEM|muxA|Mux26~18_combout\))) # (!\DMEM|muxA|Mux26~16_combout\ & (\DMEM|muxA|Mux26~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux26~11_combout\,
	datac => \DMEM|muxA|Mux26~18_combout\,
	datad => \DMEM|muxA|Mux26~16_combout\,
	combout => \DMEM|muxA|Mux26~19_combout\);

-- Location: LCCOMB_X26_Y25_N24
\DMEM|muxA|Mux26~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux26~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux26~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux26~9_combout\,
	datad => \DMEM|muxA|Mux26~19_combout\,
	combout => \DMEM|muxA|Mux26~20_combout\);

-- Location: FF_X26_Y25_N25
\DMEM|dataR_buffer|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux26~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(5));

-- Location: LCCOMB_X26_Y25_N22
\DMEM|dataR_Sel|dataR[5]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[5]~5_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(5))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux26~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|dataR_buffer|Q\(5),
	datac => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux26~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[5]~5_combout\);

-- Location: IOIBUF_X29_Y0_N8
\dataW[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(6),
	o => \dataW[6]~input_o\);

-- Location: LCCOMB_X28_Y29_N14
\DMEM|register_loop[0].register_inst|Q~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~7_combout\ = (\rst_ni~input_o\ & \dataW[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \dataW[6]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~7_combout\);

-- Location: FF_X28_Y29_N21
\DMEM|register_loop[15].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(6));

-- Location: FF_X27_Y29_N1
\DMEM|register_loop[14].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(6));

-- Location: FF_X28_Y30_N23
\DMEM|register_loop[12].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(6));

-- Location: FF_X28_Y30_N17
\DMEM|register_loop[13].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(6));

-- Location: LCCOMB_X28_Y30_N22
\DMEM|muxA|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(6)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(6),
	datad => \DMEM|register_loop[13].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~17_combout\);

-- Location: LCCOMB_X27_Y29_N0
\DMEM|muxA|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux25~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(6))) # (!\DMEM|muxA|Mux25~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(6)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(6),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[14].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~17_combout\,
	combout => \DMEM|muxA|Mux25~18_combout\);

-- Location: FF_X23_Y24_N13
\DMEM|register_loop[4].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(6));

-- Location: FF_X24_Y24_N29
\DMEM|register_loop[5].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(6));

-- Location: LCCOMB_X23_Y24_N12
\DMEM|muxA|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(6))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(6),
	datad => \DMEM|register_loop[5].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~10_combout\);

-- Location: FF_X23_Y24_N23
\DMEM|register_loop[6].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(6));

-- Location: FF_X24_Y24_N19
\DMEM|register_loop[7].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(6));

-- Location: LCCOMB_X23_Y24_N22
\DMEM|muxA|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~11_combout\ = (\DMEM|muxA|Mux25~10_combout\ & (((\DMEM|register_loop[7].register_inst|Q\(6))) # (!\addr[1]~input_o\))) # (!\DMEM|muxA|Mux25~10_combout\ & (\addr[1]~input_o\ & (\DMEM|register_loop[6].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux25~10_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(6),
	datad => \DMEM|register_loop[7].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~11_combout\);

-- Location: FF_X27_Y27_N1
\DMEM|register_loop[1].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(6));

-- Location: FF_X28_Y27_N23
\DMEM|register_loop[3].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(6));

-- Location: FF_X22_Y25_N23
\DMEM|register_loop[0].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(6));

-- Location: FF_X22_Y25_N13
\DMEM|register_loop[2].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(6));

-- Location: LCCOMB_X22_Y25_N22
\DMEM|muxA|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(6))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(6),
	datad => \DMEM|register_loop[2].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~14_combout\);

-- Location: LCCOMB_X28_Y27_N22
\DMEM|muxA|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux25~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(6)))) # (!\DMEM|muxA|Mux25~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(6))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(6),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~14_combout\,
	combout => \DMEM|muxA|Mux25~15_combout\);

-- Location: LCCOMB_X28_Y23_N14
\DMEM|register_loop[9].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X28_Y23_N15
\DMEM|register_loop[9].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(6));

-- Location: FF_X29_Y23_N5
\DMEM|register_loop[11].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(6));

-- Location: FF_X30_Y23_N23
\DMEM|register_loop[8].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(6));

-- Location: LCCOMB_X31_Y23_N22
\DMEM|register_loop[10].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X31_Y23_N23
\DMEM|register_loop[10].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(6));

-- Location: LCCOMB_X30_Y23_N22
\DMEM|muxA|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(6)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(6),
	datad => \DMEM|register_loop[10].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~12_combout\);

-- Location: LCCOMB_X29_Y23_N4
\DMEM|muxA|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux25~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(6)))) # (!\DMEM|muxA|Mux25~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(6))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(6),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~12_combout\,
	combout => \DMEM|muxA|Mux25~13_combout\);

-- Location: LCCOMB_X28_Y27_N24
\DMEM|muxA|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux25~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux25~15_combout\,
	datad => \DMEM|muxA|Mux25~13_combout\,
	combout => \DMEM|muxA|Mux25~16_combout\);

-- Location: LCCOMB_X28_Y27_N30
\DMEM|muxA|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux25~16_combout\ & (\DMEM|muxA|Mux25~18_combout\)) # (!\DMEM|muxA|Mux25~16_combout\ & ((\DMEM|muxA|Mux25~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux25~18_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux25~11_combout\,
	datad => \DMEM|muxA|Mux25~16_combout\,
	combout => \DMEM|muxA|Mux25~19_combout\);

-- Location: LCCOMB_X25_Y29_N30
\DMEM|register_loop[23].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X25_Y29_N31
\DMEM|register_loop[23].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(6));

-- Location: FF_X25_Y28_N23
\DMEM|register_loop[31].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(6));

-- Location: FF_X24_Y28_N9
\DMEM|register_loop[19].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(6));

-- Location: FF_X24_Y28_N7
\DMEM|register_loop[27].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(6));

-- Location: LCCOMB_X24_Y28_N8
\DMEM|muxA|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(6)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(6),
	datad => \DMEM|register_loop[27].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~7_combout\);

-- Location: LCCOMB_X25_Y28_N22
\DMEM|muxA|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux25~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(6)))) # (!\DMEM|muxA|Mux25~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(6))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(6),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~7_combout\,
	combout => \DMEM|muxA|Mux25~8_combout\);

-- Location: FF_X31_Y29_N21
\DMEM|register_loop[29].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(6));

-- Location: FF_X30_Y29_N23
\DMEM|register_loop[25].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(6));

-- Location: FF_X31_Y29_N19
\DMEM|register_loop[17].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(6));

-- Location: LCCOMB_X32_Y29_N28
\DMEM|register_loop[21].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X32_Y29_N29
\DMEM|register_loop[21].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(6));

-- Location: LCCOMB_X31_Y29_N18
\DMEM|muxA|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(6))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(6),
	datad => \DMEM|register_loop[21].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~0_combout\);

-- Location: LCCOMB_X30_Y29_N22
\DMEM|muxA|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux25~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(6))) # (!\DMEM|muxA|Mux25~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(6)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(6),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~0_combout\,
	combout => \DMEM|muxA|Mux25~1_combout\);

-- Location: LCCOMB_X32_Y25_N20
\DMEM|register_loop[24].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X32_Y25_N21
\DMEM|register_loop[24].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(6));

-- Location: FF_X31_Y25_N15
\DMEM|register_loop[28].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(6));

-- Location: FF_X31_Y25_N13
\DMEM|register_loop[16].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(6));

-- Location: LCCOMB_X32_Y25_N18
\DMEM|register_loop[20].register_inst|Q[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[6]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[6]~feeder_combout\);

-- Location: FF_X32_Y25_N19
\DMEM|register_loop[20].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[6]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(6));

-- Location: LCCOMB_X31_Y25_N12
\DMEM|muxA|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(6))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(6),
	datad => \DMEM|register_loop[20].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~4_combout\);

-- Location: LCCOMB_X31_Y25_N14
\DMEM|muxA|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux25~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(6)))) # (!\DMEM|muxA|Mux25~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(6))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(6),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~4_combout\,
	combout => \DMEM|muxA|Mux25~5_combout\);

-- Location: FF_X25_Y24_N21
\DMEM|register_loop[22].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(6));

-- Location: FF_X25_Y24_N23
\DMEM|register_loop[30].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(6));

-- Location: FF_X24_Y23_N3
\DMEM|register_loop[18].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(6));

-- Location: FF_X24_Y23_N13
\DMEM|register_loop[26].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(6));

-- Location: LCCOMB_X24_Y23_N2
\DMEM|muxA|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(6)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(6),
	datad => \DMEM|register_loop[26].register_inst|Q\(6),
	combout => \DMEM|muxA|Mux25~2_combout\);

-- Location: LCCOMB_X25_Y24_N22
\DMEM|muxA|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux25~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(6)))) # (!\DMEM|muxA|Mux25~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(6))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[22].register_inst|Q\(6),
	datac => \DMEM|register_loop[30].register_inst|Q\(6),
	datad => \DMEM|muxA|Mux25~2_combout\,
	combout => \DMEM|muxA|Mux25~3_combout\);

-- Location: LCCOMB_X29_Y26_N10
\DMEM|muxA|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux25~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux25~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux25~5_combout\,
	datad => \DMEM|muxA|Mux25~3_combout\,
	combout => \DMEM|muxA|Mux25~6_combout\);

-- Location: LCCOMB_X29_Y26_N0
\DMEM|muxA|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux25~6_combout\ & (\DMEM|muxA|Mux25~8_combout\)) # (!\DMEM|muxA|Mux25~6_combout\ & ((\DMEM|muxA|Mux25~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux25~8_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux25~1_combout\,
	datad => \DMEM|muxA|Mux25~6_combout\,
	combout => \DMEM|muxA|Mux25~9_combout\);

-- Location: LCCOMB_X28_Y27_N16
\DMEM|muxA|Mux25~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux25~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux25~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux25~19_combout\,
	datad => \DMEM|muxA|Mux25~9_combout\,
	combout => \DMEM|muxA|Mux25~20_combout\);

-- Location: FF_X28_Y27_N17
\DMEM|dataR_buffer|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux25~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(6));

-- Location: LCCOMB_X27_Y27_N26
\DMEM|dataR_Sel|dataR[6]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[6]~6_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(6)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux25~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux25~20_combout\,
	datab => \DMEM|dataR_buffer|Q\(6),
	datad => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[6]~6_combout\);

-- Location: IOIBUF_X34_Y41_N8
\dataW[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(7),
	o => \dataW[7]~input_o\);

-- Location: LCCOMB_X29_Y30_N26
\DMEM|register_loop[0].register_inst|Q~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~8_combout\ = (\rst_ni~input_o\ & \dataW[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[7]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~8_combout\);

-- Location: FF_X29_Y30_N5
\DMEM|register_loop[15].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(7));

-- Location: FF_X28_Y30_N1
\DMEM|register_loop[13].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(7));

-- Location: FF_X28_Y30_N11
\DMEM|register_loop[12].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(7));

-- Location: LCCOMB_X27_Y30_N22
\DMEM|register_loop[14].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X27_Y30_N23
\DMEM|register_loop[14].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(7));

-- Location: LCCOMB_X28_Y30_N10
\DMEM|muxA|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(7))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(7),
	datad => \DMEM|register_loop[14].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~17_combout\);

-- Location: LCCOMB_X28_Y30_N0
\DMEM|muxA|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux24~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(7))) # (!\DMEM|muxA|Mux24~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(7)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(7),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~17_combout\,
	combout => \DMEM|muxA|Mux24~18_combout\);

-- Location: FF_X29_Y23_N15
\DMEM|register_loop[11].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(7));

-- Location: FF_X30_Y23_N17
\DMEM|register_loop[10].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(7));

-- Location: FF_X30_Y23_N19
\DMEM|register_loop[8].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(7));

-- Location: FF_X28_Y23_N29
\DMEM|register_loop[9].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(7));

-- Location: LCCOMB_X30_Y23_N18
\DMEM|muxA|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(7))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(7),
	datad => \DMEM|register_loop[9].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~10_combout\);

-- Location: LCCOMB_X30_Y23_N16
\DMEM|muxA|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux24~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(7))) # (!\DMEM|muxA|Mux24~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(7)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(7),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~10_combout\,
	combout => \DMEM|muxA|Mux24~11_combout\);

-- Location: FF_X22_Y25_N17
\DMEM|register_loop[2].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(7));

-- Location: FF_X24_Y25_N31
\DMEM|register_loop[3].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(7));

-- Location: FF_X25_Y25_N27
\DMEM|register_loop[0].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(7));

-- Location: FF_X25_Y25_N1
\DMEM|register_loop[1].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(7));

-- Location: LCCOMB_X25_Y25_N26
\DMEM|muxA|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(7)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(7),
	datad => \DMEM|register_loop[1].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~14_combout\);

-- Location: LCCOMB_X24_Y25_N30
\DMEM|muxA|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux24~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(7)))) # (!\DMEM|muxA|Mux24~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(7))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(7),
	datac => \DMEM|register_loop[3].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~14_combout\,
	combout => \DMEM|muxA|Mux24~15_combout\);

-- Location: LCCOMB_X21_Y24_N0
\DMEM|register_loop[5].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X21_Y24_N1
\DMEM|register_loop[5].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(7));

-- Location: FF_X22_Y24_N19
\DMEM|register_loop[7].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(7));

-- Location: FF_X22_Y24_N1
\DMEM|register_loop[4].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(7));

-- Location: FF_X23_Y24_N7
\DMEM|register_loop[6].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(7));

-- Location: LCCOMB_X22_Y24_N0
\DMEM|muxA|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(7))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(7),
	datad => \DMEM|register_loop[6].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~12_combout\);

-- Location: LCCOMB_X22_Y24_N18
\DMEM|muxA|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux24~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(7)))) # (!\DMEM|muxA|Mux24~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(7))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(7),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~12_combout\,
	combout => \DMEM|muxA|Mux24~13_combout\);

-- Location: LCCOMB_X24_Y25_N28
\DMEM|muxA|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux24~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux24~15_combout\,
	datad => \DMEM|muxA|Mux24~13_combout\,
	combout => \DMEM|muxA|Mux24~16_combout\);

-- Location: LCCOMB_X24_Y25_N22
\DMEM|muxA|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux24~16_combout\ & (\DMEM|muxA|Mux24~18_combout\)) # (!\DMEM|muxA|Mux24~16_combout\ & ((\DMEM|muxA|Mux24~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux24~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux24~11_combout\,
	datad => \DMEM|muxA|Mux24~16_combout\,
	combout => \DMEM|muxA|Mux24~19_combout\);

-- Location: FF_X26_Y29_N23
\DMEM|register_loop[27].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(7));

-- Location: FF_X26_Y29_N25
\DMEM|register_loop[31].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(7));

-- Location: FF_X25_Y29_N19
\DMEM|register_loop[19].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(7));

-- Location: FF_X25_Y29_N1
\DMEM|register_loop[23].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(7));

-- Location: LCCOMB_X25_Y29_N18
\DMEM|muxA|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(7))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(7),
	datad => \DMEM|register_loop[23].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~7_combout\);

-- Location: LCCOMB_X26_Y29_N24
\DMEM|muxA|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux24~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(7)))) # (!\DMEM|muxA|Mux24~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(7))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(7),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~7_combout\,
	combout => \DMEM|muxA|Mux24~8_combout\);

-- Location: LCCOMB_X25_Y23_N2
\DMEM|register_loop[30].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X25_Y23_N3
\DMEM|register_loop[30].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[30].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(7));

-- Location: FF_X24_Y23_N17
\DMEM|register_loop[26].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(7));

-- Location: FF_X24_Y23_N19
\DMEM|register_loop[18].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(7));

-- Location: LCCOMB_X25_Y23_N16
\DMEM|register_loop[22].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X25_Y23_N17
\DMEM|register_loop[22].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(7));

-- Location: LCCOMB_X24_Y23_N18
\DMEM|muxA|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(7))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(7),
	datad => \DMEM|register_loop[22].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~0_combout\);

-- Location: LCCOMB_X24_Y23_N16
\DMEM|muxA|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux24~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(7))) # (!\DMEM|muxA|Mux24~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(7)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(7),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~0_combout\,
	combout => \DMEM|muxA|Mux24~1_combout\);

-- Location: LCCOMB_X32_Y25_N28
\DMEM|register_loop[20].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X32_Y25_N29
\DMEM|register_loop[20].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(7));

-- Location: FF_X31_Y25_N11
\DMEM|register_loop[28].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(7));

-- Location: FF_X31_Y25_N17
\DMEM|register_loop[16].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(7));

-- Location: LCCOMB_X32_Y25_N2
\DMEM|register_loop[24].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X32_Y25_N3
\DMEM|register_loop[24].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(7));

-- Location: LCCOMB_X31_Y25_N16
\DMEM|muxA|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(7)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(7),
	datad => \DMEM|register_loop[24].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~4_combout\);

-- Location: LCCOMB_X31_Y25_N10
\DMEM|muxA|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux24~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(7)))) # (!\DMEM|muxA|Mux24~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(7))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(7),
	datac => \DMEM|register_loop[28].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~4_combout\,
	combout => \DMEM|muxA|Mux24~5_combout\);

-- Location: LCCOMB_X32_Y29_N2
\DMEM|register_loop[21].register_inst|Q[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[7]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[7]~feeder_combout\);

-- Location: FF_X32_Y29_N3
\DMEM|register_loop[21].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[7]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(7));

-- Location: FF_X31_Y29_N1
\DMEM|register_loop[29].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(7));

-- Location: FF_X31_Y29_N7
\DMEM|register_loop[17].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(7));

-- Location: FF_X30_Y29_N9
\DMEM|register_loop[25].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(7));

-- Location: LCCOMB_X31_Y29_N6
\DMEM|muxA|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(7)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(7),
	datad => \DMEM|register_loop[25].register_inst|Q\(7),
	combout => \DMEM|muxA|Mux24~2_combout\);

-- Location: LCCOMB_X31_Y29_N0
\DMEM|muxA|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux24~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(7)))) # (!\DMEM|muxA|Mux24~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(7))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(7),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(7),
	datad => \DMEM|muxA|Mux24~2_combout\,
	combout => \DMEM|muxA|Mux24~3_combout\);

-- Location: LCCOMB_X25_Y25_N16
\DMEM|muxA|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|muxA|Mux24~3_combout\))) # (!\addr[0]~input_o\ & (\DMEM|muxA|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux24~5_combout\,
	datad => \DMEM|muxA|Mux24~3_combout\,
	combout => \DMEM|muxA|Mux24~6_combout\);

-- Location: LCCOMB_X25_Y25_N2
\DMEM|muxA|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux24~6_combout\ & (\DMEM|muxA|Mux24~8_combout\)) # (!\DMEM|muxA|Mux24~6_combout\ & ((\DMEM|muxA|Mux24~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux24~8_combout\,
	datac => \DMEM|muxA|Mux24~1_combout\,
	datad => \DMEM|muxA|Mux24~6_combout\,
	combout => \DMEM|muxA|Mux24~9_combout\);

-- Location: LCCOMB_X24_Y25_N0
\DMEM|muxA|Mux24~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux24~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux24~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux24~19_combout\,
	datad => \DMEM|muxA|Mux24~9_combout\,
	combout => \DMEM|muxA|Mux24~20_combout\);

-- Location: FF_X24_Y25_N1
\DMEM|dataR_buffer|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux24~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(7));

-- Location: LCCOMB_X24_Y25_N20
\DMEM|dataR_Sel|dataR[7]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[7]~7_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(7)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux24~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux24~20_combout\,
	datab => \DMEM|dataR_buffer|Q\(7),
	datac => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[7]~7_combout\);

-- Location: IOIBUF_X46_Y41_N1
\dataW[8]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(8),
	o => \dataW[8]~input_o\);

-- Location: LCCOMB_X31_Y30_N8
\DMEM|register_loop[0].register_inst|Q~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~9_combout\ = (\rst_ni~input_o\ & \dataW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[8]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~9_combout\);

-- Location: FF_X28_Y29_N31
\DMEM|register_loop[15].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(8));

-- Location: FF_X27_Y29_N31
\DMEM|register_loop[14].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(8));

-- Location: FF_X28_Y30_N27
\DMEM|register_loop[12].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(8));

-- Location: FF_X28_Y30_N29
\DMEM|register_loop[13].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(8));

-- Location: LCCOMB_X28_Y30_N26
\DMEM|muxA|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(8)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(8),
	datad => \DMEM|register_loop[13].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~17_combout\);

-- Location: LCCOMB_X27_Y29_N30
\DMEM|muxA|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux23~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(8))) # (!\DMEM|muxA|Mux23~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(8)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(8),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[14].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~17_combout\,
	combout => \DMEM|muxA|Mux23~18_combout\);

-- Location: FF_X22_Y24_N11
\DMEM|register_loop[7].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(8));

-- Location: FF_X23_Y24_N29
\DMEM|register_loop[6].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(8));

-- Location: FF_X22_Y24_N9
\DMEM|register_loop[4].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(8));

-- Location: LCCOMB_X21_Y24_N18
\DMEM|register_loop[5].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X21_Y24_N19
\DMEM|register_loop[5].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(8));

-- Location: LCCOMB_X22_Y24_N8
\DMEM|muxA|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(8)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(8),
	datad => \DMEM|register_loop[5].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~10_combout\);

-- Location: LCCOMB_X23_Y24_N28
\DMEM|muxA|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux23~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(8))) # (!\DMEM|muxA|Mux23~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(8)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(8),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~10_combout\,
	combout => \DMEM|muxA|Mux23~11_combout\);

-- Location: LCCOMB_X28_Y23_N6
\DMEM|register_loop[9].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X28_Y23_N7
\DMEM|register_loop[9].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(8));

-- Location: FF_X29_Y23_N19
\DMEM|register_loop[11].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(8));

-- Location: FF_X29_Y23_N17
\DMEM|register_loop[8].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(8));

-- Location: FF_X30_Y23_N5
\DMEM|register_loop[10].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(8));

-- Location: LCCOMB_X29_Y23_N16
\DMEM|muxA|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(8)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(8),
	datad => \DMEM|register_loop[10].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~12_combout\);

-- Location: LCCOMB_X29_Y23_N18
\DMEM|muxA|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux23~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(8)))) # (!\DMEM|muxA|Mux23~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(8))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[9].register_inst|Q\(8),
	datac => \DMEM|register_loop[11].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~12_combout\,
	combout => \DMEM|muxA|Mux23~13_combout\);

-- Location: FF_X25_Y25_N25
\DMEM|register_loop[1].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(8));

-- Location: FF_X26_Y27_N1
\DMEM|register_loop[3].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(8));

-- Location: FF_X25_Y25_N15
\DMEM|register_loop[0].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(8));

-- Location: FF_X22_Y25_N11
\DMEM|register_loop[2].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(8));

-- Location: LCCOMB_X25_Y25_N14
\DMEM|muxA|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(8))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(8),
	datad => \DMEM|register_loop[2].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~14_combout\);

-- Location: LCCOMB_X26_Y27_N0
\DMEM|muxA|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux23~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(8)))) # (!\DMEM|muxA|Mux23~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(8))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(8),
	datac => \DMEM|register_loop[3].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~14_combout\,
	combout => \DMEM|muxA|Mux23~15_combout\);

-- Location: LCCOMB_X26_Y27_N18
\DMEM|muxA|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux23~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & ((\DMEM|muxA|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux23~13_combout\,
	datad => \DMEM|muxA|Mux23~15_combout\,
	combout => \DMEM|muxA|Mux23~16_combout\);

-- Location: LCCOMB_X26_Y27_N16
\DMEM|muxA|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux23~16_combout\ & (\DMEM|muxA|Mux23~18_combout\)) # (!\DMEM|muxA|Mux23~16_combout\ & ((\DMEM|muxA|Mux23~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux23~18_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux23~11_combout\,
	datad => \DMEM|muxA|Mux23~16_combout\,
	combout => \DMEM|muxA|Mux23~19_combout\);

-- Location: FF_X25_Y29_N17
\DMEM|register_loop[23].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(8));

-- Location: FF_X26_Y29_N27
\DMEM|register_loop[31].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(8));

-- Location: FF_X25_Y29_N23
\DMEM|register_loop[19].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(8));

-- Location: LCCOMB_X24_Y29_N14
\DMEM|register_loop[27].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X24_Y29_N15
\DMEM|register_loop[27].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(8));

-- Location: LCCOMB_X25_Y29_N22
\DMEM|muxA|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(8)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(8),
	datad => \DMEM|register_loop[27].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~7_combout\);

-- Location: LCCOMB_X26_Y29_N26
\DMEM|muxA|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux23~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(8)))) # (!\DMEM|muxA|Mux23~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(8))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(8),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~7_combout\,
	combout => \DMEM|muxA|Mux23~8_combout\);

-- Location: LCCOMB_X30_Y29_N16
\DMEM|register_loop[29].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X30_Y29_N17
\DMEM|register_loop[29].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(8));

-- Location: FF_X30_Y29_N11
\DMEM|register_loop[25].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(8));

-- Location: FF_X31_Y29_N23
\DMEM|register_loop[17].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(8));

-- Location: FF_X32_Y29_N5
\DMEM|register_loop[21].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(8));

-- Location: LCCOMB_X31_Y29_N22
\DMEM|muxA|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(8))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(8),
	datad => \DMEM|register_loop[21].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~0_combout\);

-- Location: LCCOMB_X30_Y29_N10
\DMEM|muxA|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux23~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(8))) # (!\DMEM|muxA|Mux23~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(8)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(8),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~0_combout\,
	combout => \DMEM|muxA|Mux23~1_combout\);

-- Location: LCCOMB_X32_Y25_N0
\DMEM|register_loop[24].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X32_Y25_N1
\DMEM|register_loop[24].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(8));

-- Location: FF_X31_Y25_N27
\DMEM|register_loop[28].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(8));

-- Location: FF_X31_Y25_N21
\DMEM|register_loop[16].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(8));

-- Location: LCCOMB_X32_Y25_N26
\DMEM|register_loop[20].register_inst|Q[8]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[8]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[8]~feeder_combout\);

-- Location: FF_X32_Y25_N27
\DMEM|register_loop[20].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[8]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(8));

-- Location: LCCOMB_X31_Y25_N20
\DMEM|muxA|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(8))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(8),
	datad => \DMEM|register_loop[20].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~4_combout\);

-- Location: LCCOMB_X31_Y25_N26
\DMEM|muxA|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux23~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(8)))) # (!\DMEM|muxA|Mux23~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(8))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(8),
	datac => \DMEM|register_loop[28].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~4_combout\,
	combout => \DMEM|muxA|Mux23~5_combout\);

-- Location: FF_X25_Y24_N25
\DMEM|register_loop[22].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(8));

-- Location: FF_X25_Y24_N11
\DMEM|register_loop[30].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(8));

-- Location: FF_X26_Y24_N23
\DMEM|register_loop[18].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(8));

-- Location: FF_X27_Y22_N3
\DMEM|register_loop[26].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(8));

-- Location: LCCOMB_X26_Y24_N22
\DMEM|muxA|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(8))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(8),
	datad => \DMEM|register_loop[26].register_inst|Q\(8),
	combout => \DMEM|muxA|Mux23~2_combout\);

-- Location: LCCOMB_X25_Y24_N10
\DMEM|muxA|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux23~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(8)))) # (!\DMEM|muxA|Mux23~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(8))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[22].register_inst|Q\(8),
	datac => \DMEM|register_loop[30].register_inst|Q\(8),
	datad => \DMEM|muxA|Mux23~2_combout\,
	combout => \DMEM|muxA|Mux23~3_combout\);

-- Location: LCCOMB_X25_Y25_N28
\DMEM|muxA|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux23~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux23~5_combout\,
	datad => \DMEM|muxA|Mux23~3_combout\,
	combout => \DMEM|muxA|Mux23~6_combout\);

-- Location: LCCOMB_X25_Y25_N30
\DMEM|muxA|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux23~6_combout\ & (\DMEM|muxA|Mux23~8_combout\)) # (!\DMEM|muxA|Mux23~6_combout\ & ((\DMEM|muxA|Mux23~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux23~8_combout\,
	datac => \DMEM|muxA|Mux23~1_combout\,
	datad => \DMEM|muxA|Mux23~6_combout\,
	combout => \DMEM|muxA|Mux23~9_combout\);

-- Location: LCCOMB_X25_Y26_N28
\DMEM|muxA|Mux23~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux23~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux23~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux23~19_combout\,
	datad => \DMEM|muxA|Mux23~9_combout\,
	combout => \DMEM|muxA|Mux23~20_combout\);

-- Location: FF_X25_Y26_N29
\DMEM|dataR_buffer|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux23~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(8));

-- Location: LCCOMB_X25_Y26_N10
\DMEM|dataR_Sel|dataR[8]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[8]~8_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(8))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux23~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|dataR_buffer|Q\(8),
	datac => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux23~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[8]~8_combout\);

-- Location: IOIBUF_X31_Y0_N15
\dataW[9]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(9),
	o => \dataW[9]~input_o\);

-- Location: LCCOMB_X31_Y28_N8
\DMEM|register_loop[0].register_inst|Q~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~10_combout\ = (\rst_ni~input_o\ & \dataW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[9]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~10_combout\);

-- Location: FF_X26_Y29_N1
\DMEM|register_loop[27].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(9));

-- Location: FF_X26_Y29_N7
\DMEM|register_loop[31].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(9));

-- Location: FF_X25_Y29_N15
\DMEM|register_loop[19].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(9));

-- Location: FF_X25_Y29_N29
\DMEM|register_loop[23].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(9));

-- Location: LCCOMB_X25_Y29_N14
\DMEM|muxA|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(9))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(9),
	datad => \DMEM|register_loop[23].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~7_combout\);

-- Location: LCCOMB_X26_Y29_N6
\DMEM|muxA|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux22~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(9)))) # (!\DMEM|muxA|Mux22~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(9))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(9),
	datac => \DMEM|register_loop[31].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~7_combout\,
	combout => \DMEM|muxA|Mux22~8_combout\);

-- Location: FF_X31_Y28_N29
\DMEM|register_loop[21].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(9));

-- Location: FF_X32_Y28_N15
\DMEM|register_loop[29].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(9));

-- Location: FF_X32_Y28_N21
\DMEM|register_loop[17].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(9));

-- Location: FF_X31_Y28_N19
\DMEM|register_loop[25].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(9));

-- Location: LCCOMB_X32_Y28_N20
\DMEM|muxA|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(9)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(9),
	datad => \DMEM|register_loop[25].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~2_combout\);

-- Location: LCCOMB_X32_Y28_N14
\DMEM|muxA|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux22~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(9)))) # (!\DMEM|muxA|Mux22~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(9))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(9),
	datac => \DMEM|register_loop[29].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~2_combout\,
	combout => \DMEM|muxA|Mux22~3_combout\);

-- Location: FF_X32_Y25_N17
\DMEM|register_loop[20].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(9));

-- Location: FF_X31_Y25_N3
\DMEM|register_loop[28].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(9));

-- Location: FF_X31_Y25_N1
\DMEM|register_loop[16].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(9));

-- Location: FF_X32_Y25_N7
\DMEM|register_loop[24].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(9));

-- Location: LCCOMB_X31_Y25_N0
\DMEM|muxA|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(9)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(9),
	datad => \DMEM|register_loop[24].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~4_combout\);

-- Location: LCCOMB_X31_Y25_N2
\DMEM|muxA|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux22~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(9)))) # (!\DMEM|muxA|Mux22~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(9))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(9),
	datac => \DMEM|register_loop[28].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~4_combout\,
	combout => \DMEM|muxA|Mux22~5_combout\);

-- Location: LCCOMB_X29_Y26_N22
\DMEM|muxA|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux22~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux22~3_combout\,
	datad => \DMEM|muxA|Mux22~5_combout\,
	combout => \DMEM|muxA|Mux22~6_combout\);

-- Location: FF_X27_Y23_N7
\DMEM|register_loop[30].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(9));

-- Location: FF_X26_Y23_N11
\DMEM|register_loop[26].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(9));

-- Location: FF_X26_Y22_N1
\DMEM|register_loop[18].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(9));

-- Location: LCCOMB_X25_Y22_N8
\DMEM|register_loop[22].register_inst|Q[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[9]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[9]~feeder_combout\);

-- Location: FF_X25_Y22_N9
\DMEM|register_loop[22].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[9]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(9));

-- Location: LCCOMB_X26_Y22_N0
\DMEM|muxA|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(9)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(9),
	datad => \DMEM|register_loop[22].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~0_combout\);

-- Location: LCCOMB_X26_Y23_N10
\DMEM|muxA|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux22~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(9))) # (!\DMEM|muxA|Mux22~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(9)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(9),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~0_combout\,
	combout => \DMEM|muxA|Mux22~1_combout\);

-- Location: LCCOMB_X29_Y26_N20
\DMEM|muxA|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux22~6_combout\ & (\DMEM|muxA|Mux22~8_combout\)) # (!\DMEM|muxA|Mux22~6_combout\ & ((\DMEM|muxA|Mux22~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux22~8_combout\,
	datac => \DMEM|muxA|Mux22~6_combout\,
	datad => \DMEM|muxA|Mux22~1_combout\,
	combout => \DMEM|muxA|Mux22~9_combout\);

-- Location: FF_X29_Y30_N25
\DMEM|register_loop[15].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(9));

-- Location: FF_X29_Y30_N31
\DMEM|register_loop[13].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(9));

-- Location: FF_X28_Y30_N21
\DMEM|register_loop[12].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(9));

-- Location: LCCOMB_X27_Y30_N12
\DMEM|register_loop[14].register_inst|Q[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[9]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[9]~feeder_combout\);

-- Location: FF_X27_Y30_N13
\DMEM|register_loop[14].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[9]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(9));

-- Location: LCCOMB_X28_Y30_N20
\DMEM|muxA|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(9))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(9),
	datad => \DMEM|register_loop[14].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~17_combout\);

-- Location: LCCOMB_X29_Y30_N30
\DMEM|muxA|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux22~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(9))) # (!\DMEM|muxA|Mux22~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(9)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(9),
	datac => \DMEM|register_loop[13].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~17_combout\,
	combout => \DMEM|muxA|Mux22~18_combout\);

-- Location: FF_X29_Y23_N3
\DMEM|register_loop[11].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(9));

-- Location: FF_X30_Y23_N15
\DMEM|register_loop[10].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(9));

-- Location: FF_X29_Y23_N29
\DMEM|register_loop[8].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(9));

-- Location: LCCOMB_X28_Y23_N12
\DMEM|register_loop[9].register_inst|Q[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[9]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[9]~feeder_combout\);

-- Location: FF_X28_Y23_N13
\DMEM|register_loop[9].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[9]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(9));

-- Location: LCCOMB_X29_Y23_N28
\DMEM|muxA|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(9))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(9),
	datad => \DMEM|register_loop[9].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~10_combout\);

-- Location: LCCOMB_X30_Y23_N14
\DMEM|muxA|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux22~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(9))) # (!\DMEM|muxA|Mux22~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(9)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(9),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~10_combout\,
	combout => \DMEM|muxA|Mux22~11_combout\);

-- Location: FF_X30_Y25_N17
\DMEM|register_loop[2].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(9));

-- Location: FF_X29_Y26_N5
\DMEM|register_loop[3].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(9));

-- Location: FF_X29_Y26_N7
\DMEM|register_loop[0].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(9));

-- Location: FF_X28_Y25_N11
\DMEM|register_loop[1].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(9));

-- Location: LCCOMB_X29_Y26_N6
\DMEM|muxA|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(9)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(9),
	datad => \DMEM|register_loop[1].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~14_combout\);

-- Location: LCCOMB_X29_Y26_N4
\DMEM|muxA|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux22~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(9)))) # (!\DMEM|muxA|Mux22~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(9))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(9),
	datac => \DMEM|register_loop[3].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~14_combout\,
	combout => \DMEM|muxA|Mux22~15_combout\);

-- Location: LCCOMB_X21_Y24_N8
\DMEM|register_loop[5].register_inst|Q[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[9]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[9]~feeder_combout\);

-- Location: FF_X21_Y24_N9
\DMEM|register_loop[5].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[9]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(9));

-- Location: FF_X22_Y24_N31
\DMEM|register_loop[7].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(9));

-- Location: FF_X22_Y24_N13
\DMEM|register_loop[4].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(9));

-- Location: LCCOMB_X23_Y24_N18
\DMEM|register_loop[6].register_inst|Q[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[9]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~10_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[9]~feeder_combout\);

-- Location: FF_X23_Y24_N19
\DMEM|register_loop[6].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[9]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(9));

-- Location: LCCOMB_X22_Y24_N12
\DMEM|muxA|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(9))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(9),
	datad => \DMEM|register_loop[6].register_inst|Q\(9),
	combout => \DMEM|muxA|Mux22~12_combout\);

-- Location: LCCOMB_X22_Y24_N30
\DMEM|muxA|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux22~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(9)))) # (!\DMEM|muxA|Mux22~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(9))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(9),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(9),
	datad => \DMEM|muxA|Mux22~12_combout\,
	combout => \DMEM|muxA|Mux22~13_combout\);

-- Location: LCCOMB_X29_Y26_N18
\DMEM|muxA|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux22~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux22~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux22~15_combout\,
	datad => \DMEM|muxA|Mux22~13_combout\,
	combout => \DMEM|muxA|Mux22~16_combout\);

-- Location: LCCOMB_X29_Y26_N12
\DMEM|muxA|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux22~16_combout\ & (\DMEM|muxA|Mux22~18_combout\)) # (!\DMEM|muxA|Mux22~16_combout\ & ((\DMEM|muxA|Mux22~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux22~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux22~11_combout\,
	datad => \DMEM|muxA|Mux22~16_combout\,
	combout => \DMEM|muxA|Mux22~19_combout\);

-- Location: LCCOMB_X25_Y26_N16
\DMEM|muxA|Mux22~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux22~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux22~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux22~9_combout\,
	datad => \DMEM|muxA|Mux22~19_combout\,
	combout => \DMEM|muxA|Mux22~20_combout\);

-- Location: FF_X25_Y26_N17
\DMEM|dataR_buffer|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux22~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(9));

-- Location: LCCOMB_X26_Y30_N22
\DMEM|dataR_Sel|dataR[9]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[9]~9_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(9)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux22~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux22~20_combout\,
	datab => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(9),
	combout => \DMEM|dataR_Sel|dataR[9]~9_combout\);

-- Location: IOIBUF_X14_Y41_N8
\dataW[10]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(10),
	o => \dataW[10]~input_o\);

-- Location: LCCOMB_X23_Y29_N16
\DMEM|register_loop[0].register_inst|Q~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~11_combout\ = (\dataW[10]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dataW[10]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~11_combout\);

-- Location: FF_X28_Y25_N5
\DMEM|register_loop[1].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(10));

-- Location: FF_X31_Y27_N15
\DMEM|register_loop[3].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(10));

-- Location: FF_X29_Y25_N29
\DMEM|register_loop[0].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(10));

-- Location: LCCOMB_X30_Y25_N22
\DMEM|register_loop[2].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X30_Y25_N23
\DMEM|register_loop[2].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(10));

-- Location: LCCOMB_X29_Y25_N28
\DMEM|muxA|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(10)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(10),
	datad => \DMEM|register_loop[2].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~14_combout\);

-- Location: LCCOMB_X31_Y27_N14
\DMEM|muxA|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux21~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(10)))) # (!\DMEM|muxA|Mux21~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(10))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(10),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~14_combout\,
	combout => \DMEM|muxA|Mux21~15_combout\);

-- Location: LCCOMB_X30_Y22_N0
\DMEM|register_loop[9].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X30_Y22_N1
\DMEM|register_loop[9].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(10));

-- Location: FF_X31_Y22_N3
\DMEM|register_loop[11].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(10));

-- Location: FF_X31_Y22_N1
\DMEM|register_loop[8].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(10));

-- Location: FF_X32_Y22_N29
\DMEM|register_loop[10].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(10));

-- Location: LCCOMB_X31_Y22_N0
\DMEM|muxA|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(10))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(10),
	datad => \DMEM|register_loop[10].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~12_combout\);

-- Location: LCCOMB_X31_Y22_N2
\DMEM|muxA|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux21~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(10)))) # (!\DMEM|muxA|Mux21~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(10))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(10),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~12_combout\,
	combout => \DMEM|muxA|Mux21~13_combout\);

-- Location: LCCOMB_X31_Y27_N24
\DMEM|muxA|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux21~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux21~15_combout\,
	datad => \DMEM|muxA|Mux21~13_combout\,
	combout => \DMEM|muxA|Mux21~16_combout\);

-- Location: LCCOMB_X23_Y29_N20
\DMEM|register_loop[15].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X23_Y29_N21
\DMEM|register_loop[15].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(10));

-- Location: FF_X27_Y29_N13
\DMEM|register_loop[14].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(10));

-- Location: FF_X28_Y29_N5
\DMEM|register_loop[12].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(10));

-- Location: LCCOMB_X23_Y29_N26
\DMEM|register_loop[13].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X23_Y29_N27
\DMEM|register_loop[13].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(10));

-- Location: LCCOMB_X28_Y29_N4
\DMEM|muxA|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(10)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(10),
	datad => \DMEM|register_loop[13].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~17_combout\);

-- Location: LCCOMB_X27_Y29_N12
\DMEM|muxA|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux21~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(10))) # (!\DMEM|muxA|Mux21~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(10)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(10),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[14].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~17_combout\,
	combout => \DMEM|muxA|Mux21~18_combout\);

-- Location: LCCOMB_X22_Y24_N14
\DMEM|register_loop[7].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X22_Y24_N15
\DMEM|register_loop[7].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(10));

-- Location: FF_X23_Y24_N25
\DMEM|register_loop[6].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(10));

-- Location: FF_X22_Y24_N29
\DMEM|register_loop[4].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(10));

-- Location: LCCOMB_X21_Y24_N30
\DMEM|register_loop[5].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X21_Y24_N31
\DMEM|register_loop[5].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y24_N28
\DMEM|muxA|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(10)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(10),
	datad => \DMEM|register_loop[5].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~10_combout\);

-- Location: LCCOMB_X23_Y24_N24
\DMEM|muxA|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux21~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(10))) # (!\DMEM|muxA|Mux21~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(10)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(10),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~10_combout\,
	combout => \DMEM|muxA|Mux21~11_combout\);

-- Location: LCCOMB_X31_Y27_N26
\DMEM|muxA|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux21~16_combout\ & (\DMEM|muxA|Mux21~18_combout\)) # (!\DMEM|muxA|Mux21~16_combout\ & ((\DMEM|muxA|Mux21~11_combout\))))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux21~16_combout\,
	datac => \DMEM|muxA|Mux21~18_combout\,
	datad => \DMEM|muxA|Mux21~11_combout\,
	combout => \DMEM|muxA|Mux21~19_combout\);

-- Location: FF_X24_Y27_N27
\DMEM|register_loop[19].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(10));

-- Location: FF_X25_Y27_N5
\DMEM|register_loop[27].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(10));

-- Location: LCCOMB_X24_Y27_N26
\DMEM|muxA|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(10)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(10),
	datad => \DMEM|register_loop[27].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~7_combout\);

-- Location: FF_X25_Y27_N7
\DMEM|register_loop[31].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(10));

-- Location: FF_X24_Y27_N21
\DMEM|register_loop[23].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(10));

-- Location: LCCOMB_X25_Y27_N6
\DMEM|muxA|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~8_combout\ = (\DMEM|muxA|Mux21~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(10))) # (!\addr[2]~input_o\))) # (!\DMEM|muxA|Mux21~7_combout\ & (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux21~7_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(10),
	datad => \DMEM|register_loop[23].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~8_combout\);

-- Location: LCCOMB_X29_Y29_N2
\DMEM|register_loop[29].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X29_Y29_N3
\DMEM|register_loop[29].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(10));

-- Location: FF_X30_Y29_N19
\DMEM|register_loop[25].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(10));

-- Location: FF_X31_Y29_N17
\DMEM|register_loop[17].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(10));

-- Location: FF_X32_Y29_N19
\DMEM|register_loop[21].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(10));

-- Location: LCCOMB_X31_Y29_N16
\DMEM|muxA|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(10))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(10),
	datad => \DMEM|register_loop[21].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~0_combout\);

-- Location: LCCOMB_X30_Y29_N18
\DMEM|muxA|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux21~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(10))) # (!\DMEM|muxA|Mux21~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(10)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(10),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~0_combout\,
	combout => \DMEM|muxA|Mux21~1_combout\);

-- Location: LCCOMB_X32_Y26_N4
\DMEM|register_loop[24].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X32_Y26_N5
\DMEM|register_loop[24].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(10));

-- Location: FF_X31_Y26_N7
\DMEM|register_loop[28].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(10));

-- Location: FF_X31_Y26_N13
\DMEM|register_loop[16].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(10));

-- Location: LCCOMB_X32_Y26_N6
\DMEM|register_loop[20].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X32_Y26_N7
\DMEM|register_loop[20].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(10));

-- Location: LCCOMB_X31_Y26_N12
\DMEM|muxA|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(10))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(10),
	datad => \DMEM|register_loop[20].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~4_combout\);

-- Location: LCCOMB_X31_Y26_N6
\DMEM|muxA|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux21~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(10)))) # (!\DMEM|muxA|Mux21~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(10))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(10),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~4_combout\,
	combout => \DMEM|muxA|Mux21~5_combout\);

-- Location: LCCOMB_X29_Y24_N12
\DMEM|register_loop[22].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X29_Y24_N13
\DMEM|register_loop[22].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(10));

-- Location: FF_X25_Y24_N5
\DMEM|register_loop[30].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(10));

-- Location: FF_X26_Y24_N5
\DMEM|register_loop[18].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(10));

-- Location: LCCOMB_X27_Y22_N0
\DMEM|register_loop[26].register_inst|Q[10]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[10]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~11_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[10]~feeder_combout\);

-- Location: FF_X27_Y22_N1
\DMEM|register_loop[26].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[10]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(10));

-- Location: LCCOMB_X26_Y24_N4
\DMEM|muxA|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(10))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(10),
	datad => \DMEM|register_loop[26].register_inst|Q\(10),
	combout => \DMEM|muxA|Mux21~2_combout\);

-- Location: LCCOMB_X25_Y24_N4
\DMEM|muxA|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux21~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(10)))) # (!\DMEM|muxA|Mux21~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(10))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(10),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(10),
	datad => \DMEM|muxA|Mux21~2_combout\,
	combout => \DMEM|muxA|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y27_N10
\DMEM|muxA|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux21~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux21~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux21~5_combout\,
	datad => \DMEM|muxA|Mux21~3_combout\,
	combout => \DMEM|muxA|Mux21~6_combout\);

-- Location: LCCOMB_X26_Y27_N24
\DMEM|muxA|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux21~6_combout\ & (\DMEM|muxA|Mux21~8_combout\)) # (!\DMEM|muxA|Mux21~6_combout\ & ((\DMEM|muxA|Mux21~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux21~8_combout\,
	datac => \DMEM|muxA|Mux21~1_combout\,
	datad => \DMEM|muxA|Mux21~6_combout\,
	combout => \DMEM|muxA|Mux21~9_combout\);

-- Location: LCCOMB_X31_Y27_N20
\DMEM|muxA|Mux21~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux21~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux21~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux21~19_combout\,
	datad => \DMEM|muxA|Mux21~9_combout\,
	combout => \DMEM|muxA|Mux21~20_combout\);

-- Location: FF_X31_Y27_N21
\DMEM|dataR_buffer|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux21~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(10));

-- Location: LCCOMB_X31_Y27_N12
\DMEM|dataR_Sel|dataR[10]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[10]~10_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(10))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux21~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(10),
	datab => \DMEM|muxA|Mux21~20_combout\,
	datad => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[10]~10_combout\);

-- Location: IOIBUF_X52_Y30_N8
\dataW[11]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(11),
	o => \dataW[11]~input_o\);

-- Location: LCCOMB_X31_Y30_N10
\DMEM|register_loop[0].register_inst|Q~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~12_combout\ = (\rst_ni~input_o\ & \dataW[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[11]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~12_combout\);

-- Location: FF_X25_Y27_N9
\DMEM|register_loop[27].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(11));

-- Location: FF_X25_Y27_N27
\DMEM|register_loop[31].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(11));

-- Location: FF_X24_Y27_N31
\DMEM|register_loop[19].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(11));

-- Location: FF_X24_Y27_N29
\DMEM|register_loop[23].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(11));

-- Location: LCCOMB_X24_Y27_N30
\DMEM|muxA|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(11))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(11),
	datad => \DMEM|register_loop[23].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~7_combout\);

-- Location: LCCOMB_X25_Y27_N26
\DMEM|muxA|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux20~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(11)))) # (!\DMEM|muxA|Mux20~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(11))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(11),
	datac => \DMEM|register_loop[31].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~7_combout\,
	combout => \DMEM|muxA|Mux20~8_combout\);

-- Location: FF_X31_Y28_N1
\DMEM|register_loop[21].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(11));

-- Location: FF_X32_Y28_N11
\DMEM|register_loop[29].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(11));

-- Location: FF_X32_Y28_N17
\DMEM|register_loop[17].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(11));

-- Location: FF_X31_Y28_N11
\DMEM|register_loop[25].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(11));

-- Location: LCCOMB_X32_Y28_N16
\DMEM|muxA|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(11)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(11),
	datad => \DMEM|register_loop[25].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~2_combout\);

-- Location: LCCOMB_X32_Y28_N10
\DMEM|muxA|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux20~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(11)))) # (!\DMEM|muxA|Mux20~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(11))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(11),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~2_combout\,
	combout => \DMEM|muxA|Mux20~3_combout\);

-- Location: LCCOMB_X32_Y26_N8
\DMEM|register_loop[20].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X32_Y26_N9
\DMEM|register_loop[20].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(11));

-- Location: FF_X31_Y26_N27
\DMEM|register_loop[28].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(11));

-- Location: LCCOMB_X32_Y26_N30
\DMEM|register_loop[24].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X32_Y26_N31
\DMEM|register_loop[24].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(11));

-- Location: FF_X31_Y26_N9
\DMEM|register_loop[16].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(11));

-- Location: LCCOMB_X31_Y26_N8
\DMEM|muxA|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~4_combout\ = (\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(11)) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\DMEM|register_loop[16].register_inst|Q\(11) & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(11),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(11),
	datad => \addr[2]~input_o\,
	combout => \DMEM|muxA|Mux20~4_combout\);

-- Location: LCCOMB_X31_Y26_N26
\DMEM|muxA|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux20~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(11)))) # (!\DMEM|muxA|Mux20~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(11))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(11),
	datac => \DMEM|register_loop[28].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~4_combout\,
	combout => \DMEM|muxA|Mux20~5_combout\);

-- Location: LCCOMB_X31_Y27_N4
\DMEM|muxA|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~6_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux20~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux20~3_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \DMEM|muxA|Mux20~5_combout\,
	combout => \DMEM|muxA|Mux20~6_combout\);

-- Location: FF_X26_Y22_N17
\DMEM|register_loop[30].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(11));

-- Location: FF_X27_Y22_N27
\DMEM|register_loop[26].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(11));

-- Location: FF_X26_Y22_N3
\DMEM|register_loop[18].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(11));

-- Location: LCCOMB_X25_Y22_N10
\DMEM|register_loop[22].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X25_Y22_N11
\DMEM|register_loop[22].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(11));

-- Location: LCCOMB_X26_Y22_N2
\DMEM|muxA|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(11)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(11),
	datad => \DMEM|register_loop[22].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~0_combout\);

-- Location: LCCOMB_X27_Y22_N26
\DMEM|muxA|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux20~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(11))) # (!\DMEM|muxA|Mux20~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(11)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(11),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~0_combout\,
	combout => \DMEM|muxA|Mux20~1_combout\);

-- Location: LCCOMB_X31_Y27_N22
\DMEM|muxA|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux20~6_combout\ & (\DMEM|muxA|Mux20~8_combout\)) # (!\DMEM|muxA|Mux20~6_combout\ & ((\DMEM|muxA|Mux20~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux20~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux20~6_combout\,
	datad => \DMEM|muxA|Mux20~1_combout\,
	combout => \DMEM|muxA|Mux20~9_combout\);

-- Location: LCCOMB_X31_Y22_N18
\DMEM|register_loop[11].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X31_Y22_N19
\DMEM|register_loop[11].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(11));

-- Location: FF_X30_Y22_N27
\DMEM|register_loop[10].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(11));

-- Location: FF_X31_Y22_N25
\DMEM|register_loop[8].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(11));

-- Location: FF_X30_Y22_N21
\DMEM|register_loop[9].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(11));

-- Location: LCCOMB_X31_Y22_N24
\DMEM|muxA|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(11)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(11),
	datad => \DMEM|register_loop[9].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~10_combout\);

-- Location: LCCOMB_X30_Y22_N26
\DMEM|muxA|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux20~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(11))) # (!\DMEM|muxA|Mux20~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(11)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[11].register_inst|Q\(11),
	datac => \DMEM|register_loop[10].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~10_combout\,
	combout => \DMEM|muxA|Mux20~11_combout\);

-- Location: LCCOMB_X31_Y30_N0
\DMEM|register_loop[15].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X31_Y30_N1
\DMEM|register_loop[15].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(11));

-- Location: FF_X31_Y30_N3
\DMEM|register_loop[13].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(11));

-- Location: FF_X27_Y30_N31
\DMEM|register_loop[12].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(11));

-- Location: FF_X26_Y30_N21
\DMEM|register_loop[14].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(11));

-- Location: LCCOMB_X27_Y30_N30
\DMEM|muxA|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(11))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(11),
	datad => \DMEM|register_loop[14].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~17_combout\);

-- Location: LCCOMB_X31_Y30_N2
\DMEM|muxA|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux20~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(11))) # (!\DMEM|muxA|Mux20~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(11)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(11),
	datac => \DMEM|register_loop[13].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~17_combout\,
	combout => \DMEM|muxA|Mux20~18_combout\);

-- Location: FF_X30_Y27_N13
\DMEM|register_loop[2].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(11));

-- Location: FF_X31_Y27_N9
\DMEM|register_loop[3].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(11));

-- Location: FF_X30_Y27_N15
\DMEM|register_loop[0].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(11));

-- Location: LCCOMB_X28_Y25_N22
\DMEM|register_loop[1].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X28_Y25_N23
\DMEM|register_loop[1].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(11));

-- Location: LCCOMB_X30_Y27_N14
\DMEM|muxA|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(11)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(11),
	datad => \DMEM|register_loop[1].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~14_combout\);

-- Location: LCCOMB_X31_Y27_N8
\DMEM|muxA|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux20~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(11)))) # (!\DMEM|muxA|Mux20~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(11))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(11),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~14_combout\,
	combout => \DMEM|muxA|Mux20~15_combout\);

-- Location: FF_X24_Y24_N13
\DMEM|register_loop[5].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(11));

-- Location: FF_X24_Y24_N3
\DMEM|register_loop[7].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(11));

-- Location: FF_X23_Y24_N9
\DMEM|register_loop[4].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(11));

-- Location: LCCOMB_X23_Y24_N10
\DMEM|register_loop[6].register_inst|Q[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[11]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~12_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[11]~feeder_combout\);

-- Location: FF_X23_Y24_N11
\DMEM|register_loop[6].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[11]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(11));

-- Location: LCCOMB_X23_Y24_N8
\DMEM|muxA|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(11)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(11),
	datad => \DMEM|register_loop[6].register_inst|Q\(11),
	combout => \DMEM|muxA|Mux20~12_combout\);

-- Location: LCCOMB_X24_Y24_N2
\DMEM|muxA|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux20~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(11)))) # (!\DMEM|muxA|Mux20~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(11))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(11),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(11),
	datad => \DMEM|muxA|Mux20~12_combout\,
	combout => \DMEM|muxA|Mux20~13_combout\);

-- Location: LCCOMB_X31_Y27_N18
\DMEM|muxA|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux20~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux20~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux20~15_combout\,
	datad => \DMEM|muxA|Mux20~13_combout\,
	combout => \DMEM|muxA|Mux20~16_combout\);

-- Location: LCCOMB_X31_Y27_N16
\DMEM|muxA|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux20~16_combout\ & ((\DMEM|muxA|Mux20~18_combout\))) # (!\DMEM|muxA|Mux20~16_combout\ & (\DMEM|muxA|Mux20~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux20~11_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux20~18_combout\,
	datad => \DMEM|muxA|Mux20~16_combout\,
	combout => \DMEM|muxA|Mux20~19_combout\);

-- Location: LCCOMB_X31_Y27_N2
\DMEM|muxA|Mux20~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux20~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux20~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux20~9_combout\,
	datad => \DMEM|muxA|Mux20~19_combout\,
	combout => \DMEM|muxA|Mux20~20_combout\);

-- Location: FF_X31_Y27_N3
\DMEM|dataR_buffer|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux20~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(11));

-- Location: LCCOMB_X31_Y27_N6
\DMEM|dataR_Sel|dataR[11]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[11]~11_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(11))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux20~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemRW~input_o\,
	datac => \DMEM|dataR_buffer|Q\(11),
	datad => \DMEM|muxA|Mux20~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[11]~11_combout\);

-- Location: IOIBUF_X14_Y41_N1
\dataW[12]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(12),
	o => \dataW[12]~input_o\);

-- Location: LCCOMB_X23_Y27_N8
\DMEM|register_loop[0].register_inst|Q~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~13_combout\ = (\dataW[12]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataW[12]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~13_combout\);

-- Location: FF_X31_Y28_N27
\DMEM|register_loop[21].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(12));

-- Location: LCCOMB_X32_Y28_N4
\DMEM|register_loop[17].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[17].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[17].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X32_Y28_N5
\DMEM|register_loop[17].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[17].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(12));

-- Location: LCCOMB_X31_Y28_N26
\DMEM|muxA|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(12))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & ((\DMEM|register_loop[17].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[21].register_inst|Q\(12),
	datad => \DMEM|register_loop[17].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~0_combout\);

-- Location: FF_X31_Y28_N17
\DMEM|register_loop[25].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(12));

-- Location: LCCOMB_X32_Y28_N26
\DMEM|register_loop[29].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X32_Y28_N27
\DMEM|register_loop[29].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(12));

-- Location: LCCOMB_X31_Y28_N16
\DMEM|muxA|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~1_combout\ = (\DMEM|muxA|Mux19~0_combout\ & (((\DMEM|register_loop[29].register_inst|Q\(12))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux19~0_combout\ & (\addr[3]~input_o\ & (\DMEM|register_loop[25].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux19~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(12),
	datad => \DMEM|register_loop[29].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~1_combout\);

-- Location: LCCOMB_X24_Y27_N12
\DMEM|register_loop[23].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X24_Y27_N13
\DMEM|register_loop[23].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(12));

-- Location: FF_X25_Y27_N3
\DMEM|register_loop[31].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(12));

-- Location: FF_X25_Y27_N17
\DMEM|register_loop[27].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(12));

-- Location: LCCOMB_X24_Y27_N18
\DMEM|register_loop[19].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[19].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[19].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X24_Y27_N19
\DMEM|register_loop[19].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[19].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(12));

-- Location: LCCOMB_X25_Y27_N16
\DMEM|muxA|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~7_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[27].register_inst|Q\(12))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & ((\DMEM|register_loop[19].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[27].register_inst|Q\(12),
	datad => \DMEM|register_loop[19].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~7_combout\);

-- Location: LCCOMB_X25_Y27_N2
\DMEM|muxA|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux19~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(12)))) # (!\DMEM|muxA|Mux19~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(12))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(12),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~7_combout\,
	combout => \DMEM|muxA|Mux19~8_combout\);

-- Location: LCCOMB_X25_Y22_N16
\DMEM|register_loop[22].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X25_Y22_N17
\DMEM|register_loop[22].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(12));

-- Location: FF_X26_Y22_N21
\DMEM|register_loop[30].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(12));

-- Location: FF_X26_Y22_N11
\DMEM|register_loop[18].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(12));

-- Location: LCCOMB_X25_Y22_N18
\DMEM|register_loop[26].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X25_Y22_N19
\DMEM|register_loop[26].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(12));

-- Location: LCCOMB_X26_Y22_N10
\DMEM|muxA|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(12))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(12),
	datad => \DMEM|register_loop[26].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~2_combout\);

-- Location: LCCOMB_X26_Y22_N20
\DMEM|muxA|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux19~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(12)))) # (!\DMEM|muxA|Mux19~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(12))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(12),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~2_combout\,
	combout => \DMEM|muxA|Mux19~3_combout\);

-- Location: LCCOMB_X32_Y26_N20
\DMEM|register_loop[24].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X32_Y26_N21
\DMEM|register_loop[24].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(12));

-- Location: FF_X31_Y26_N5
\DMEM|register_loop[16].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(12));

-- Location: LCCOMB_X32_Y26_N10
\DMEM|register_loop[20].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X32_Y26_N11
\DMEM|register_loop[20].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(12));

-- Location: LCCOMB_X31_Y26_N4
\DMEM|muxA|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(12))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(12),
	datad => \DMEM|register_loop[20].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~4_combout\);

-- Location: FF_X31_Y26_N15
\DMEM|register_loop[28].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(12));

-- Location: LCCOMB_X31_Y26_N14
\DMEM|muxA|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~5_combout\ = (\DMEM|muxA|Mux19~4_combout\ & (((\DMEM|register_loop[28].register_inst|Q\(12)) # (!\addr[3]~input_o\)))) # (!\DMEM|muxA|Mux19~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(12) & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(12),
	datab => \DMEM|muxA|Mux19~4_combout\,
	datac => \DMEM|register_loop[28].register_inst|Q\(12),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux19~5_combout\);

-- Location: LCCOMB_X30_Y27_N0
\DMEM|muxA|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux19~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux19~3_combout\,
	datad => \DMEM|muxA|Mux19~5_combout\,
	combout => \DMEM|muxA|Mux19~6_combout\);

-- Location: LCCOMB_X30_Y27_N6
\DMEM|muxA|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux19~6_combout\ & ((\DMEM|muxA|Mux19~8_combout\))) # (!\DMEM|muxA|Mux19~6_combout\ & (\DMEM|muxA|Mux19~1_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux19~1_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux19~8_combout\,
	datad => \DMEM|muxA|Mux19~6_combout\,
	combout => \DMEM|muxA|Mux19~9_combout\);

-- Location: LCCOMB_X23_Y29_N28
\DMEM|register_loop[15].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X23_Y29_N29
\DMEM|register_loop[15].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(12));

-- Location: FF_X27_Y29_N27
\DMEM|register_loop[14].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(12));

-- Location: FF_X24_Y29_N17
\DMEM|register_loop[12].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(12));

-- Location: LCCOMB_X23_Y29_N14
\DMEM|register_loop[13].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X23_Y29_N15
\DMEM|register_loop[13].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(12));

-- Location: LCCOMB_X24_Y29_N16
\DMEM|muxA|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[13].register_inst|Q\(12))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(12),
	datad => \DMEM|register_loop[13].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~17_combout\);

-- Location: LCCOMB_X27_Y29_N26
\DMEM|muxA|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux19~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(12))) # (!\DMEM|muxA|Mux19~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(12)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(12),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[14].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~17_combout\,
	combout => \DMEM|muxA|Mux19~18_combout\);

-- Location: LCCOMB_X25_Y30_N0
\DMEM|register_loop[7].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X25_Y30_N1
\DMEM|register_loop[7].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(12));

-- Location: FF_X24_Y30_N1
\DMEM|register_loop[6].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(12));

-- Location: FF_X23_Y27_N15
\DMEM|register_loop[4].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(12));

-- Location: FF_X22_Y27_N29
\DMEM|register_loop[5].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(12));

-- Location: LCCOMB_X23_Y27_N14
\DMEM|muxA|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(12))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(12),
	datad => \DMEM|register_loop[5].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~10_combout\);

-- Location: LCCOMB_X24_Y30_N0
\DMEM|muxA|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux19~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(12))) # (!\DMEM|muxA|Mux19~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(12)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[7].register_inst|Q\(12),
	datac => \DMEM|register_loop[6].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~10_combout\,
	combout => \DMEM|muxA|Mux19~11_combout\);

-- Location: LCCOMB_X30_Y22_N22
\DMEM|register_loop[9].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X30_Y22_N23
\DMEM|register_loop[9].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(12));

-- Location: FF_X31_Y22_N11
\DMEM|register_loop[11].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(12));

-- Location: FF_X31_Y22_N29
\DMEM|register_loop[8].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(12));

-- Location: LCCOMB_X32_Y22_N6
\DMEM|register_loop[10].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X32_Y22_N7
\DMEM|register_loop[10].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(12));

-- Location: LCCOMB_X31_Y22_N28
\DMEM|muxA|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(12))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(12),
	datad => \DMEM|register_loop[10].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~12_combout\);

-- Location: LCCOMB_X31_Y22_N10
\DMEM|muxA|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux19~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(12)))) # (!\DMEM|muxA|Mux19~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(12))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[9].register_inst|Q\(12),
	datac => \DMEM|register_loop[11].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~12_combout\,
	combout => \DMEM|muxA|Mux19~13_combout\);

-- Location: LCCOMB_X28_Y25_N8
\DMEM|register_loop[1].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X28_Y25_N9
\DMEM|register_loop[1].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(12));

-- Location: FF_X28_Y25_N3
\DMEM|register_loop[3].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(12));

-- Location: FF_X30_Y27_N19
\DMEM|register_loop[0].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(12));

-- Location: LCCOMB_X30_Y27_N20
\DMEM|register_loop[2].register_inst|Q[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[12]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~13_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[12]~feeder_combout\);

-- Location: FF_X30_Y27_N21
\DMEM|register_loop[2].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[12]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(12));

-- Location: LCCOMB_X30_Y27_N18
\DMEM|muxA|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(12))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(12),
	datad => \DMEM|register_loop[2].register_inst|Q\(12),
	combout => \DMEM|muxA|Mux19~14_combout\);

-- Location: LCCOMB_X28_Y25_N2
\DMEM|muxA|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux19~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(12)))) # (!\DMEM|muxA|Mux19~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(12))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(12),
	datac => \DMEM|register_loop[3].register_inst|Q\(12),
	datad => \DMEM|muxA|Mux19~14_combout\,
	combout => \DMEM|muxA|Mux19~15_combout\);

-- Location: LCCOMB_X31_Y27_N10
\DMEM|muxA|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\DMEM|muxA|Mux19~13_combout\)) # (!\addr[3]~input_o\ & ((\DMEM|muxA|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux19~13_combout\,
	datad => \DMEM|muxA|Mux19~15_combout\,
	combout => \DMEM|muxA|Mux19~16_combout\);

-- Location: LCCOMB_X31_Y27_N0
\DMEM|muxA|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux19~16_combout\ & (\DMEM|muxA|Mux19~18_combout\)) # (!\DMEM|muxA|Mux19~16_combout\ & ((\DMEM|muxA|Mux19~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux19~18_combout\,
	datac => \DMEM|muxA|Mux19~11_combout\,
	datad => \DMEM|muxA|Mux19~16_combout\,
	combout => \DMEM|muxA|Mux19~19_combout\);

-- Location: LCCOMB_X31_Y27_N28
\DMEM|muxA|Mux19~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux19~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux19~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux19~9_combout\,
	datad => \DMEM|muxA|Mux19~19_combout\,
	combout => \DMEM|muxA|Mux19~20_combout\);

-- Location: FF_X31_Y27_N29
\DMEM|dataR_buffer|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux19~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(12));

-- Location: LCCOMB_X32_Y27_N28
\DMEM|dataR_Sel|dataR[12]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[12]~12_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(12))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux19~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemRW~input_o\,
	datac => \DMEM|dataR_buffer|Q\(12),
	datad => \DMEM|muxA|Mux19~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[12]~12_combout\);

-- Location: IOIBUF_X41_Y41_N1
\dataW[13]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(13),
	o => \dataW[13]~input_o\);

-- Location: LCCOMB_X31_Y30_N20
\DMEM|register_loop[0].register_inst|Q~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~14_combout\ = (\rst_ni~input_o\ & \dataW[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \dataW[13]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~14_combout\);

-- Location: FF_X29_Y23_N27
\DMEM|register_loop[11].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(13));

-- Location: FF_X30_Y23_N25
\DMEM|register_loop[10].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(13));

-- Location: FF_X29_Y23_N9
\DMEM|register_loop[8].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(13));

-- Location: FF_X28_Y23_N23
\DMEM|register_loop[9].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(13));

-- Location: LCCOMB_X29_Y23_N8
\DMEM|muxA|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(13))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(13),
	datad => \DMEM|register_loop[9].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~10_combout\);

-- Location: LCCOMB_X30_Y23_N24
\DMEM|muxA|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux18~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(13))) # (!\DMEM|muxA|Mux18~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(13)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(13),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~10_combout\,
	combout => \DMEM|muxA|Mux18~11_combout\);

-- Location: FF_X29_Y30_N3
\DMEM|register_loop[15].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(13));

-- Location: FF_X30_Y30_N11
\DMEM|register_loop[13].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(13));

-- Location: FF_X30_Y30_N21
\DMEM|register_loop[12].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(13));

-- Location: FF_X26_Y30_N23
\DMEM|register_loop[14].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(13));

-- Location: LCCOMB_X30_Y30_N20
\DMEM|muxA|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(13))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(13),
	datad => \DMEM|register_loop[14].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~17_combout\);

-- Location: LCCOMB_X30_Y30_N10
\DMEM|muxA|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux18~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(13))) # (!\DMEM|muxA|Mux18~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(13)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(13),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~17_combout\,
	combout => \DMEM|muxA|Mux18~18_combout\);

-- Location: LCCOMB_X22_Y27_N18
\DMEM|register_loop[5].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X22_Y27_N19
\DMEM|register_loop[5].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(13));

-- Location: FF_X23_Y27_N11
\DMEM|register_loop[7].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(13));

-- Location: FF_X23_Y27_N25
\DMEM|register_loop[4].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(13));

-- Location: LCCOMB_X22_Y27_N12
\DMEM|register_loop[6].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X22_Y27_N13
\DMEM|register_loop[6].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(13));

-- Location: LCCOMB_X23_Y27_N24
\DMEM|muxA|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(13)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(13),
	datad => \DMEM|register_loop[6].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~12_combout\);

-- Location: LCCOMB_X23_Y27_N10
\DMEM|muxA|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux18~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(13)))) # (!\DMEM|muxA|Mux18~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(13))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(13),
	datac => \DMEM|register_loop[7].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~12_combout\,
	combout => \DMEM|muxA|Mux18~13_combout\);

-- Location: LCCOMB_X30_Y27_N24
\DMEM|register_loop[2].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X30_Y27_N25
\DMEM|register_loop[2].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(13));

-- Location: FF_X32_Y27_N1
\DMEM|register_loop[3].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(13));

-- Location: FF_X27_Y27_N29
\DMEM|register_loop[0].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(13));

-- Location: FF_X28_Y25_N29
\DMEM|register_loop[1].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(13));

-- Location: LCCOMB_X27_Y27_N28
\DMEM|muxA|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(13)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(13),
	datad => \DMEM|register_loop[1].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~14_combout\);

-- Location: LCCOMB_X32_Y27_N0
\DMEM|muxA|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux18~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(13)))) # (!\DMEM|muxA|Mux18~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(13))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(13),
	datac => \DMEM|register_loop[3].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~14_combout\,
	combout => \DMEM|muxA|Mux18~15_combout\);

-- Location: LCCOMB_X32_Y27_N10
\DMEM|muxA|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux18~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & ((\DMEM|muxA|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux18~13_combout\,
	datad => \DMEM|muxA|Mux18~15_combout\,
	combout => \DMEM|muxA|Mux18~16_combout\);

-- Location: LCCOMB_X32_Y27_N4
\DMEM|muxA|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux18~16_combout\ & ((\DMEM|muxA|Mux18~18_combout\))) # (!\DMEM|muxA|Mux18~16_combout\ & (\DMEM|muxA|Mux18~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux18~11_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux18~18_combout\,
	datad => \DMEM|muxA|Mux18~16_combout\,
	combout => \DMEM|muxA|Mux18~19_combout\);

-- Location: FF_X32_Y28_N1
\DMEM|register_loop[17].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(13));

-- Location: FF_X31_Y28_N31
\DMEM|register_loop[25].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(13));

-- Location: LCCOMB_X32_Y28_N0
\DMEM|muxA|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(13)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(13),
	datad => \DMEM|register_loop[25].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~2_combout\);

-- Location: FF_X32_Y28_N19
\DMEM|register_loop[29].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(13));

-- Location: FF_X31_Y28_N13
\DMEM|register_loop[21].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(13));

-- Location: LCCOMB_X32_Y28_N18
\DMEM|muxA|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux18~2_combout\ & (\DMEM|register_loop[29].register_inst|Q\(13))) # (!\DMEM|muxA|Mux18~2_combout\ & ((\DMEM|register_loop[21].register_inst|Q\(13)))))) # (!\addr[2]~input_o\ & 
-- (\DMEM|muxA|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux18~2_combout\,
	datac => \DMEM|register_loop[29].register_inst|Q\(13),
	datad => \DMEM|register_loop[21].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~3_combout\);

-- Location: LCCOMB_X32_Y26_N0
\DMEM|register_loop[20].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X32_Y26_N1
\DMEM|register_loop[20].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(13));

-- Location: FF_X31_Y26_N19
\DMEM|register_loop[28].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(13));

-- Location: FF_X31_Y26_N1
\DMEM|register_loop[16].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(13));

-- Location: LCCOMB_X32_Y26_N14
\DMEM|register_loop[24].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X32_Y26_N15
\DMEM|register_loop[24].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(13));

-- Location: LCCOMB_X31_Y26_N0
\DMEM|muxA|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(13)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(13),
	datad => \DMEM|register_loop[24].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~4_combout\);

-- Location: LCCOMB_X31_Y26_N18
\DMEM|muxA|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux18~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(13)))) # (!\DMEM|muxA|Mux18~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(13))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(13),
	datac => \DMEM|register_loop[28].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~4_combout\,
	combout => \DMEM|muxA|Mux18~5_combout\);

-- Location: LCCOMB_X32_Y27_N16
\DMEM|muxA|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux18~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux18~3_combout\,
	datad => \DMEM|muxA|Mux18~5_combout\,
	combout => \DMEM|muxA|Mux18~6_combout\);

-- Location: LCCOMB_X25_Y27_N24
\DMEM|register_loop[27].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X25_Y27_N25
\DMEM|register_loop[27].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(13));

-- Location: FF_X25_Y27_N19
\DMEM|register_loop[31].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(13));

-- Location: FF_X24_Y27_N23
\DMEM|register_loop[19].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(13));

-- Location: LCCOMB_X24_Y27_N0
\DMEM|register_loop[23].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X24_Y27_N1
\DMEM|register_loop[23].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(13));

-- Location: LCCOMB_X24_Y27_N22
\DMEM|muxA|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(13))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(13),
	datad => \DMEM|register_loop[23].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~7_combout\);

-- Location: LCCOMB_X25_Y27_N18
\DMEM|muxA|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux18~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(13)))) # (!\DMEM|muxA|Mux18~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(13))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(13),
	datac => \DMEM|register_loop[31].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~7_combout\,
	combout => \DMEM|muxA|Mux18~8_combout\);

-- Location: FF_X26_Y22_N13
\DMEM|register_loop[30].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(13));

-- Location: FF_X27_Y22_N9
\DMEM|register_loop[26].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(13));

-- Location: FF_X26_Y22_N15
\DMEM|register_loop[18].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(13));

-- Location: LCCOMB_X25_Y22_N20
\DMEM|register_loop[22].register_inst|Q[13]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[13]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~14_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[13]~feeder_combout\);

-- Location: FF_X25_Y22_N21
\DMEM|register_loop[22].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[13]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(13));

-- Location: LCCOMB_X26_Y22_N14
\DMEM|muxA|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(13)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(13),
	datad => \DMEM|register_loop[22].register_inst|Q\(13),
	combout => \DMEM|muxA|Mux18~0_combout\);

-- Location: LCCOMB_X27_Y22_N8
\DMEM|muxA|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux18~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(13))) # (!\DMEM|muxA|Mux18~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(13)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(13),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(13),
	datad => \DMEM|muxA|Mux18~0_combout\,
	combout => \DMEM|muxA|Mux18~1_combout\);

-- Location: LCCOMB_X32_Y27_N2
\DMEM|muxA|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux18~6_combout\ & (\DMEM|muxA|Mux18~8_combout\)) # (!\DMEM|muxA|Mux18~6_combout\ & ((\DMEM|muxA|Mux18~1_combout\))))) # (!\addr[1]~input_o\ & (\DMEM|muxA|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux18~6_combout\,
	datac => \DMEM|muxA|Mux18~8_combout\,
	datad => \DMEM|muxA|Mux18~1_combout\,
	combout => \DMEM|muxA|Mux18~9_combout\);

-- Location: LCCOMB_X32_Y27_N18
\DMEM|muxA|Mux18~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux18~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux18~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux18~19_combout\,
	datad => \DMEM|muxA|Mux18~9_combout\,
	combout => \DMEM|muxA|Mux18~20_combout\);

-- Location: FF_X32_Y27_N19
\DMEM|dataR_buffer|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux18~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(13));

-- Location: LCCOMB_X32_Y27_N26
\DMEM|dataR_Sel|dataR[13]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[13]~13_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(13)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux18~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemRW~input_o\,
	datac => \DMEM|muxA|Mux18~20_combout\,
	datad => \DMEM|dataR_buffer|Q\(13),
	combout => \DMEM|dataR_Sel|dataR[13]~13_combout\);

-- Location: IOIBUF_X12_Y41_N1
\dataW[14]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(14),
	o => \dataW[14]~input_o\);

-- Location: LCCOMB_X23_Y30_N10
\DMEM|register_loop[0].register_inst|Q~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~15_combout\ = (\rst_ni~input_o\ & \dataW[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \dataW[14]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~15_combout\);

-- Location: FF_X23_Y27_N27
\DMEM|register_loop[7].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(14));

-- Location: FF_X22_Y27_N11
\DMEM|register_loop[6].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(14));

-- Location: FF_X23_Y27_N5
\DMEM|register_loop[4].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(14));

-- Location: FF_X22_Y27_N9
\DMEM|register_loop[5].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(14));

-- Location: LCCOMB_X23_Y27_N4
\DMEM|muxA|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(14))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(14),
	datad => \DMEM|register_loop[5].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~10_combout\);

-- Location: LCCOMB_X22_Y27_N10
\DMEM|muxA|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux17~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(14))) # (!\DMEM|muxA|Mux17~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(14)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(14),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~10_combout\,
	combout => \DMEM|muxA|Mux17~11_combout\);

-- Location: LCCOMB_X23_Y30_N24
\DMEM|register_loop[15].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X23_Y30_N25
\DMEM|register_loop[15].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(14));

-- Location: FF_X24_Y30_N7
\DMEM|register_loop[14].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(14));

-- Location: FF_X22_Y30_N19
\DMEM|register_loop[12].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(14));

-- Location: FF_X22_Y30_N1
\DMEM|register_loop[13].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(14));

-- Location: LCCOMB_X22_Y30_N18
\DMEM|muxA|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(14)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(14),
	datad => \DMEM|register_loop[13].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~17_combout\);

-- Location: LCCOMB_X24_Y30_N6
\DMEM|muxA|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux17~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(14))) # (!\DMEM|muxA|Mux17~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(14)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(14),
	datac => \DMEM|register_loop[14].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~17_combout\,
	combout => \DMEM|muxA|Mux17~18_combout\);

-- Location: FF_X28_Y25_N27
\DMEM|register_loop[1].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(14));

-- Location: FF_X29_Y27_N15
\DMEM|register_loop[3].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(14));

-- Location: FF_X30_Y27_N27
\DMEM|register_loop[2].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(14));

-- Location: FF_X30_Y27_N5
\DMEM|register_loop[0].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(14));

-- Location: LCCOMB_X30_Y27_N4
\DMEM|muxA|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~14_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|register_loop[2].register_inst|Q\(14))) # (!\addr[1]~input_o\ & ((\DMEM|register_loop[0].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(14),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(14),
	datad => \addr[1]~input_o\,
	combout => \DMEM|muxA|Mux17~14_combout\);

-- Location: LCCOMB_X29_Y27_N14
\DMEM|muxA|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux17~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(14)))) # (!\DMEM|muxA|Mux17~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(14))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(14),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~14_combout\,
	combout => \DMEM|muxA|Mux17~15_combout\);

-- Location: LCCOMB_X30_Y22_N12
\DMEM|register_loop[9].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X30_Y22_N13
\DMEM|register_loop[9].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(14));

-- Location: FF_X31_Y22_N23
\DMEM|register_loop[11].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(14));

-- Location: FF_X31_Y22_N21
\DMEM|register_loop[8].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(14));

-- Location: LCCOMB_X30_Y22_N2
\DMEM|register_loop[10].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X30_Y22_N3
\DMEM|register_loop[10].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(14));

-- Location: LCCOMB_X31_Y22_N20
\DMEM|muxA|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(14))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(14),
	datad => \DMEM|register_loop[10].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~12_combout\);

-- Location: LCCOMB_X31_Y22_N22
\DMEM|muxA|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux17~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(14)))) # (!\DMEM|muxA|Mux17~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(14))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(14),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~12_combout\,
	combout => \DMEM|muxA|Mux17~13_combout\);

-- Location: LCCOMB_X29_Y27_N24
\DMEM|muxA|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~16_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux17~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux17~15_combout\,
	datac => \addr[3]~input_o\,
	datad => \DMEM|muxA|Mux17~13_combout\,
	combout => \DMEM|muxA|Mux17~16_combout\);

-- Location: LCCOMB_X29_Y27_N26
\DMEM|muxA|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux17~16_combout\ & ((\DMEM|muxA|Mux17~18_combout\))) # (!\DMEM|muxA|Mux17~16_combout\ & (\DMEM|muxA|Mux17~11_combout\)))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux17~11_combout\,
	datac => \DMEM|muxA|Mux17~18_combout\,
	datad => \DMEM|muxA|Mux17~16_combout\,
	combout => \DMEM|muxA|Mux17~19_combout\);

-- Location: FF_X24_Y27_N17
\DMEM|register_loop[23].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(14));

-- Location: FF_X25_Y27_N23
\DMEM|register_loop[31].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(14));

-- Location: FF_X24_Y27_N3
\DMEM|register_loop[19].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(14));

-- Location: FF_X25_Y27_N29
\DMEM|register_loop[27].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(14));

-- Location: LCCOMB_X24_Y27_N2
\DMEM|muxA|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(14)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(14),
	datad => \DMEM|register_loop[27].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~7_combout\);

-- Location: LCCOMB_X25_Y27_N22
\DMEM|muxA|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux17~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(14)))) # (!\DMEM|muxA|Mux17~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(14))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(14),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~7_combout\,
	combout => \DMEM|muxA|Mux17~8_combout\);

-- Location: LCCOMB_X32_Y28_N6
\DMEM|register_loop[29].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X32_Y28_N7
\DMEM|register_loop[29].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(14));

-- Location: FF_X31_Y28_N21
\DMEM|register_loop[25].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(14));

-- Location: FF_X32_Y28_N29
\DMEM|register_loop[17].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(14));

-- Location: LCCOMB_X31_Y28_N2
\DMEM|register_loop[21].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X31_Y28_N3
\DMEM|register_loop[21].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(14));

-- Location: LCCOMB_X32_Y28_N28
\DMEM|muxA|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(14))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(14),
	datad => \DMEM|register_loop[21].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~0_combout\);

-- Location: LCCOMB_X31_Y28_N20
\DMEM|muxA|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux17~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(14))) # (!\DMEM|muxA|Mux17~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(14)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(14),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~0_combout\,
	combout => \DMEM|muxA|Mux17~1_combout\);

-- Location: FF_X32_Y26_N17
\DMEM|register_loop[24].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(14));

-- Location: FF_X31_Y26_N3
\DMEM|register_loop[28].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(14));

-- Location: FF_X31_Y26_N29
\DMEM|register_loop[16].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(14));

-- Location: FF_X32_Y26_N3
\DMEM|register_loop[20].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(14));

-- Location: LCCOMB_X31_Y26_N28
\DMEM|muxA|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(14))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(14),
	datad => \DMEM|register_loop[20].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~4_combout\);

-- Location: LCCOMB_X31_Y26_N2
\DMEM|muxA|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux17~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(14)))) # (!\DMEM|muxA|Mux17~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(14))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(14),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~4_combout\,
	combout => \DMEM|muxA|Mux17~5_combout\);

-- Location: LCCOMB_X25_Y22_N6
\DMEM|register_loop[22].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X25_Y22_N7
\DMEM|register_loop[22].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(14));

-- Location: FF_X26_Y22_N9
\DMEM|register_loop[30].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(14));

-- Location: FF_X26_Y22_N7
\DMEM|register_loop[18].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(14));

-- Location: LCCOMB_X25_Y22_N24
\DMEM|register_loop[26].register_inst|Q[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[14]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~15_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[14]~feeder_combout\);

-- Location: FF_X25_Y22_N25
\DMEM|register_loop[26].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[14]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(14));

-- Location: LCCOMB_X26_Y22_N6
\DMEM|muxA|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(14))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(14),
	datad => \DMEM|register_loop[26].register_inst|Q\(14),
	combout => \DMEM|muxA|Mux17~2_combout\);

-- Location: LCCOMB_X26_Y22_N8
\DMEM|muxA|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux17~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(14)))) # (!\DMEM|muxA|Mux17~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(14))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[22].register_inst|Q\(14),
	datac => \DMEM|register_loop[30].register_inst|Q\(14),
	datad => \DMEM|muxA|Mux17~2_combout\,
	combout => \DMEM|muxA|Mux17~3_combout\);

-- Location: LCCOMB_X30_Y27_N10
\DMEM|muxA|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux17~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux17~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux17~5_combout\,
	datad => \DMEM|muxA|Mux17~3_combout\,
	combout => \DMEM|muxA|Mux17~6_combout\);

-- Location: LCCOMB_X30_Y27_N16
\DMEM|muxA|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux17~6_combout\ & (\DMEM|muxA|Mux17~8_combout\)) # (!\DMEM|muxA|Mux17~6_combout\ & ((\DMEM|muxA|Mux17~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux17~8_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux17~1_combout\,
	datad => \DMEM|muxA|Mux17~6_combout\,
	combout => \DMEM|muxA|Mux17~9_combout\);

-- Location: LCCOMB_X29_Y27_N20
\DMEM|muxA|Mux17~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux17~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux17~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux17~19_combout\,
	datad => \DMEM|muxA|Mux17~9_combout\,
	combout => \DMEM|muxA|Mux17~20_combout\);

-- Location: FF_X29_Y27_N21
\DMEM|dataR_buffer|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux17~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(14));

-- Location: LCCOMB_X29_Y27_N0
\DMEM|dataR_Sel|dataR[14]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[14]~14_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(14)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux17~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|muxA|Mux17~20_combout\,
	datac => \DMEM|dataR_buffer|Q\(14),
	combout => \DMEM|dataR_Sel|dataR[14]~14_combout\);

-- Location: IOIBUF_X52_Y32_N15
\dataW[15]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(15),
	o => \dataW[15]~input_o\);

-- Location: LCCOMB_X29_Y30_N10
\DMEM|register_loop[0].register_inst|Q~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~16_combout\ = (\dataW[15]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataW[15]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~16_combout\);

-- Location: LCCOMB_X29_Y30_N12
\DMEM|register_loop[15].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X29_Y30_N13
\DMEM|register_loop[15].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(15));

-- Location: FF_X30_Y30_N7
\DMEM|register_loop[13].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(15));

-- Location: FF_X27_Y30_N1
\DMEM|register_loop[12].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(15));

-- Location: FF_X26_Y30_N15
\DMEM|register_loop[14].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(15));

-- Location: LCCOMB_X27_Y30_N0
\DMEM|muxA|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(15))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(15),
	datad => \DMEM|register_loop[14].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~17_combout\);

-- Location: LCCOMB_X30_Y30_N6
\DMEM|muxA|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux16~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(15))) # (!\DMEM|muxA|Mux16~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(15)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(15),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~17_combout\,
	combout => \DMEM|muxA|Mux16~18_combout\);

-- Location: FF_X28_Y22_N11
\DMEM|register_loop[11].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(15));

-- Location: FF_X28_Y22_N17
\DMEM|register_loop[10].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(15));

-- Location: FF_X29_Y22_N5
\DMEM|register_loop[8].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(15));

-- Location: FF_X30_Y22_N17
\DMEM|register_loop[9].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(15));

-- Location: LCCOMB_X29_Y22_N4
\DMEM|muxA|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(15)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(15),
	datad => \DMEM|register_loop[9].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~10_combout\);

-- Location: LCCOMB_X28_Y22_N16
\DMEM|muxA|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux16~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(15))) # (!\DMEM|muxA|Mux16~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(15)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(15),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~10_combout\,
	combout => \DMEM|muxA|Mux16~11_combout\);

-- Location: FF_X27_Y27_N9
\DMEM|register_loop[0].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(15));

-- Location: FF_X27_Y27_N3
\DMEM|register_loop[1].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(15));

-- Location: LCCOMB_X27_Y27_N8
\DMEM|muxA|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(15)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(15),
	datad => \DMEM|register_loop[1].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~14_combout\);

-- Location: FF_X26_Y27_N15
\DMEM|register_loop[3].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(15));

-- Location: FF_X22_Y25_N25
\DMEM|register_loop[2].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(15));

-- Location: LCCOMB_X26_Y27_N14
\DMEM|muxA|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux16~14_combout\ & (\DMEM|register_loop[3].register_inst|Q\(15))) # (!\DMEM|muxA|Mux16~14_combout\ & ((\DMEM|register_loop[2].register_inst|Q\(15)))))) # (!\addr[1]~input_o\ & 
-- (\DMEM|muxA|Mux16~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux16~14_combout\,
	datac => \DMEM|register_loop[3].register_inst|Q\(15),
	datad => \DMEM|register_loop[2].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~15_combout\);

-- Location: FF_X22_Y27_N31
\DMEM|register_loop[5].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(15));

-- Location: FF_X23_Y27_N19
\DMEM|register_loop[7].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(15));

-- Location: FF_X23_Y27_N1
\DMEM|register_loop[4].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(15));

-- Location: FF_X22_Y27_N21
\DMEM|register_loop[6].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(15));

-- Location: LCCOMB_X23_Y27_N0
\DMEM|muxA|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(15)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(15),
	datad => \DMEM|register_loop[6].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~12_combout\);

-- Location: LCCOMB_X23_Y27_N18
\DMEM|muxA|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux16~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(15)))) # (!\DMEM|muxA|Mux16~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(15))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(15),
	datac => \DMEM|register_loop[7].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~12_combout\,
	combout => \DMEM|muxA|Mux16~13_combout\);

-- Location: LCCOMB_X29_Y27_N12
\DMEM|muxA|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux16~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux16~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux16~15_combout\,
	datad => \DMEM|muxA|Mux16~13_combout\,
	combout => \DMEM|muxA|Mux16~16_combout\);

-- Location: LCCOMB_X29_Y27_N30
\DMEM|muxA|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux16~16_combout\ & (\DMEM|muxA|Mux16~18_combout\)) # (!\DMEM|muxA|Mux16~16_combout\ & ((\DMEM|muxA|Mux16~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux16~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux16~11_combout\,
	datad => \DMEM|muxA|Mux16~16_combout\,
	combout => \DMEM|muxA|Mux16~19_combout\);

-- Location: FF_X24_Y27_N7
\DMEM|register_loop[19].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(15));

-- Location: FF_X24_Y27_N25
\DMEM|register_loop[23].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(15));

-- Location: LCCOMB_X24_Y27_N6
\DMEM|muxA|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(15))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(15),
	datad => \DMEM|register_loop[23].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~7_combout\);

-- Location: FF_X25_Y27_N11
\DMEM|register_loop[31].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(15));

-- Location: FF_X25_Y27_N1
\DMEM|register_loop[27].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(15));

-- Location: LCCOMB_X25_Y27_N10
\DMEM|muxA|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux16~7_combout\ & (\DMEM|register_loop[31].register_inst|Q\(15))) # (!\DMEM|muxA|Mux16~7_combout\ & ((\DMEM|register_loop[27].register_inst|Q\(15)))))) # (!\addr[3]~input_o\ & 
-- (\DMEM|muxA|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux16~7_combout\,
	datac => \DMEM|register_loop[31].register_inst|Q\(15),
	datad => \DMEM|register_loop[27].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~8_combout\);

-- Location: LCCOMB_X31_Y28_N4
\DMEM|register_loop[21].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X31_Y28_N5
\DMEM|register_loop[21].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(15));

-- Location: FF_X32_Y28_N31
\DMEM|register_loop[29].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(15));

-- Location: FF_X32_Y28_N13
\DMEM|register_loop[17].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(15));

-- Location: LCCOMB_X31_Y28_N22
\DMEM|register_loop[25].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X31_Y28_N23
\DMEM|register_loop[25].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(15));

-- Location: LCCOMB_X32_Y28_N12
\DMEM|muxA|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(15)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(15),
	datad => \DMEM|register_loop[25].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~2_combout\);

-- Location: LCCOMB_X32_Y28_N30
\DMEM|muxA|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux16~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(15)))) # (!\DMEM|muxA|Mux16~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(15))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(15),
	datac => \DMEM|register_loop[29].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~2_combout\,
	combout => \DMEM|muxA|Mux16~3_combout\);

-- Location: LCCOMB_X32_Y26_N28
\DMEM|register_loop[20].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X32_Y26_N29
\DMEM|register_loop[20].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(15));

-- Location: FF_X31_Y26_N23
\DMEM|register_loop[28].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(15));

-- Location: FF_X31_Y26_N21
\DMEM|register_loop[16].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(15));

-- Location: LCCOMB_X32_Y26_N26
\DMEM|register_loop[24].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X32_Y26_N27
\DMEM|register_loop[24].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(15));

-- Location: LCCOMB_X31_Y26_N20
\DMEM|muxA|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(15)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(15),
	datad => \DMEM|register_loop[24].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~4_combout\);

-- Location: LCCOMB_X31_Y26_N22
\DMEM|muxA|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux16~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(15)))) # (!\DMEM|muxA|Mux16~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(15))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(15),
	datac => \DMEM|register_loop[28].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~4_combout\,
	combout => \DMEM|muxA|Mux16~5_combout\);

-- Location: LCCOMB_X30_Y27_N22
\DMEM|muxA|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux16~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux16~3_combout\,
	datad => \DMEM|muxA|Mux16~5_combout\,
	combout => \DMEM|muxA|Mux16~6_combout\);

-- Location: FF_X26_Y22_N5
\DMEM|register_loop[30].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(15));

-- Location: FF_X27_Y22_N23
\DMEM|register_loop[26].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(15));

-- Location: FF_X26_Y22_N31
\DMEM|register_loop[18].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(15));

-- Location: LCCOMB_X25_Y22_N14
\DMEM|register_loop[22].register_inst|Q[15]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[15]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~16_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[15]~feeder_combout\);

-- Location: FF_X25_Y22_N15
\DMEM|register_loop[22].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[15]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(15));

-- Location: LCCOMB_X26_Y22_N30
\DMEM|muxA|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(15)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(15),
	datad => \DMEM|register_loop[22].register_inst|Q\(15),
	combout => \DMEM|muxA|Mux16~0_combout\);

-- Location: LCCOMB_X27_Y22_N22
\DMEM|muxA|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux16~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(15))) # (!\DMEM|muxA|Mux16~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(15)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[30].register_inst|Q\(15),
	datac => \DMEM|register_loop[26].register_inst|Q\(15),
	datad => \DMEM|muxA|Mux16~0_combout\,
	combout => \DMEM|muxA|Mux16~1_combout\);

-- Location: LCCOMB_X30_Y27_N28
\DMEM|muxA|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux16~6_combout\ & (\DMEM|muxA|Mux16~8_combout\)) # (!\DMEM|muxA|Mux16~6_combout\ & ((\DMEM|muxA|Mux16~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux16~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux16~6_combout\,
	datad => \DMEM|muxA|Mux16~1_combout\,
	combout => \DMEM|muxA|Mux16~9_combout\);

-- Location: LCCOMB_X29_Y27_N18
\DMEM|muxA|Mux16~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux16~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux16~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux16~19_combout\,
	datad => \DMEM|muxA|Mux16~9_combout\,
	combout => \DMEM|muxA|Mux16~20_combout\);

-- Location: FF_X29_Y27_N19
\DMEM|dataR_buffer|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux16~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(15));

-- Location: LCCOMB_X30_Y26_N12
\DMEM|dataR_Sel|dataR[15]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[15]~15_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(15)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux16~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux16~20_combout\,
	datac => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(15),
	combout => \DMEM|dataR_Sel|dataR[15]~15_combout\);

-- Location: IOIBUF_X52_Y30_N1
\dataW[16]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(16),
	o => \dataW[16]~input_o\);

-- Location: LCCOMB_X31_Y30_N14
\DMEM|register_loop[0].register_inst|Q~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~17_combout\ = (\rst_ni~input_o\ & \dataW[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[16]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~17_combout\);

-- Location: FF_X26_Y28_N21
\DMEM|register_loop[29].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(16));

-- Location: FF_X28_Y28_N31
\DMEM|register_loop[25].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(16));

-- Location: LCCOMB_X28_Y28_N0
\DMEM|register_loop[21].register_inst|Q[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[16]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[16]~feeder_combout\);

-- Location: FF_X28_Y28_N1
\DMEM|register_loop[21].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[16]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(16));

-- Location: FF_X27_Y28_N19
\DMEM|register_loop[17].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(16));

-- Location: LCCOMB_X27_Y28_N18
\DMEM|muxA|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~0_combout\ = (\addr[2]~input_o\ & ((\DMEM|register_loop[21].register_inst|Q\(16)) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\DMEM|register_loop[17].register_inst|Q\(16) & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(16),
	datac => \DMEM|register_loop[17].register_inst|Q\(16),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux15~0_combout\);

-- Location: LCCOMB_X28_Y28_N30
\DMEM|muxA|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux15~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(16))) # (!\DMEM|muxA|Mux15~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(16)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(16),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~0_combout\,
	combout => \DMEM|muxA|Mux15~1_combout\);

-- Location: FF_X24_Y27_N9
\DMEM|register_loop[23].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(16));

-- Location: FF_X25_Y27_N13
\DMEM|register_loop[31].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(16));

-- Location: FF_X24_Y27_N15
\DMEM|register_loop[19].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(16));

-- Location: FF_X24_Y29_N23
\DMEM|register_loop[27].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(16));

-- Location: LCCOMB_X24_Y27_N14
\DMEM|muxA|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(16)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(16),
	datad => \DMEM|register_loop[27].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~7_combout\);

-- Location: LCCOMB_X25_Y27_N12
\DMEM|muxA|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux15~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(16)))) # (!\DMEM|muxA|Mux15~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(16))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(16),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~7_combout\,
	combout => \DMEM|muxA|Mux15~8_combout\);

-- Location: FF_X25_Y24_N27
\DMEM|register_loop[22].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(16));

-- Location: FF_X26_Y24_N9
\DMEM|register_loop[30].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(16));

-- Location: FF_X26_Y24_N7
\DMEM|register_loop[18].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(16));

-- Location: FF_X27_Y22_N17
\DMEM|register_loop[26].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(16));

-- Location: LCCOMB_X26_Y24_N6
\DMEM|muxA|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(16))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(16),
	datad => \DMEM|register_loop[26].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~2_combout\);

-- Location: LCCOMB_X26_Y24_N8
\DMEM|muxA|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux15~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(16)))) # (!\DMEM|muxA|Mux15~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(16))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(16),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~2_combout\,
	combout => \DMEM|muxA|Mux15~3_combout\);

-- Location: FF_X32_Y26_N13
\DMEM|register_loop[24].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(16));

-- Location: FF_X31_Y26_N11
\DMEM|register_loop[28].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(16));

-- Location: FF_X31_Y26_N17
\DMEM|register_loop[16].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(16));

-- Location: FF_X32_Y26_N19
\DMEM|register_loop[20].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(16));

-- Location: LCCOMB_X31_Y26_N16
\DMEM|muxA|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(16))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(16),
	datad => \DMEM|register_loop[20].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~4_combout\);

-- Location: LCCOMB_X31_Y26_N10
\DMEM|muxA|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux15~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(16)))) # (!\DMEM|muxA|Mux15~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(16))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(16),
	datac => \DMEM|register_loop[28].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~4_combout\,
	combout => \DMEM|muxA|Mux15~5_combout\);

-- Location: LCCOMB_X27_Y27_N18
\DMEM|muxA|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux15~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux15~3_combout\,
	datad => \DMEM|muxA|Mux15~5_combout\,
	combout => \DMEM|muxA|Mux15~6_combout\);

-- Location: LCCOMB_X27_Y27_N4
\DMEM|muxA|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux15~6_combout\ & ((\DMEM|muxA|Mux15~8_combout\))) # (!\DMEM|muxA|Mux15~6_combout\ & (\DMEM|muxA|Mux15~1_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux15~1_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux15~8_combout\,
	datad => \DMEM|muxA|Mux15~6_combout\,
	combout => \DMEM|muxA|Mux15~9_combout\);

-- Location: FF_X23_Y30_N19
\DMEM|register_loop[15].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(16));

-- Location: FF_X24_Y30_N29
\DMEM|register_loop[14].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(16));

-- Location: FF_X24_Y29_N1
\DMEM|register_loop[12].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(16));

-- Location: FF_X23_Y29_N31
\DMEM|register_loop[13].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(16));

-- Location: LCCOMB_X24_Y29_N0
\DMEM|muxA|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[13].register_inst|Q\(16))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(16),
	datad => \DMEM|register_loop[13].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~17_combout\);

-- Location: LCCOMB_X24_Y30_N28
\DMEM|muxA|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux15~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(16))) # (!\DMEM|muxA|Mux15~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(16)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(16),
	datac => \DMEM|register_loop[14].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~17_combout\,
	combout => \DMEM|muxA|Mux15~18_combout\);

-- Location: FF_X23_Y27_N3
\DMEM|register_loop[7].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(16));

-- Location: FF_X22_Y27_N27
\DMEM|register_loop[6].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(16));

-- Location: FF_X23_Y27_N17
\DMEM|register_loop[4].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(16));

-- Location: FF_X22_Y27_N17
\DMEM|register_loop[5].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(16));

-- Location: LCCOMB_X23_Y27_N16
\DMEM|muxA|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(16))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(16),
	datad => \DMEM|register_loop[5].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y27_N26
\DMEM|muxA|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux15~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(16))) # (!\DMEM|muxA|Mux15~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(16)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(16),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~10_combout\,
	combout => \DMEM|muxA|Mux15~11_combout\);

-- Location: FF_X27_Y27_N15
\DMEM|register_loop[1].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(16));

-- Location: FF_X28_Y27_N5
\DMEM|register_loop[3].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(16));

-- Location: FF_X27_Y27_N27
\DMEM|register_loop[0].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(16));

-- Location: LCCOMB_X34_Y27_N8
\DMEM|register_loop[2].register_inst|Q[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[16]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[16]~feeder_combout\);

-- Location: FF_X34_Y27_N9
\DMEM|register_loop[2].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[16]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(16));

-- Location: LCCOMB_X28_Y27_N6
\DMEM|muxA|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~14_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(16)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[0].register_inst|Q\(16),
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \DMEM|register_loop[2].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~14_combout\);

-- Location: LCCOMB_X28_Y27_N4
\DMEM|muxA|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux15~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(16)))) # (!\DMEM|muxA|Mux15~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(16))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(16),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~14_combout\,
	combout => \DMEM|muxA|Mux15~15_combout\);

-- Location: FF_X30_Y22_N11
\DMEM|register_loop[9].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(16));

-- Location: FF_X31_Y22_N7
\DMEM|register_loop[11].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(16));

-- Location: FF_X31_Y22_N17
\DMEM|register_loop[8].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(16));

-- Location: FF_X30_Y22_N9
\DMEM|register_loop[10].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(16));

-- Location: LCCOMB_X31_Y22_N16
\DMEM|muxA|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(16))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(16),
	datad => \DMEM|register_loop[10].register_inst|Q\(16),
	combout => \DMEM|muxA|Mux15~12_combout\);

-- Location: LCCOMB_X31_Y22_N6
\DMEM|muxA|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux15~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(16)))) # (!\DMEM|muxA|Mux15~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(16))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(16),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(16),
	datad => \DMEM|muxA|Mux15~12_combout\,
	combout => \DMEM|muxA|Mux15~13_combout\);

-- Location: LCCOMB_X28_Y27_N18
\DMEM|muxA|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux15~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux15~15_combout\,
	datad => \DMEM|muxA|Mux15~13_combout\,
	combout => \DMEM|muxA|Mux15~16_combout\);

-- Location: LCCOMB_X28_Y27_N28
\DMEM|muxA|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux15~16_combout\ & (\DMEM|muxA|Mux15~18_combout\)) # (!\DMEM|muxA|Mux15~16_combout\ & ((\DMEM|muxA|Mux15~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux15~18_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux15~11_combout\,
	datad => \DMEM|muxA|Mux15~16_combout\,
	combout => \DMEM|muxA|Mux15~19_combout\);

-- Location: LCCOMB_X28_Y27_N12
\DMEM|muxA|Mux15~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux15~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux15~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux15~9_combout\,
	datad => \DMEM|muxA|Mux15~19_combout\,
	combout => \DMEM|muxA|Mux15~20_combout\);

-- Location: FF_X28_Y27_N13
\DMEM|dataR_buffer|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux15~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(16));

-- Location: LCCOMB_X28_Y27_N14
\DMEM|dataR_Sel|dataR[16]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[16]~16_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(16)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux15~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux15~20_combout\,
	datab => \DMEM|dataR_buffer|Q\(16),
	datac => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[16]~16_combout\);

-- Location: IOIBUF_X36_Y41_N1
\dataW[17]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(17),
	o => \dataW[17]~input_o\);

-- Location: LCCOMB_X29_Y30_N6
\DMEM|register_loop[0].register_inst|Q~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~18_combout\ = (\rst_ni~input_o\ & \dataW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[17]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~18_combout\);

-- Location: FF_X29_Y30_N7
\DMEM|register_loop[15].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(17));

-- Location: FF_X28_Y30_N31
\DMEM|register_loop[13].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(17));

-- Location: FF_X27_Y30_N3
\DMEM|register_loop[12].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(17));

-- Location: LCCOMB_X26_Y30_N12
\DMEM|register_loop[14].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X26_Y30_N13
\DMEM|register_loop[14].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(17));

-- Location: LCCOMB_X27_Y30_N2
\DMEM|muxA|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(17))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(17),
	datad => \DMEM|register_loop[14].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~17_combout\);

-- Location: LCCOMB_X28_Y30_N30
\DMEM|muxA|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux14~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(17))) # (!\DMEM|muxA|Mux14~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(17)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(17),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~17_combout\,
	combout => \DMEM|muxA|Mux14~18_combout\);

-- Location: FF_X28_Y22_N31
\DMEM|register_loop[11].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(17));

-- Location: FF_X28_Y22_N25
\DMEM|register_loop[10].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(17));

-- Location: FF_X29_Y22_N23
\DMEM|register_loop[8].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(17));

-- Location: LCCOMB_X30_Y22_N18
\DMEM|register_loop[9].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X30_Y22_N19
\DMEM|register_loop[9].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(17));

-- Location: LCCOMB_X29_Y22_N22
\DMEM|muxA|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(17)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(17),
	datad => \DMEM|register_loop[9].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~10_combout\);

-- Location: LCCOMB_X28_Y22_N24
\DMEM|muxA|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux14~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(17))) # (!\DMEM|muxA|Mux14~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(17)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(17),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~10_combout\,
	combout => \DMEM|muxA|Mux14~11_combout\);

-- Location: FF_X25_Y26_N21
\DMEM|register_loop[2].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(17));

-- Location: FF_X26_Y26_N31
\DMEM|register_loop[3].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(17));

-- Location: FF_X27_Y27_N23
\DMEM|register_loop[0].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(17));

-- Location: FF_X27_Y27_N21
\DMEM|register_loop[1].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(17));

-- Location: LCCOMB_X27_Y27_N22
\DMEM|muxA|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(17)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(17),
	datad => \DMEM|register_loop[1].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~14_combout\);

-- Location: LCCOMB_X26_Y26_N30
\DMEM|muxA|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux14~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(17)))) # (!\DMEM|muxA|Mux14~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(17))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(17),
	datac => \DMEM|register_loop[3].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~14_combout\,
	combout => \DMEM|muxA|Mux14~15_combout\);

-- Location: LCCOMB_X23_Y25_N16
\DMEM|register_loop[5].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X23_Y25_N17
\DMEM|register_loop[5].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(17));

-- Location: FF_X23_Y27_N31
\DMEM|register_loop[7].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(17));

-- Location: FF_X23_Y27_N13
\DMEM|register_loop[4].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(17));

-- Location: FF_X24_Y30_N27
\DMEM|register_loop[6].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(17));

-- Location: LCCOMB_X23_Y27_N12
\DMEM|muxA|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(17)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(17),
	datad => \DMEM|register_loop[6].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~12_combout\);

-- Location: LCCOMB_X23_Y27_N30
\DMEM|muxA|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux14~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(17)))) # (!\DMEM|muxA|Mux14~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(17))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(17),
	datac => \DMEM|register_loop[7].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~12_combout\,
	combout => \DMEM|muxA|Mux14~13_combout\);

-- Location: LCCOMB_X25_Y26_N2
\DMEM|muxA|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux14~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux14~15_combout\,
	datad => \DMEM|muxA|Mux14~13_combout\,
	combout => \DMEM|muxA|Mux14~16_combout\);

-- Location: LCCOMB_X25_Y26_N8
\DMEM|muxA|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux14~16_combout\ & (\DMEM|muxA|Mux14~18_combout\)) # (!\DMEM|muxA|Mux14~16_combout\ & ((\DMEM|muxA|Mux14~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux14~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux14~11_combout\,
	datad => \DMEM|muxA|Mux14~16_combout\,
	combout => \DMEM|muxA|Mux14~19_combout\);

-- Location: FF_X22_Y28_N9
\DMEM|register_loop[23].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(17));

-- Location: FF_X23_Y28_N23
\DMEM|register_loop[19].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(17));

-- Location: LCCOMB_X23_Y28_N22
\DMEM|muxA|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~7_combout\ = (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(17)) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\DMEM|register_loop[19].register_inst|Q\(17) & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(17),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(17),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux14~7_combout\);

-- Location: FF_X23_Y28_N25
\DMEM|register_loop[31].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(17));

-- Location: FF_X22_Y28_N11
\DMEM|register_loop[27].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(17));

-- Location: LCCOMB_X23_Y28_N24
\DMEM|muxA|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~8_combout\ = (\DMEM|muxA|Mux14~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(17))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux14~7_combout\ & (\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux14~7_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(17),
	datad => \DMEM|register_loop[27].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~8_combout\);

-- Location: FF_X27_Y23_N15
\DMEM|register_loop[30].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(17));

-- Location: FF_X26_Y23_N13
\DMEM|register_loop[26].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(17));

-- Location: FF_X27_Y23_N25
\DMEM|register_loop[18].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(17));

-- Location: FF_X26_Y23_N31
\DMEM|register_loop[22].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(17));

-- Location: LCCOMB_X27_Y23_N24
\DMEM|muxA|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(17))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(17),
	datad => \DMEM|register_loop[22].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~0_combout\);

-- Location: LCCOMB_X26_Y23_N12
\DMEM|muxA|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux14~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(17))) # (!\DMEM|muxA|Mux14~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(17)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(17),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~0_combout\,
	combout => \DMEM|muxA|Mux14~1_combout\);

-- Location: FF_X26_Y28_N3
\DMEM|register_loop[21].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(17));

-- Location: FF_X26_Y28_N9
\DMEM|register_loop[29].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(17));

-- Location: FF_X27_Y28_N29
\DMEM|register_loop[17].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(17));

-- Location: LCCOMB_X28_Y28_N2
\DMEM|register_loop[25].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X28_Y28_N3
\DMEM|register_loop[25].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(17));

-- Location: LCCOMB_X27_Y28_N28
\DMEM|muxA|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(17)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(17),
	datad => \DMEM|register_loop[25].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~2_combout\);

-- Location: LCCOMB_X26_Y28_N8
\DMEM|muxA|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux14~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(17)))) # (!\DMEM|muxA|Mux14~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(17))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(17),
	datac => \DMEM|register_loop[29].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~2_combout\,
	combout => \DMEM|muxA|Mux14~3_combout\);

-- Location: LCCOMB_X30_Y24_N6
\DMEM|register_loop[20].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X30_Y24_N7
\DMEM|register_loop[20].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(17));

-- Location: FF_X31_Y24_N3
\DMEM|register_loop[28].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(17));

-- Location: FF_X31_Y24_N1
\DMEM|register_loop[16].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(17));

-- Location: LCCOMB_X30_Y24_N20
\DMEM|register_loop[24].register_inst|Q[17]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[17]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~18_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[17]~feeder_combout\);

-- Location: FF_X30_Y24_N21
\DMEM|register_loop[24].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[17]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(17));

-- Location: LCCOMB_X31_Y24_N0
\DMEM|muxA|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(17)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(17),
	datad => \DMEM|register_loop[24].register_inst|Q\(17),
	combout => \DMEM|muxA|Mux14~4_combout\);

-- Location: LCCOMB_X31_Y24_N2
\DMEM|muxA|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux14~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(17)))) # (!\DMEM|muxA|Mux14~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(17))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(17),
	datac => \DMEM|register_loop[28].register_inst|Q\(17),
	datad => \DMEM|muxA|Mux14~4_combout\,
	combout => \DMEM|muxA|Mux14~5_combout\);

-- Location: LCCOMB_X24_Y26_N0
\DMEM|muxA|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux14~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux14~3_combout\,
	datad => \DMEM|muxA|Mux14~5_combout\,
	combout => \DMEM|muxA|Mux14~6_combout\);

-- Location: LCCOMB_X24_Y26_N14
\DMEM|muxA|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux14~6_combout\ & (\DMEM|muxA|Mux14~8_combout\)) # (!\DMEM|muxA|Mux14~6_combout\ & ((\DMEM|muxA|Mux14~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux14~8_combout\,
	datac => \DMEM|muxA|Mux14~1_combout\,
	datad => \DMEM|muxA|Mux14~6_combout\,
	combout => \DMEM|muxA|Mux14~9_combout\);

-- Location: LCCOMB_X25_Y26_N30
\DMEM|muxA|Mux14~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux14~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux14~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux14~19_combout\,
	datad => \DMEM|muxA|Mux14~9_combout\,
	combout => \DMEM|muxA|Mux14~20_combout\);

-- Location: FF_X25_Y26_N31
\DMEM|dataR_buffer|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux14~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(17));

-- Location: LCCOMB_X25_Y26_N22
\DMEM|dataR_Sel|dataR[17]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[17]~17_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(17))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux14~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datac => \DMEM|dataR_buffer|Q\(17),
	datad => \DMEM|muxA|Mux14~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[17]~17_combout\);

-- Location: IOIBUF_X27_Y41_N1
\dataW[18]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(18),
	o => \dataW[18]~input_o\);

-- Location: LCCOMB_X29_Y30_N4
\DMEM|register_loop[0].register_inst|Q~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~19_combout\ = (\rst_ni~input_o\ & \dataW[18]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[18]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~19_combout\);

-- Location: FF_X23_Y28_N31
\DMEM|register_loop[19].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(18));

-- Location: LCCOMB_X24_Y28_N26
\DMEM|register_loop[27].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X24_Y28_N27
\DMEM|register_loop[27].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y28_N30
\DMEM|muxA|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(18)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(18),
	datad => \DMEM|register_loop[27].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~7_combout\);

-- Location: FF_X23_Y28_N5
\DMEM|register_loop[31].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(18));

-- Location: LCCOMB_X22_Y28_N30
\DMEM|register_loop[23].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X22_Y28_N31
\DMEM|register_loop[23].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y28_N4
\DMEM|muxA|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~8_combout\ = (\DMEM|muxA|Mux13~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(18))) # (!\addr[2]~input_o\))) # (!\DMEM|muxA|Mux13~7_combout\ & (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux13~7_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(18),
	datad => \DMEM|register_loop[23].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~8_combout\);

-- Location: FF_X32_Y28_N9
\DMEM|register_loop[29].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(18));

-- Location: FF_X28_Y28_N9
\DMEM|register_loop[25].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(18));

-- Location: FF_X27_Y28_N11
\DMEM|register_loop[17].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(18));

-- Location: FF_X31_Y28_N25
\DMEM|register_loop[21].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(18));

-- Location: LCCOMB_X27_Y28_N10
\DMEM|muxA|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(18))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(18),
	datad => \DMEM|register_loop[21].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~0_combout\);

-- Location: LCCOMB_X28_Y28_N8
\DMEM|muxA|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux13~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(18))) # (!\DMEM|muxA|Mux13~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(18)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(18),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(18),
	datad => \DMEM|muxA|Mux13~0_combout\,
	combout => \DMEM|muxA|Mux13~1_combout\);

-- Location: FF_X32_Y24_N21
\DMEM|register_loop[24].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(18));

-- Location: FF_X31_Y24_N5
\DMEM|register_loop[16].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(18));

-- Location: FF_X32_Y24_N3
\DMEM|register_loop[20].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(18));

-- Location: LCCOMB_X31_Y24_N4
\DMEM|muxA|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(18))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(18),
	datad => \DMEM|register_loop[20].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~4_combout\);

-- Location: FF_X31_Y24_N15
\DMEM|register_loop[28].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(18));

-- Location: LCCOMB_X31_Y24_N14
\DMEM|muxA|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~5_combout\ = (\DMEM|muxA|Mux13~4_combout\ & (((\DMEM|register_loop[28].register_inst|Q\(18)) # (!\addr[3]~input_o\)))) # (!\DMEM|muxA|Mux13~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(18) & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(18),
	datab => \DMEM|muxA|Mux13~4_combout\,
	datac => \DMEM|register_loop[28].register_inst|Q\(18),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux13~5_combout\);

-- Location: FF_X26_Y23_N29
\DMEM|register_loop[22].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(18));

-- Location: FF_X27_Y23_N3
\DMEM|register_loop[30].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(18));

-- Location: FF_X27_Y23_N17
\DMEM|register_loop[18].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(18));

-- Location: FF_X26_Y23_N3
\DMEM|register_loop[26].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(18));

-- Location: LCCOMB_X27_Y23_N16
\DMEM|muxA|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(18)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(18),
	datad => \DMEM|register_loop[26].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~2_combout\);

-- Location: LCCOMB_X27_Y23_N2
\DMEM|muxA|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux13~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(18)))) # (!\DMEM|muxA|Mux13~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(18))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[22].register_inst|Q\(18),
	datac => \DMEM|register_loop[30].register_inst|Q\(18),
	datad => \DMEM|muxA|Mux13~2_combout\,
	combout => \DMEM|muxA|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y28_N24
\DMEM|muxA|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux13~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux13~5_combout\,
	datad => \DMEM|muxA|Mux13~3_combout\,
	combout => \DMEM|muxA|Mux13~6_combout\);

-- Location: LCCOMB_X30_Y28_N10
\DMEM|muxA|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux13~6_combout\ & (\DMEM|muxA|Mux13~8_combout\)) # (!\DMEM|muxA|Mux13~6_combout\ & ((\DMEM|muxA|Mux13~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux13~8_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux13~1_combout\,
	datad => \DMEM|muxA|Mux13~6_combout\,
	combout => \DMEM|muxA|Mux13~9_combout\);

-- Location: LCCOMB_X23_Y30_N6
\DMEM|register_loop[15].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X23_Y30_N7
\DMEM|register_loop[15].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(18));

-- Location: FF_X26_Y30_N19
\DMEM|register_loop[14].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(18));

-- Location: FF_X30_Y30_N15
\DMEM|register_loop[12].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(18));

-- Location: FF_X30_Y30_N1
\DMEM|register_loop[13].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(18));

-- Location: LCCOMB_X30_Y30_N14
\DMEM|muxA|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(18)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(18),
	datad => \DMEM|register_loop[13].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~17_combout\);

-- Location: LCCOMB_X26_Y30_N18
\DMEM|muxA|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux13~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(18))) # (!\DMEM|muxA|Mux13~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(18)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(18),
	datac => \DMEM|register_loop[14].register_inst|Q\(18),
	datad => \DMEM|muxA|Mux13~17_combout\,
	combout => \DMEM|muxA|Mux13~18_combout\);

-- Location: FF_X30_Y28_N13
\DMEM|register_loop[0].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(18));

-- Location: LCCOMB_X30_Y25_N8
\DMEM|register_loop[2].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X30_Y25_N9
\DMEM|register_loop[2].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(18));

-- Location: LCCOMB_X30_Y28_N12
\DMEM|muxA|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(18))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(18),
	datad => \DMEM|register_loop[2].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~14_combout\);

-- Location: FF_X30_Y28_N23
\DMEM|register_loop[3].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(18));

-- Location: FF_X28_Y25_N25
\DMEM|register_loop[1].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(18));

-- Location: LCCOMB_X30_Y28_N22
\DMEM|muxA|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~15_combout\ = (\DMEM|muxA|Mux13~14_combout\ & (((\DMEM|register_loop[3].register_inst|Q\(18))) # (!\addr[0]~input_o\))) # (!\DMEM|muxA|Mux13~14_combout\ & (\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux13~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(18),
	datad => \DMEM|register_loop[1].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~15_combout\);

-- Location: LCCOMB_X28_Y23_N0
\DMEM|register_loop[9].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X28_Y23_N1
\DMEM|register_loop[9].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(18));

-- Location: FF_X29_Y23_N11
\DMEM|register_loop[11].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(18));

-- Location: FF_X29_Y23_N1
\DMEM|register_loop[8].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(18));

-- Location: FF_X30_Y23_N27
\DMEM|register_loop[10].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(18));

-- Location: LCCOMB_X29_Y23_N0
\DMEM|muxA|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(18)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(18),
	datad => \DMEM|register_loop[10].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~12_combout\);

-- Location: LCCOMB_X29_Y23_N10
\DMEM|muxA|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux13~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(18)))) # (!\DMEM|muxA|Mux13~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(18))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(18),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(18),
	datad => \DMEM|muxA|Mux13~12_combout\,
	combout => \DMEM|muxA|Mux13~13_combout\);

-- Location: LCCOMB_X30_Y28_N8
\DMEM|muxA|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux13~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux13~15_combout\,
	datad => \DMEM|muxA|Mux13~13_combout\,
	combout => \DMEM|muxA|Mux13~16_combout\);

-- Location: LCCOMB_X23_Y27_N20
\DMEM|register_loop[7].register_inst|Q[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[18]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[18]~feeder_combout\);

-- Location: FF_X23_Y27_N21
\DMEM|register_loop[7].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[18]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(18));

-- Location: FF_X24_Y30_N25
\DMEM|register_loop[6].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(18));

-- Location: FF_X23_Y30_N13
\DMEM|register_loop[4].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(18));

-- Location: FF_X22_Y27_N3
\DMEM|register_loop[5].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y30_N12
\DMEM|muxA|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(18))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(18),
	datad => \DMEM|register_loop[5].register_inst|Q\(18),
	combout => \DMEM|muxA|Mux13~10_combout\);

-- Location: LCCOMB_X24_Y30_N24
\DMEM|muxA|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux13~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(18))) # (!\DMEM|muxA|Mux13~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(18)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[7].register_inst|Q\(18),
	datac => \DMEM|register_loop[6].register_inst|Q\(18),
	datad => \DMEM|muxA|Mux13~10_combout\,
	combout => \DMEM|muxA|Mux13~11_combout\);

-- Location: LCCOMB_X30_Y28_N18
\DMEM|muxA|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux13~16_combout\ & (\DMEM|muxA|Mux13~18_combout\)) # (!\DMEM|muxA|Mux13~16_combout\ & ((\DMEM|muxA|Mux13~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux13~18_combout\,
	datac => \DMEM|muxA|Mux13~16_combout\,
	datad => \DMEM|muxA|Mux13~11_combout\,
	combout => \DMEM|muxA|Mux13~19_combout\);

-- Location: LCCOMB_X29_Y28_N24
\DMEM|muxA|Mux13~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux13~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux13~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux13~9_combout\,
	datad => \DMEM|muxA|Mux13~19_combout\,
	combout => \DMEM|muxA|Mux13~20_combout\);

-- Location: FF_X29_Y28_N25
\DMEM|dataR_buffer|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux13~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(18));

-- Location: LCCOMB_X26_Y22_N18
\DMEM|dataR_Sel|dataR[18]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[18]~18_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(18)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux13~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|muxA|Mux13~20_combout\,
	datac => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(18),
	combout => \DMEM|dataR_Sel|dataR[18]~18_combout\);

-- Location: IOIBUF_X27_Y41_N8
\dataW[19]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(19),
	o => \dataW[19]~input_o\);

-- Location: LCCOMB_X29_Y30_N8
\DMEM|register_loop[0].register_inst|Q~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~20_combout\ = (\rst_ni~input_o\ & \dataW[19]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datac => \dataW[19]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~20_combout\);

-- Location: FF_X24_Y23_N11
\DMEM|register_loop[18].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(19));

-- Location: LCCOMB_X25_Y23_N24
\DMEM|register_loop[22].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X25_Y23_N25
\DMEM|register_loop[22].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(19));

-- Location: LCCOMB_X24_Y23_N10
\DMEM|muxA|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(19))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(19),
	datad => \DMEM|register_loop[22].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~0_combout\);

-- Location: FF_X24_Y23_N1
\DMEM|register_loop[26].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(19));

-- Location: LCCOMB_X25_Y23_N18
\DMEM|register_loop[30].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X25_Y23_N19
\DMEM|register_loop[30].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[30].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(19));

-- Location: LCCOMB_X24_Y23_N0
\DMEM|muxA|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~1_combout\ = (\DMEM|muxA|Mux12~0_combout\ & (((\DMEM|register_loop[30].register_inst|Q\(19))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux12~0_combout\ & (\addr[3]~input_o\ & (\DMEM|register_loop[26].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux12~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(19),
	datad => \DMEM|register_loop[30].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~1_combout\);

-- Location: FF_X25_Y27_N15
\DMEM|register_loop[27].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(19));

-- Location: FF_X25_Y27_N21
\DMEM|register_loop[31].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(19));

-- Location: FF_X24_Y27_N11
\DMEM|register_loop[19].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(19));

-- Location: FF_X24_Y27_N5
\DMEM|register_loop[23].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(19));

-- Location: LCCOMB_X24_Y27_N10
\DMEM|muxA|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(19))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(19),
	datad => \DMEM|register_loop[23].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~7_combout\);

-- Location: LCCOMB_X25_Y27_N20
\DMEM|muxA|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux12~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(19)))) # (!\DMEM|muxA|Mux12~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(19))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(19),
	datac => \DMEM|register_loop[31].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~7_combout\,
	combout => \DMEM|muxA|Mux12~8_combout\);

-- Location: LCCOMB_X32_Y26_N24
\DMEM|register_loop[20].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X32_Y26_N25
\DMEM|register_loop[20].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(19));

-- Location: FF_X31_Y26_N31
\DMEM|register_loop[28].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(19));

-- Location: FF_X31_Y26_N25
\DMEM|register_loop[16].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(19));

-- Location: LCCOMB_X32_Y26_N22
\DMEM|register_loop[24].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X32_Y26_N23
\DMEM|register_loop[24].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(19));

-- Location: LCCOMB_X31_Y26_N24
\DMEM|muxA|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(19)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(19),
	datad => \DMEM|register_loop[24].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y26_N30
\DMEM|muxA|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux12~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(19)))) # (!\DMEM|muxA|Mux12~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(19))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(19),
	datac => \DMEM|register_loop[28].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~4_combout\,
	combout => \DMEM|muxA|Mux12~5_combout\);

-- Location: LCCOMB_X32_Y29_N8
\DMEM|register_loop[21].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X32_Y29_N9
\DMEM|register_loop[21].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(19));

-- Location: FF_X31_Y29_N5
\DMEM|register_loop[29].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(19));

-- Location: FF_X31_Y29_N11
\DMEM|register_loop[17].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(19));

-- Location: LCCOMB_X30_Y29_N28
\DMEM|register_loop[25].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X30_Y29_N29
\DMEM|register_loop[25].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(19));

-- Location: LCCOMB_X31_Y29_N10
\DMEM|muxA|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(19)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(19),
	datad => \DMEM|register_loop[25].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~2_combout\);

-- Location: LCCOMB_X31_Y29_N4
\DMEM|muxA|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux12~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(19)))) # (!\DMEM|muxA|Mux12~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(19))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(19),
	datac => \DMEM|register_loop[29].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~2_combout\,
	combout => \DMEM|muxA|Mux12~3_combout\);

-- Location: LCCOMB_X26_Y25_N2
\DMEM|muxA|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~6_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|muxA|Mux12~3_combout\))) # (!\addr[0]~input_o\ & (\DMEM|muxA|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux12~5_combout\,
	datad => \DMEM|muxA|Mux12~3_combout\,
	combout => \DMEM|muxA|Mux12~6_combout\);

-- Location: LCCOMB_X26_Y25_N4
\DMEM|muxA|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux12~6_combout\ & ((\DMEM|muxA|Mux12~8_combout\))) # (!\DMEM|muxA|Mux12~6_combout\ & (\DMEM|muxA|Mux12~1_combout\)))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux12~1_combout\,
	datac => \DMEM|muxA|Mux12~8_combout\,
	datad => \DMEM|muxA|Mux12~6_combout\,
	combout => \DMEM|muxA|Mux12~9_combout\);

-- Location: FF_X29_Y30_N9
\DMEM|register_loop[15].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(19));

-- Location: FF_X28_Y30_N9
\DMEM|register_loop[13].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(19));

-- Location: FF_X27_Y30_N15
\DMEM|register_loop[12].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(19));

-- Location: FF_X27_Y30_N29
\DMEM|register_loop[14].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(19));

-- Location: LCCOMB_X27_Y30_N14
\DMEM|muxA|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(19))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(19),
	datad => \DMEM|register_loop[14].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~17_combout\);

-- Location: LCCOMB_X28_Y30_N8
\DMEM|muxA|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux12~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(19))) # (!\DMEM|muxA|Mux12~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(19)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(19),
	datac => \DMEM|register_loop[13].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~17_combout\,
	combout => \DMEM|muxA|Mux12~18_combout\);

-- Location: FF_X28_Y22_N27
\DMEM|register_loop[11].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(19));

-- Location: FF_X28_Y22_N29
\DMEM|register_loop[10].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(19));

-- Location: FF_X29_Y22_N25
\DMEM|register_loop[8].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(19));

-- Location: FF_X30_Y22_N29
\DMEM|register_loop[9].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(19));

-- Location: LCCOMB_X29_Y22_N24
\DMEM|muxA|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(19)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(19),
	datad => \DMEM|register_loop[9].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~10_combout\);

-- Location: LCCOMB_X28_Y22_N28
\DMEM|muxA|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux12~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(19))) # (!\DMEM|muxA|Mux12~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(19)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(19),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~10_combout\,
	combout => \DMEM|muxA|Mux12~11_combout\);

-- Location: LCCOMB_X22_Y25_N26
\DMEM|register_loop[2].register_inst|Q[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[19]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[19]~feeder_combout\);

-- Location: FF_X22_Y25_N27
\DMEM|register_loop[2].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[19]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(19));

-- Location: FF_X26_Y25_N27
\DMEM|register_loop[3].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(19));

-- Location: FF_X25_Y25_N5
\DMEM|register_loop[1].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(19));

-- Location: FF_X25_Y25_N19
\DMEM|register_loop[0].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(19));

-- Location: LCCOMB_X25_Y25_N18
\DMEM|muxA|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~14_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|register_loop[1].register_inst|Q\(19))) # (!\addr[0]~input_o\ & ((\DMEM|register_loop[0].register_inst|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(19),
	datac => \DMEM|register_loop[0].register_inst|Q\(19),
	datad => \addr[0]~input_o\,
	combout => \DMEM|muxA|Mux12~14_combout\);

-- Location: LCCOMB_X26_Y25_N26
\DMEM|muxA|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux12~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(19)))) # (!\DMEM|muxA|Mux12~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(19))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(19),
	datac => \DMEM|register_loop[3].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~14_combout\,
	combout => \DMEM|muxA|Mux12~15_combout\);

-- Location: FF_X22_Y27_N5
\DMEM|register_loop[5].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(19));

-- Location: FF_X23_Y27_N29
\DMEM|register_loop[7].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(19));

-- Location: FF_X23_Y27_N7
\DMEM|register_loop[4].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(19));

-- Location: FF_X23_Y25_N3
\DMEM|register_loop[6].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(19));

-- Location: LCCOMB_X23_Y27_N6
\DMEM|muxA|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(19)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(19),
	datad => \DMEM|register_loop[6].register_inst|Q\(19),
	combout => \DMEM|muxA|Mux12~12_combout\);

-- Location: LCCOMB_X23_Y27_N28
\DMEM|muxA|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux12~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(19)))) # (!\DMEM|muxA|Mux12~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(19))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(19),
	datac => \DMEM|register_loop[7].register_inst|Q\(19),
	datad => \DMEM|muxA|Mux12~12_combout\,
	combout => \DMEM|muxA|Mux12~13_combout\);

-- Location: LCCOMB_X26_Y25_N0
\DMEM|muxA|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~16_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|muxA|Mux12~13_combout\))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux12~15_combout\,
	datad => \DMEM|muxA|Mux12~13_combout\,
	combout => \DMEM|muxA|Mux12~16_combout\);

-- Location: LCCOMB_X26_Y25_N18
\DMEM|muxA|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux12~16_combout\ & (\DMEM|muxA|Mux12~18_combout\)) # (!\DMEM|muxA|Mux12~16_combout\ & ((\DMEM|muxA|Mux12~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux12~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux12~11_combout\,
	datad => \DMEM|muxA|Mux12~16_combout\,
	combout => \DMEM|muxA|Mux12~19_combout\);

-- Location: LCCOMB_X26_Y25_N20
\DMEM|muxA|Mux12~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux12~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux12~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux12~9_combout\,
	datad => \DMEM|muxA|Mux12~19_combout\,
	combout => \DMEM|muxA|Mux12~20_combout\);

-- Location: FF_X26_Y25_N21
\DMEM|dataR_buffer|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux12~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(19));

-- Location: LCCOMB_X26_Y25_N28
\DMEM|dataR_Sel|dataR[19]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[19]~19_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(19))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux12~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|dataR_buffer|Q\(19),
	datac => \DMEM|muxA|Mux12~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[19]~19_combout\);

-- Location: IOIBUF_X38_Y41_N8
\dataW[20]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(20),
	o => \dataW[20]~input_o\);

-- Location: LCCOMB_X31_Y30_N28
\DMEM|register_loop[0].register_inst|Q~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~21_combout\ = (\rst_ni~input_o\ & \dataW[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[20]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~21_combout\);

-- Location: LCCOMB_X28_Y25_N6
\DMEM|register_loop[1].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X28_Y25_N7
\DMEM|register_loop[1].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(20));

-- Location: FF_X32_Y27_N31
\DMEM|register_loop[3].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(20));

-- Location: FF_X30_Y27_N31
\DMEM|register_loop[2].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(20));

-- Location: FF_X30_Y27_N9
\DMEM|register_loop[0].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(20));

-- Location: LCCOMB_X30_Y27_N8
\DMEM|muxA|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~14_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|register_loop[2].register_inst|Q\(20))) # (!\addr[1]~input_o\ & ((\DMEM|register_loop[0].register_inst|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(20),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(20),
	datad => \addr[1]~input_o\,
	combout => \DMEM|muxA|Mux11~14_combout\);

-- Location: LCCOMB_X32_Y27_N30
\DMEM|muxA|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux11~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(20)))) # (!\DMEM|muxA|Mux11~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(20))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(20),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~14_combout\,
	combout => \DMEM|muxA|Mux11~15_combout\);

-- Location: FF_X32_Y22_N5
\DMEM|register_loop[9].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(20));

-- Location: FF_X31_Y22_N27
\DMEM|register_loop[11].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(20));

-- Location: FF_X31_Y22_N13
\DMEM|register_loop[8].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(20));

-- Location: FF_X32_Y22_N27
\DMEM|register_loop[10].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(20));

-- Location: LCCOMB_X31_Y22_N12
\DMEM|muxA|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(20))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(20),
	datad => \DMEM|register_loop[10].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~12_combout\);

-- Location: LCCOMB_X31_Y22_N26
\DMEM|muxA|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux11~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(20)))) # (!\DMEM|muxA|Mux11~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(20))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(20),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~12_combout\,
	combout => \DMEM|muxA|Mux11~13_combout\);

-- Location: LCCOMB_X32_Y27_N20
\DMEM|muxA|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux11~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux11~15_combout\,
	datad => \DMEM|muxA|Mux11~13_combout\,
	combout => \DMEM|muxA|Mux11~16_combout\);

-- Location: LCCOMB_X21_Y27_N16
\DMEM|register_loop[7].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X21_Y27_N17
\DMEM|register_loop[7].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(20));

-- Location: FF_X22_Y27_N15
\DMEM|register_loop[6].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(20));

-- Location: FF_X23_Y27_N23
\DMEM|register_loop[4].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(20));

-- Location: LCCOMB_X22_Y27_N24
\DMEM|register_loop[5].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X22_Y27_N25
\DMEM|register_loop[5].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(20));

-- Location: LCCOMB_X23_Y27_N22
\DMEM|muxA|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[5].register_inst|Q\(20))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(20),
	datad => \DMEM|register_loop[5].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~10_combout\);

-- Location: LCCOMB_X22_Y27_N14
\DMEM|muxA|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux11~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(20))) # (!\DMEM|muxA|Mux11~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(20)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(20),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~10_combout\,
	combout => \DMEM|muxA|Mux11~11_combout\);

-- Location: LCCOMB_X31_Y30_N4
\DMEM|register_loop[15].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X31_Y30_N5
\DMEM|register_loop[15].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(20));

-- Location: FF_X27_Y30_N17
\DMEM|register_loop[14].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(20));

-- Location: FF_X27_Y30_N11
\DMEM|register_loop[12].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(20));

-- Location: LCCOMB_X31_Y30_N22
\DMEM|register_loop[13].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X31_Y30_N23
\DMEM|register_loop[13].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y30_N10
\DMEM|muxA|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(20)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(20),
	datad => \DMEM|register_loop[13].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~17_combout\);

-- Location: LCCOMB_X27_Y30_N16
\DMEM|muxA|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux11~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(20))) # (!\DMEM|muxA|Mux11~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(20)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(20),
	datac => \DMEM|register_loop[14].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~17_combout\,
	combout => \DMEM|muxA|Mux11~18_combout\);

-- Location: LCCOMB_X32_Y27_N22
\DMEM|muxA|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux11~16_combout\ & ((\DMEM|muxA|Mux11~18_combout\))) # (!\DMEM|muxA|Mux11~16_combout\ & (\DMEM|muxA|Mux11~11_combout\)))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux11~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux11~16_combout\,
	datac => \DMEM|muxA|Mux11~11_combout\,
	datad => \DMEM|muxA|Mux11~18_combout\,
	combout => \DMEM|muxA|Mux11~19_combout\);

-- Location: LCCOMB_X26_Y28_N18
\DMEM|register_loop[29].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X26_Y28_N19
\DMEM|register_loop[29].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(20));

-- Location: FF_X31_Y28_N7
\DMEM|register_loop[25].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(20));

-- Location: FF_X27_Y28_N17
\DMEM|register_loop[17].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(20));

-- Location: LCCOMB_X28_Y28_N22
\DMEM|register_loop[21].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X28_Y28_N23
\DMEM|register_loop[21].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y28_N16
\DMEM|muxA|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(20))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(20),
	datad => \DMEM|register_loop[21].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y28_N6
\DMEM|muxA|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux11~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(20))) # (!\DMEM|muxA|Mux11~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(20)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(20),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~0_combout\,
	combout => \DMEM|muxA|Mux11~1_combout\);

-- Location: FF_X23_Y28_N7
\DMEM|register_loop[19].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(20));

-- Location: LCCOMB_X22_Y28_N22
\DMEM|register_loop[27].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X22_Y28_N23
\DMEM|register_loop[27].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(20));

-- Location: LCCOMB_X23_Y28_N6
\DMEM|muxA|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(20)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(20),
	datad => \DMEM|register_loop[27].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~7_combout\);

-- Location: FF_X23_Y28_N29
\DMEM|register_loop[31].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(20));

-- Location: LCCOMB_X22_Y28_N28
\DMEM|register_loop[23].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X22_Y28_N29
\DMEM|register_loop[23].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(20));

-- Location: LCCOMB_X23_Y28_N28
\DMEM|muxA|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~8_combout\ = (\DMEM|muxA|Mux11~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(20))) # (!\addr[2]~input_o\))) # (!\DMEM|muxA|Mux11~7_combout\ & (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux11~7_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(20),
	datad => \DMEM|register_loop[23].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~8_combout\);

-- Location: FF_X31_Y24_N13
\DMEM|register_loop[16].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(20));

-- Location: LCCOMB_X32_Y24_N22
\DMEM|register_loop[20].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X32_Y24_N23
\DMEM|register_loop[20].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(20));

-- Location: LCCOMB_X31_Y24_N12
\DMEM|muxA|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(20))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(20),
	datad => \DMEM|register_loop[20].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~4_combout\);

-- Location: LCCOMB_X32_Y24_N12
\DMEM|register_loop[24].register_inst|Q[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[20]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[20]~feeder_combout\);

-- Location: FF_X32_Y24_N13
\DMEM|register_loop[24].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[20]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(20));

-- Location: FF_X31_Y24_N27
\DMEM|register_loop[28].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(20));

-- Location: LCCOMB_X31_Y24_N26
\DMEM|muxA|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~5_combout\ = (\DMEM|muxA|Mux11~4_combout\ & (((\DMEM|register_loop[28].register_inst|Q\(20)) # (!\addr[3]~input_o\)))) # (!\DMEM|muxA|Mux11~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(20) & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux11~4_combout\,
	datab => \DMEM|register_loop[24].register_inst|Q\(20),
	datac => \DMEM|register_loop[28].register_inst|Q\(20),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux11~5_combout\);

-- Location: FF_X25_Y22_N13
\DMEM|register_loop[22].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(20));

-- Location: FF_X26_Y22_N23
\DMEM|register_loop[30].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(20));

-- Location: FF_X26_Y22_N25
\DMEM|register_loop[18].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(20));

-- Location: FF_X25_Y22_N3
\DMEM|register_loop[26].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(20));

-- Location: LCCOMB_X26_Y22_N24
\DMEM|muxA|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(20))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(20),
	datad => \DMEM|register_loop[26].register_inst|Q\(20),
	combout => \DMEM|muxA|Mux11~2_combout\);

-- Location: LCCOMB_X26_Y22_N22
\DMEM|muxA|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux11~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(20)))) # (!\DMEM|muxA|Mux11~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(20))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(20),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(20),
	datad => \DMEM|muxA|Mux11~2_combout\,
	combout => \DMEM|muxA|Mux11~3_combout\);

-- Location: LCCOMB_X32_Y27_N6
\DMEM|muxA|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux11~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|muxA|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux11~5_combout\,
	datad => \DMEM|muxA|Mux11~3_combout\,
	combout => \DMEM|muxA|Mux11~6_combout\);

-- Location: LCCOMB_X32_Y27_N12
\DMEM|muxA|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux11~6_combout\ & ((\DMEM|muxA|Mux11~8_combout\))) # (!\DMEM|muxA|Mux11~6_combout\ & (\DMEM|muxA|Mux11~1_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux11~1_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux11~8_combout\,
	datad => \DMEM|muxA|Mux11~6_combout\,
	combout => \DMEM|muxA|Mux11~9_combout\);

-- Location: LCCOMB_X32_Y27_N24
\DMEM|muxA|Mux11~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux11~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux11~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux11~19_combout\,
	datad => \DMEM|muxA|Mux11~9_combout\,
	combout => \DMEM|muxA|Mux11~20_combout\);

-- Location: FF_X32_Y27_N25
\DMEM|dataR_buffer|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux11~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(20));

-- Location: LCCOMB_X32_Y27_N8
\DMEM|dataR_Sel|dataR[20]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[20]~20_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(20))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux11~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(20),
	datab => \DMEM|muxA|Mux11~20_combout\,
	datad => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[20]~20_combout\);

-- Location: IOIBUF_X43_Y41_N8
\dataW[21]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(21),
	o => \dataW[21]~input_o\);

-- Location: LCCOMB_X29_Y30_N28
\DMEM|register_loop[0].register_inst|Q~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~22_combout\ = (\rst_ni~input_o\ & \dataW[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[21]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~22_combout\);

-- Location: FF_X24_Y28_N1
\DMEM|register_loop[27].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(21));

-- Location: FF_X25_Y28_N31
\DMEM|register_loop[31].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(21));

-- Location: FF_X24_Y28_N15
\DMEM|register_loop[19].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(21));

-- Location: FF_X25_Y28_N5
\DMEM|register_loop[23].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(21));

-- Location: LCCOMB_X24_Y28_N14
\DMEM|muxA|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(21))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(21),
	datad => \DMEM|register_loop[23].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~7_combout\);

-- Location: LCCOMB_X25_Y28_N30
\DMEM|muxA|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux10~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(21)))) # (!\DMEM|muxA|Mux10~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(21))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(21),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~7_combout\,
	combout => \DMEM|muxA|Mux10~8_combout\);

-- Location: FF_X31_Y28_N9
\DMEM|register_loop[21].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(21));

-- Location: FF_X32_Y28_N25
\DMEM|register_loop[29].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(21));

-- Location: FF_X32_Y28_N3
\DMEM|register_loop[17].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(21));

-- Location: LCCOMB_X31_Y28_N14
\DMEM|register_loop[25].register_inst|Q[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[21]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[21]~feeder_combout\);

-- Location: FF_X31_Y28_N15
\DMEM|register_loop[25].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[21]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(21));

-- Location: LCCOMB_X32_Y28_N2
\DMEM|muxA|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(21)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(21),
	datad => \DMEM|register_loop[25].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~2_combout\);

-- Location: LCCOMB_X32_Y28_N24
\DMEM|muxA|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux10~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(21)))) # (!\DMEM|muxA|Mux10~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(21))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(21),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~2_combout\,
	combout => \DMEM|muxA|Mux10~3_combout\);

-- Location: FF_X32_Y24_N9
\DMEM|register_loop[20].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(21));

-- Location: FF_X31_Y24_N7
\DMEM|register_loop[28].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(21));

-- Location: FF_X31_Y24_N25
\DMEM|register_loop[16].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(21));

-- Location: FF_X32_Y24_N19
\DMEM|register_loop[24].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(21));

-- Location: LCCOMB_X31_Y24_N24
\DMEM|muxA|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(21)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(21),
	datad => \DMEM|register_loop[24].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~4_combout\);

-- Location: LCCOMB_X31_Y24_N6
\DMEM|muxA|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux10~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(21)))) # (!\DMEM|muxA|Mux10~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(21))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(21),
	datac => \DMEM|register_loop[28].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~4_combout\,
	combout => \DMEM|muxA|Mux10~5_combout\);

-- Location: LCCOMB_X29_Y27_N22
\DMEM|muxA|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~6_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\DMEM|muxA|Mux10~3_combout\)) # (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux10~3_combout\,
	datac => \addr[0]~input_o\,
	datad => \DMEM|muxA|Mux10~5_combout\,
	combout => \DMEM|muxA|Mux10~6_combout\);

-- Location: FF_X26_Y22_N27
\DMEM|register_loop[30].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(21));

-- Location: FF_X27_Y22_N15
\DMEM|register_loop[26].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(21));

-- Location: FF_X26_Y22_N29
\DMEM|register_loop[18].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(21));

-- Location: FF_X25_Y22_N29
\DMEM|register_loop[22].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(21));

-- Location: LCCOMB_X26_Y22_N28
\DMEM|muxA|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(21)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(21),
	datad => \DMEM|register_loop[22].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y22_N14
\DMEM|muxA|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux10~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(21))) # (!\DMEM|muxA|Mux10~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(21)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(21),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~0_combout\,
	combout => \DMEM|muxA|Mux10~1_combout\);

-- Location: LCCOMB_X29_Y27_N4
\DMEM|muxA|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux10~6_combout\ & (\DMEM|muxA|Mux10~8_combout\)) # (!\DMEM|muxA|Mux10~6_combout\ & ((\DMEM|muxA|Mux10~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux10~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux10~6_combout\,
	datad => \DMEM|muxA|Mux10~1_combout\,
	combout => \DMEM|muxA|Mux10~9_combout\);

-- Location: FF_X29_Y30_N29
\DMEM|register_loop[15].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(21));

-- Location: FF_X29_Y30_N19
\DMEM|register_loop[13].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(21));

-- Location: FF_X27_Y30_N9
\DMEM|register_loop[12].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(21));

-- Location: LCCOMB_X26_Y30_N2
\DMEM|register_loop[14].register_inst|Q[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[21]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[21]~feeder_combout\);

-- Location: FF_X26_Y30_N3
\DMEM|register_loop[14].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[21]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(21));

-- Location: LCCOMB_X27_Y30_N8
\DMEM|muxA|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(21))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(21),
	datad => \DMEM|register_loop[14].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~17_combout\);

-- Location: LCCOMB_X29_Y30_N18
\DMEM|muxA|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux10~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(21))) # (!\DMEM|muxA|Mux10~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(21)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(21),
	datac => \DMEM|register_loop[13].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~17_combout\,
	combout => \DMEM|muxA|Mux10~18_combout\);

-- Location: LCCOMB_X34_Y27_N14
\DMEM|register_loop[2].register_inst|Q[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[21]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[21]~feeder_combout\);

-- Location: FF_X34_Y27_N15
\DMEM|register_loop[2].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[21]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(21));

-- Location: FF_X29_Y27_N7
\DMEM|register_loop[3].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(21));

-- Location: FF_X27_Y27_N11
\DMEM|register_loop[0].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(21));

-- Location: FF_X27_Y27_N13
\DMEM|register_loop[1].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(21));

-- Location: LCCOMB_X27_Y27_N10
\DMEM|muxA|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(21)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(21),
	datad => \DMEM|register_loop[1].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~14_combout\);

-- Location: LCCOMB_X29_Y27_N6
\DMEM|muxA|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux10~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(21)))) # (!\DMEM|muxA|Mux10~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(21))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(21),
	datac => \DMEM|register_loop[3].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~14_combout\,
	combout => \DMEM|muxA|Mux10~15_combout\);

-- Location: LCCOMB_X24_Y26_N12
\DMEM|register_loop[5].register_inst|Q[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[21]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[21]~feeder_combout\);

-- Location: FF_X24_Y26_N13
\DMEM|register_loop[5].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[21]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(21));

-- Location: FF_X25_Y30_N5
\DMEM|register_loop[7].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(21));

-- Location: FF_X25_Y30_N19
\DMEM|register_loop[4].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(21));

-- Location: LCCOMB_X26_Y30_N24
\DMEM|register_loop[6].register_inst|Q[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[21]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[21]~feeder_combout\);

-- Location: FF_X26_Y30_N25
\DMEM|register_loop[6].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[21]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(21));

-- Location: LCCOMB_X25_Y30_N18
\DMEM|muxA|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(21))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(21),
	datad => \DMEM|register_loop[6].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~12_combout\);

-- Location: LCCOMB_X25_Y30_N4
\DMEM|muxA|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux10~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(21)))) # (!\DMEM|muxA|Mux10~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(21))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(21),
	datac => \DMEM|register_loop[7].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~12_combout\,
	combout => \DMEM|muxA|Mux10~13_combout\);

-- Location: LCCOMB_X29_Y27_N8
\DMEM|muxA|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~16_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|muxA|Mux10~13_combout\))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux10~15_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \DMEM|muxA|Mux10~13_combout\,
	combout => \DMEM|muxA|Mux10~16_combout\);

-- Location: FF_X28_Y22_N7
\DMEM|register_loop[11].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(21));

-- Location: FF_X28_Y22_N1
\DMEM|register_loop[10].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(21));

-- Location: FF_X29_Y22_N19
\DMEM|register_loop[8].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(21));

-- Location: FF_X28_Y23_N31
\DMEM|register_loop[9].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(21));

-- Location: LCCOMB_X29_Y22_N18
\DMEM|muxA|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(21)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(21),
	datad => \DMEM|register_loop[9].register_inst|Q\(21),
	combout => \DMEM|muxA|Mux10~10_combout\);

-- Location: LCCOMB_X28_Y22_N0
\DMEM|muxA|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux10~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(21))) # (!\DMEM|muxA|Mux10~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(21)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(21),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(21),
	datad => \DMEM|muxA|Mux10~10_combout\,
	combout => \DMEM|muxA|Mux10~11_combout\);

-- Location: LCCOMB_X29_Y27_N10
\DMEM|muxA|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux10~16_combout\ & (\DMEM|muxA|Mux10~18_combout\)) # (!\DMEM|muxA|Mux10~16_combout\ & ((\DMEM|muxA|Mux10~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux10~18_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux10~16_combout\,
	datad => \DMEM|muxA|Mux10~11_combout\,
	combout => \DMEM|muxA|Mux10~19_combout\);

-- Location: LCCOMB_X29_Y27_N28
\DMEM|muxA|Mux10~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux10~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux10~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux10~9_combout\,
	datad => \DMEM|muxA|Mux10~19_combout\,
	combout => \DMEM|muxA|Mux10~20_combout\);

-- Location: FF_X29_Y27_N29
\DMEM|dataR_buffer|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux10~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(21));

-- Location: LCCOMB_X29_Y27_N16
\DMEM|dataR_Sel|dataR[21]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[21]~21_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(21))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux10~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|dataR_buffer|Q\(21),
	datad => \DMEM|muxA|Mux10~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[21]~21_combout\);

-- Location: IOIBUF_X52_Y31_N8
\dataW[22]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(22),
	o => \dataW[22]~input_o\);

-- Location: LCCOMB_X31_Y30_N18
\DMEM|register_loop[0].register_inst|Q~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~23_combout\ = (\rst_ni~input_o\ & \dataW[22]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \dataW[22]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~23_combout\);

-- Location: FF_X22_Y28_N17
\DMEM|register_loop[23].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(22));

-- Location: FF_X23_Y28_N1
\DMEM|register_loop[31].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(22));

-- Location: FF_X23_Y28_N11
\DMEM|register_loop[19].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(22));

-- Location: FF_X22_Y28_N19
\DMEM|register_loop[27].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(22));

-- Location: LCCOMB_X23_Y28_N10
\DMEM|muxA|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(22)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(22),
	datad => \DMEM|register_loop[27].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~7_combout\);

-- Location: LCCOMB_X23_Y28_N0
\DMEM|muxA|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux9~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(22)))) # (!\DMEM|muxA|Mux9~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(22))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(22),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~7_combout\,
	combout => \DMEM|muxA|Mux9~8_combout\);

-- Location: LCCOMB_X26_Y28_N16
\DMEM|register_loop[29].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X26_Y28_N17
\DMEM|register_loop[29].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(22));

-- Location: FF_X28_Y28_N13
\DMEM|register_loop[25].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(22));

-- Location: FF_X27_Y28_N15
\DMEM|register_loop[17].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(22));

-- Location: FF_X28_Y28_N7
\DMEM|register_loop[21].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(22));

-- Location: LCCOMB_X27_Y28_N14
\DMEM|muxA|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(22))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(22),
	datad => \DMEM|register_loop[21].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~0_combout\);

-- Location: LCCOMB_X28_Y28_N12
\DMEM|muxA|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux9~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(22))) # (!\DMEM|muxA|Mux9~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(22)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(22),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~0_combout\,
	combout => \DMEM|muxA|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y23_N24
\DMEM|register_loop[22].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X26_Y23_N25
\DMEM|register_loop[22].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(22));

-- Location: FF_X27_Y23_N23
\DMEM|register_loop[30].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(22));

-- Location: FF_X27_Y23_N13
\DMEM|register_loop[18].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(22));

-- Location: LCCOMB_X26_Y23_N18
\DMEM|register_loop[26].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X26_Y23_N19
\DMEM|register_loop[26].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(22));

-- Location: LCCOMB_X27_Y23_N12
\DMEM|muxA|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(22)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(22),
	datad => \DMEM|register_loop[26].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~2_combout\);

-- Location: LCCOMB_X27_Y23_N22
\DMEM|muxA|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux9~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(22)))) # (!\DMEM|muxA|Mux9~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(22))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[22].register_inst|Q\(22),
	datac => \DMEM|register_loop[30].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~2_combout\,
	combout => \DMEM|muxA|Mux9~3_combout\);

-- Location: FF_X30_Y24_N3
\DMEM|register_loop[24].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(22));

-- Location: FF_X31_Y24_N19
\DMEM|register_loop[28].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(22));

-- Location: FF_X31_Y24_N29
\DMEM|register_loop[16].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(22));

-- Location: FF_X30_Y24_N13
\DMEM|register_loop[20].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(22));

-- Location: LCCOMB_X31_Y24_N28
\DMEM|muxA|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(22))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(22),
	datad => \DMEM|register_loop[20].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~4_combout\);

-- Location: LCCOMB_X31_Y24_N18
\DMEM|muxA|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux9~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(22)))) # (!\DMEM|muxA|Mux9~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(22))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(22),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~4_combout\,
	combout => \DMEM|muxA|Mux9~5_combout\);

-- Location: LCCOMB_X27_Y27_N24
\DMEM|muxA|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~6_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|muxA|Mux9~3_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & ((\DMEM|muxA|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux9~3_combout\,
	datad => \DMEM|muxA|Mux9~5_combout\,
	combout => \DMEM|muxA|Mux9~6_combout\);

-- Location: LCCOMB_X27_Y27_N6
\DMEM|muxA|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux9~6_combout\ & (\DMEM|muxA|Mux9~8_combout\)) # (!\DMEM|muxA|Mux9~6_combout\ & ((\DMEM|muxA|Mux9~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux9~8_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|muxA|Mux9~1_combout\,
	datad => \DMEM|muxA|Mux9~6_combout\,
	combout => \DMEM|muxA|Mux9~9_combout\);

-- Location: LCCOMB_X29_Y30_N22
\DMEM|register_loop[15].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X29_Y30_N23
\DMEM|register_loop[15].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(22));

-- Location: FF_X26_Y30_N7
\DMEM|register_loop[14].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(22));

-- Location: FF_X27_Y30_N27
\DMEM|register_loop[12].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(22));

-- Location: LCCOMB_X31_Y30_N30
\DMEM|register_loop[13].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X31_Y30_N31
\DMEM|register_loop[13].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(22));

-- Location: LCCOMB_X27_Y30_N26
\DMEM|muxA|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(22)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(22),
	datad => \DMEM|register_loop[13].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~17_combout\);

-- Location: LCCOMB_X26_Y30_N6
\DMEM|muxA|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux9~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(22))) # (!\DMEM|muxA|Mux9~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(22)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(22),
	datac => \DMEM|register_loop[14].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~17_combout\,
	combout => \DMEM|muxA|Mux9~18_combout\);

-- Location: FF_X27_Y27_N17
\DMEM|register_loop[1].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(22));

-- Location: FF_X28_Y27_N27
\DMEM|register_loop[3].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(22));

-- Location: FF_X27_Y27_N31
\DMEM|register_loop[0].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(22));

-- Location: LCCOMB_X22_Y26_N26
\DMEM|register_loop[2].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X22_Y26_N27
\DMEM|register_loop[2].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(22));

-- Location: LCCOMB_X27_Y27_N30
\DMEM|muxA|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(22))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(22),
	datad => \DMEM|register_loop[2].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~14_combout\);

-- Location: LCCOMB_X28_Y27_N26
\DMEM|muxA|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux9~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(22)))) # (!\DMEM|muxA|Mux9~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(22))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(22),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~14_combout\,
	combout => \DMEM|muxA|Mux9~15_combout\);

-- Location: LCCOMB_X30_Y22_N30
\DMEM|register_loop[9].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X30_Y22_N31
\DMEM|register_loop[9].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(22));

-- Location: FF_X29_Y22_N3
\DMEM|register_loop[11].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(22));

-- Location: FF_X29_Y22_N1
\DMEM|register_loop[8].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(22));

-- Location: LCCOMB_X28_Y22_N20
\DMEM|register_loop[10].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X28_Y22_N21
\DMEM|register_loop[10].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(22));

-- Location: LCCOMB_X29_Y22_N0
\DMEM|muxA|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(22))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(22),
	datad => \DMEM|register_loop[10].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~12_combout\);

-- Location: LCCOMB_X29_Y22_N2
\DMEM|muxA|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux9~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(22)))) # (!\DMEM|muxA|Mux9~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(22))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(22),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~12_combout\,
	combout => \DMEM|muxA|Mux9~13_combout\);

-- Location: LCCOMB_X28_Y27_N8
\DMEM|muxA|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux9~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux9~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux9~15_combout\,
	datad => \DMEM|muxA|Mux9~13_combout\,
	combout => \DMEM|muxA|Mux9~16_combout\);

-- Location: LCCOMB_X26_Y27_N20
\DMEM|register_loop[7].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X26_Y27_N21
\DMEM|register_loop[7].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(22));

-- Location: FF_X26_Y30_N29
\DMEM|register_loop[6].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(22));

-- Location: FF_X25_Y30_N15
\DMEM|register_loop[4].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(22));

-- Location: LCCOMB_X24_Y24_N16
\DMEM|register_loop[5].register_inst|Q[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[22]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~23_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[22]~feeder_combout\);

-- Location: FF_X24_Y24_N17
\DMEM|register_loop[5].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[22]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(22));

-- Location: LCCOMB_X25_Y30_N14
\DMEM|muxA|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(22)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(22),
	datad => \DMEM|register_loop[5].register_inst|Q\(22),
	combout => \DMEM|muxA|Mux9~10_combout\);

-- Location: LCCOMB_X26_Y30_N28
\DMEM|muxA|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux9~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(22))) # (!\DMEM|muxA|Mux9~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(22)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[7].register_inst|Q\(22),
	datac => \DMEM|register_loop[6].register_inst|Q\(22),
	datad => \DMEM|muxA|Mux9~10_combout\,
	combout => \DMEM|muxA|Mux9~11_combout\);

-- Location: LCCOMB_X28_Y27_N2
\DMEM|muxA|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux9~16_combout\ & (\DMEM|muxA|Mux9~18_combout\)) # (!\DMEM|muxA|Mux9~16_combout\ & ((\DMEM|muxA|Mux9~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux9~18_combout\,
	datac => \DMEM|muxA|Mux9~16_combout\,
	datad => \DMEM|muxA|Mux9~11_combout\,
	combout => \DMEM|muxA|Mux9~19_combout\);

-- Location: LCCOMB_X28_Y27_N20
\DMEM|muxA|Mux9~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux9~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux9~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux9~9_combout\,
	datad => \DMEM|muxA|Mux9~19_combout\,
	combout => \DMEM|muxA|Mux9~20_combout\);

-- Location: FF_X28_Y27_N21
\DMEM|dataR_buffer|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux9~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(22));

-- Location: LCCOMB_X28_Y27_N0
\DMEM|dataR_Sel|dataR[22]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[22]~22_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(22)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux9~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|muxA|Mux9~20_combout\,
	datac => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(22),
	combout => \DMEM|dataR_Sel|dataR[22]~22_combout\);

-- Location: IOIBUF_X38_Y41_N1
\dataW[23]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(23),
	o => \dataW[23]~input_o\);

-- Location: LCCOMB_X31_Y30_N24
\DMEM|register_loop[0].register_inst|Q~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~24_combout\ = (\rst_ni~input_o\ & \dataW[23]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[23]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~24_combout\);

-- Location: FF_X22_Y28_N1
\DMEM|register_loop[27].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(23));

-- Location: FF_X23_Y28_N21
\DMEM|register_loop[31].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(23));

-- Location: FF_X22_Y28_N27
\DMEM|register_loop[23].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(23));

-- Location: FF_X23_Y28_N3
\DMEM|register_loop[19].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(23));

-- Location: LCCOMB_X23_Y28_N2
\DMEM|muxA|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~7_combout\ = (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(23)) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\DMEM|register_loop[19].register_inst|Q\(23) & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(23),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(23),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux8~7_combout\);

-- Location: LCCOMB_X23_Y28_N20
\DMEM|muxA|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux8~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(23)))) # (!\DMEM|muxA|Mux8~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(23))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(23),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~7_combout\,
	combout => \DMEM|muxA|Mux8~8_combout\);

-- Location: FF_X27_Y23_N31
\DMEM|register_loop[30].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(23));

-- Location: FF_X26_Y23_N5
\DMEM|register_loop[26].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(23));

-- Location: FF_X27_Y23_N29
\DMEM|register_loop[18].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(23));

-- Location: FF_X26_Y23_N23
\DMEM|register_loop[22].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(23));

-- Location: LCCOMB_X27_Y23_N28
\DMEM|muxA|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(23))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(23),
	datad => \DMEM|register_loop[22].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~0_combout\);

-- Location: LCCOMB_X26_Y23_N4
\DMEM|muxA|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux8~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(23))) # (!\DMEM|muxA|Mux8~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(23)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[30].register_inst|Q\(23),
	datac => \DMEM|register_loop[26].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~0_combout\,
	combout => \DMEM|muxA|Mux8~1_combout\);

-- Location: FF_X30_Y24_N15
\DMEM|register_loop[20].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(23));

-- Location: FF_X31_Y24_N23
\DMEM|register_loop[28].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(23));

-- Location: FF_X31_Y24_N21
\DMEM|register_loop[16].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(23));

-- Location: LCCOMB_X32_Y24_N24
\DMEM|register_loop[24].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X32_Y24_N25
\DMEM|register_loop[24].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(23));

-- Location: LCCOMB_X31_Y24_N20
\DMEM|muxA|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(23)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(23),
	datad => \DMEM|register_loop[24].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~4_combout\);

-- Location: LCCOMB_X31_Y24_N22
\DMEM|muxA|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux8~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(23)))) # (!\DMEM|muxA|Mux8~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(23))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[20].register_inst|Q\(23),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~4_combout\,
	combout => \DMEM|muxA|Mux8~5_combout\);

-- Location: FF_X26_Y28_N7
\DMEM|register_loop[21].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(23));

-- Location: FF_X26_Y28_N5
\DMEM|register_loop[29].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(23));

-- Location: FF_X27_Y28_N25
\DMEM|register_loop[17].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(23));

-- Location: LCCOMB_X28_Y28_N16
\DMEM|register_loop[25].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X28_Y28_N17
\DMEM|register_loop[25].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(23));

-- Location: LCCOMB_X27_Y28_N24
\DMEM|muxA|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(23)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(23),
	datad => \DMEM|register_loop[25].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~2_combout\);

-- Location: LCCOMB_X26_Y28_N4
\DMEM|muxA|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux8~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(23)))) # (!\DMEM|muxA|Mux8~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(23))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(23),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~2_combout\,
	combout => \DMEM|muxA|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y26_N20
\DMEM|muxA|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|muxA|Mux8~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|muxA|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux8~5_combout\,
	datad => \DMEM|muxA|Mux8~3_combout\,
	combout => \DMEM|muxA|Mux8~6_combout\);

-- Location: LCCOMB_X30_Y26_N22
\DMEM|muxA|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux8~6_combout\ & (\DMEM|muxA|Mux8~8_combout\)) # (!\DMEM|muxA|Mux8~6_combout\ & ((\DMEM|muxA|Mux8~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux8~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux8~1_combout\,
	datad => \DMEM|muxA|Mux8~6_combout\,
	combout => \DMEM|muxA|Mux8~9_combout\);

-- Location: FF_X28_Y22_N13
\DMEM|register_loop[11].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(23));

-- Location: FF_X28_Y22_N3
\DMEM|register_loop[10].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(23));

-- Location: FF_X29_Y22_N29
\DMEM|register_loop[8].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(23));

-- Location: LCCOMB_X30_Y22_N24
\DMEM|register_loop[9].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X30_Y22_N25
\DMEM|register_loop[9].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(23));

-- Location: LCCOMB_X29_Y22_N28
\DMEM|muxA|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(23)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(23),
	datad => \DMEM|register_loop[9].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~10_combout\);

-- Location: LCCOMB_X28_Y22_N2
\DMEM|muxA|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux8~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(23))) # (!\DMEM|muxA|Mux8~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(23)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(23),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~10_combout\,
	combout => \DMEM|muxA|Mux8~11_combout\);

-- Location: FF_X29_Y30_N11
\DMEM|register_loop[15].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(23));

-- Location: FF_X29_Y30_N17
\DMEM|register_loop[13].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(23));

-- Location: FF_X28_Y30_N15
\DMEM|register_loop[12].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(23));

-- Location: LCCOMB_X24_Y30_N12
\DMEM|register_loop[14].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X24_Y30_N13
\DMEM|register_loop[14].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(23));

-- Location: LCCOMB_X28_Y30_N14
\DMEM|muxA|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(23))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(23),
	datad => \DMEM|register_loop[14].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~17_combout\);

-- Location: LCCOMB_X29_Y30_N16
\DMEM|muxA|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux8~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(23))) # (!\DMEM|muxA|Mux8~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(23)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(23),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~17_combout\,
	combout => \DMEM|muxA|Mux8~18_combout\);

-- Location: LCCOMB_X30_Y25_N10
\DMEM|register_loop[2].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X30_Y25_N11
\DMEM|register_loop[2].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(23));

-- Location: FF_X30_Y26_N5
\DMEM|register_loop[3].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(23));

-- Location: FF_X27_Y25_N1
\DMEM|register_loop[0].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(23));

-- Location: LCCOMB_X27_Y25_N26
\DMEM|register_loop[1].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X27_Y25_N27
\DMEM|register_loop[1].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(23));

-- Location: LCCOMB_X27_Y25_N0
\DMEM|muxA|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~14_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[1].register_inst|Q\(23))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(23),
	datad => \DMEM|register_loop[1].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~14_combout\);

-- Location: LCCOMB_X30_Y26_N4
\DMEM|muxA|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux8~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(23)))) # (!\DMEM|muxA|Mux8~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(23))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(23),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(23),
	datad => \DMEM|muxA|Mux8~14_combout\,
	combout => \DMEM|muxA|Mux8~15_combout\);

-- Location: FF_X25_Y30_N17
\DMEM|register_loop[4].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(23));

-- Location: LCCOMB_X24_Y30_N22
\DMEM|register_loop[6].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X24_Y30_N23
\DMEM|register_loop[6].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(23));

-- Location: LCCOMB_X25_Y30_N16
\DMEM|muxA|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(23))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(23),
	datad => \DMEM|register_loop[6].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~12_combout\);

-- Location: FF_X25_Y30_N11
\DMEM|register_loop[7].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(23));

-- Location: LCCOMB_X22_Y27_N22
\DMEM|register_loop[5].register_inst|Q[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[23]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~24_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[23]~feeder_combout\);

-- Location: FF_X22_Y27_N23
\DMEM|register_loop[5].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[23]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(23));

-- Location: LCCOMB_X25_Y30_N10
\DMEM|muxA|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux8~12_combout\ & (\DMEM|register_loop[7].register_inst|Q\(23))) # (!\DMEM|muxA|Mux8~12_combout\ & ((\DMEM|register_loop[5].register_inst|Q\(23)))))) # (!\addr[0]~input_o\ & 
-- (\DMEM|muxA|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux8~12_combout\,
	datac => \DMEM|register_loop[7].register_inst|Q\(23),
	datad => \DMEM|register_loop[5].register_inst|Q\(23),
	combout => \DMEM|muxA|Mux8~13_combout\);

-- Location: LCCOMB_X30_Y26_N10
\DMEM|muxA|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~16_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|muxA|Mux8~13_combout\))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux8~15_combout\,
	datad => \DMEM|muxA|Mux8~13_combout\,
	combout => \DMEM|muxA|Mux8~16_combout\);

-- Location: LCCOMB_X30_Y26_N0
\DMEM|muxA|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux8~16_combout\ & ((\DMEM|muxA|Mux8~18_combout\))) # (!\DMEM|muxA|Mux8~16_combout\ & (\DMEM|muxA|Mux8~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux8~11_combout\,
	datac => \DMEM|muxA|Mux8~18_combout\,
	datad => \DMEM|muxA|Mux8~16_combout\,
	combout => \DMEM|muxA|Mux8~19_combout\);

-- Location: LCCOMB_X30_Y26_N26
\DMEM|muxA|Mux8~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux8~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux8~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux8~9_combout\,
	datad => \DMEM|muxA|Mux8~19_combout\,
	combout => \DMEM|muxA|Mux8~20_combout\);

-- Location: FF_X30_Y26_N27
\DMEM|dataR_buffer|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux8~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(23));

-- Location: LCCOMB_X30_Y26_N6
\DMEM|dataR_Sel|dataR[23]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[23]~23_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(23))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux8~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(23),
	datab => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux8~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[23]~23_combout\);

-- Location: IOIBUF_X12_Y41_N8
\dataW[24]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(24),
	o => \dataW[24]~input_o\);

-- Location: LCCOMB_X23_Y30_N4
\DMEM|register_loop[0].register_inst|Q~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~25_combout\ = (\dataW[24]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataW[24]~input_o\,
	datac => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~25_combout\);

-- Location: LCCOMB_X22_Y28_N20
\DMEM|register_loop[23].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X22_Y28_N21
\DMEM|register_loop[23].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(24));

-- Location: FF_X23_Y28_N17
\DMEM|register_loop[31].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(24));

-- Location: FF_X23_Y28_N19
\DMEM|register_loop[19].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(24));

-- Location: LCCOMB_X22_Y28_N14
\DMEM|register_loop[27].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X22_Y28_N15
\DMEM|register_loop[27].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(24));

-- Location: LCCOMB_X23_Y28_N18
\DMEM|muxA|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(24)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(24),
	datad => \DMEM|register_loop[27].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~7_combout\);

-- Location: LCCOMB_X23_Y28_N16
\DMEM|muxA|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux7~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(24)))) # (!\DMEM|muxA|Mux7~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(24))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[23].register_inst|Q\(24),
	datac => \DMEM|register_loop[31].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~7_combout\,
	combout => \DMEM|muxA|Mux7~8_combout\);

-- Location: FF_X26_Y28_N25
\DMEM|register_loop[29].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(24));

-- Location: FF_X28_Y28_N27
\DMEM|register_loop[25].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(24));

-- Location: FF_X27_Y28_N3
\DMEM|register_loop[17].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(24));

-- Location: FF_X26_Y28_N15
\DMEM|register_loop[21].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(24));

-- Location: LCCOMB_X27_Y28_N2
\DMEM|muxA|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(24))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(24),
	datad => \DMEM|register_loop[21].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y28_N26
\DMEM|muxA|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux7~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(24))) # (!\DMEM|muxA|Mux7~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(24)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(24),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~0_combout\,
	combout => \DMEM|muxA|Mux7~1_combout\);

-- Location: FF_X32_Y24_N7
\DMEM|register_loop[24].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(24));

-- Location: FF_X31_Y24_N9
\DMEM|register_loop[16].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(24));

-- Location: FF_X32_Y24_N17
\DMEM|register_loop[20].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(24));

-- Location: LCCOMB_X31_Y24_N8
\DMEM|muxA|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(24))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(24),
	datad => \DMEM|register_loop[20].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~4_combout\);

-- Location: FF_X31_Y24_N31
\DMEM|register_loop[28].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(24));

-- Location: LCCOMB_X31_Y24_N30
\DMEM|muxA|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~5_combout\ = (\DMEM|muxA|Mux7~4_combout\ & (((\DMEM|register_loop[28].register_inst|Q\(24)) # (!\addr[3]~input_o\)))) # (!\DMEM|muxA|Mux7~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(24) & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[24].register_inst|Q\(24),
	datab => \DMEM|muxA|Mux7~4_combout\,
	datac => \DMEM|register_loop[28].register_inst|Q\(24),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux7~5_combout\);

-- Location: LCCOMB_X26_Y23_N8
\DMEM|register_loop[22].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X26_Y23_N9
\DMEM|register_loop[22].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(24));

-- Location: FF_X27_Y23_N11
\DMEM|register_loop[30].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(24));

-- Location: FF_X27_Y23_N21
\DMEM|register_loop[18].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(24));

-- Location: LCCOMB_X24_Y23_N4
\DMEM|register_loop[26].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X24_Y23_N5
\DMEM|register_loop[26].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(24));

-- Location: LCCOMB_X27_Y23_N20
\DMEM|muxA|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[26].register_inst|Q\(24)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(24),
	datad => \DMEM|register_loop[26].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y23_N10
\DMEM|muxA|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux7~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(24)))) # (!\DMEM|muxA|Mux7~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(24))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(24),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~2_combout\,
	combout => \DMEM|muxA|Mux7~3_combout\);

-- Location: LCCOMB_X30_Y26_N18
\DMEM|muxA|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|muxA|Mux7~3_combout\))) # (!\addr[1]~input_o\ & (\DMEM|muxA|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux7~5_combout\,
	datad => \DMEM|muxA|Mux7~3_combout\,
	combout => \DMEM|muxA|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y26_N8
\DMEM|muxA|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux7~6_combout\ & (\DMEM|muxA|Mux7~8_combout\)) # (!\DMEM|muxA|Mux7~6_combout\ & ((\DMEM|muxA|Mux7~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux7~8_combout\,
	datac => \DMEM|muxA|Mux7~1_combout\,
	datad => \DMEM|muxA|Mux7~6_combout\,
	combout => \DMEM|muxA|Mux7~9_combout\);

-- Location: FF_X28_Y25_N21
\DMEM|register_loop[1].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(24));

-- Location: FF_X30_Y26_N31
\DMEM|register_loop[3].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(24));

-- Location: FF_X29_Y25_N3
\DMEM|register_loop[0].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(24));

-- Location: LCCOMB_X30_Y25_N4
\DMEM|register_loop[2].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X30_Y25_N5
\DMEM|register_loop[2].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(24));

-- Location: LCCOMB_X29_Y25_N2
\DMEM|muxA|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(24)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(24),
	datad => \DMEM|register_loop[2].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~14_combout\);

-- Location: LCCOMB_X30_Y26_N30
\DMEM|muxA|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux7~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(24)))) # (!\DMEM|muxA|Mux7~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(24))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(24),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~14_combout\,
	combout => \DMEM|muxA|Mux7~15_combout\);

-- Location: LCCOMB_X28_Y23_N20
\DMEM|register_loop[9].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X28_Y23_N21
\DMEM|register_loop[9].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(24));

-- Location: FF_X29_Y22_N17
\DMEM|register_loop[11].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(24));

-- Location: FF_X29_Y22_N7
\DMEM|register_loop[8].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(24));

-- Location: LCCOMB_X28_Y22_N22
\DMEM|register_loop[10].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X28_Y22_N23
\DMEM|register_loop[10].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(24));

-- Location: LCCOMB_X29_Y22_N6
\DMEM|muxA|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(24))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(24),
	datad => \DMEM|register_loop[10].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~12_combout\);

-- Location: LCCOMB_X29_Y22_N16
\DMEM|muxA|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux7~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(24)))) # (!\DMEM|muxA|Mux7~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(24))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(24),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~12_combout\,
	combout => \DMEM|muxA|Mux7~13_combout\);

-- Location: LCCOMB_X30_Y26_N28
\DMEM|muxA|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux7~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux7~15_combout\,
	datad => \DMEM|muxA|Mux7~13_combout\,
	combout => \DMEM|muxA|Mux7~16_combout\);

-- Location: FF_X23_Y30_N21
\DMEM|register_loop[15].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(24));

-- Location: FF_X27_Y30_N5
\DMEM|register_loop[14].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(24));

-- Location: FF_X27_Y30_N7
\DMEM|register_loop[12].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(24));

-- Location: LCCOMB_X23_Y29_N0
\DMEM|register_loop[13].register_inst|Q[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[24]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[24]~feeder_combout\);

-- Location: FF_X23_Y29_N1
\DMEM|register_loop[13].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[24]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(24));

-- Location: LCCOMB_X27_Y30_N6
\DMEM|muxA|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(24)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(24),
	datad => \DMEM|register_loop[13].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~17_combout\);

-- Location: LCCOMB_X27_Y30_N4
\DMEM|muxA|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux7~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(24))) # (!\DMEM|muxA|Mux7~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(24)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(24),
	datac => \DMEM|register_loop[14].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~17_combout\,
	combout => \DMEM|muxA|Mux7~18_combout\);

-- Location: FF_X25_Y30_N31
\DMEM|register_loop[7].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(24));

-- Location: FF_X26_Y30_N9
\DMEM|register_loop[6].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(24));

-- Location: FF_X25_Y30_N25
\DMEM|register_loop[4].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(24));

-- Location: FF_X21_Y27_N11
\DMEM|register_loop[5].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(24));

-- Location: LCCOMB_X25_Y30_N24
\DMEM|muxA|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(24)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(24),
	datad => \DMEM|register_loop[5].register_inst|Q\(24),
	combout => \DMEM|muxA|Mux7~10_combout\);

-- Location: LCCOMB_X26_Y30_N8
\DMEM|muxA|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux7~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(24))) # (!\DMEM|muxA|Mux7~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(24)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[7].register_inst|Q\(24),
	datac => \DMEM|register_loop[6].register_inst|Q\(24),
	datad => \DMEM|muxA|Mux7~10_combout\,
	combout => \DMEM|muxA|Mux7~11_combout\);

-- Location: LCCOMB_X30_Y26_N2
\DMEM|muxA|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux7~16_combout\ & (\DMEM|muxA|Mux7~18_combout\)) # (!\DMEM|muxA|Mux7~16_combout\ & ((\DMEM|muxA|Mux7~11_combout\))))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|muxA|Mux7~16_combout\,
	datac => \DMEM|muxA|Mux7~18_combout\,
	datad => \DMEM|muxA|Mux7~11_combout\,
	combout => \DMEM|muxA|Mux7~19_combout\);

-- Location: LCCOMB_X30_Y26_N24
\DMEM|muxA|Mux7~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux7~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux7~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux7~9_combout\,
	datad => \DMEM|muxA|Mux7~19_combout\,
	combout => \DMEM|muxA|Mux7~20_combout\);

-- Location: FF_X30_Y26_N25
\DMEM|dataR_buffer|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux7~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(24));

-- Location: LCCOMB_X30_Y26_N16
\DMEM|dataR_Sel|dataR[24]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[24]~24_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(24)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux7~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux7~20_combout\,
	datab => \MemRW~input_o\,
	datad => \DMEM|dataR_buffer|Q\(24),
	combout => \DMEM|dataR_Sel|dataR[24]~24_combout\);

-- Location: IOIBUF_X29_Y41_N1
\dataW[25]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(25),
	o => \dataW[25]~input_o\);

-- Location: LCCOMB_X29_Y30_N20
\DMEM|register_loop[0].register_inst|Q~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~26_combout\ = (\rst_ni~input_o\ & \dataW[25]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[25]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~26_combout\);

-- Location: LCCOMB_X22_Y28_N2
\DMEM|register_loop[23].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X22_Y28_N3
\DMEM|register_loop[23].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(25));

-- Location: FF_X23_Y28_N27
\DMEM|register_loop[19].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(25));

-- Location: LCCOMB_X23_Y28_N26
\DMEM|muxA|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~7_combout\ = (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(25)) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\DMEM|register_loop[19].register_inst|Q\(25) & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(25),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(25),
	datad => \addr[3]~input_o\,
	combout => \DMEM|muxA|Mux6~7_combout\);

-- Location: FF_X23_Y28_N9
\DMEM|register_loop[31].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(25));

-- Location: LCCOMB_X22_Y28_N12
\DMEM|register_loop[27].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X22_Y28_N13
\DMEM|register_loop[27].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(25));

-- Location: LCCOMB_X23_Y28_N8
\DMEM|muxA|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~8_combout\ = (\DMEM|muxA|Mux6~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(25))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux6~7_combout\ & (\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux6~7_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(25),
	datad => \DMEM|register_loop[27].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~8_combout\);

-- Location: LCCOMB_X32_Y24_N30
\DMEM|register_loop[20].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X32_Y24_N31
\DMEM|register_loop[20].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(25));

-- Location: FF_X31_Y24_N11
\DMEM|register_loop[28].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(25));

-- Location: FF_X31_Y24_N17
\DMEM|register_loop[16].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(25));

-- Location: LCCOMB_X32_Y24_N28
\DMEM|register_loop[24].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X32_Y24_N29
\DMEM|register_loop[24].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(25));

-- Location: LCCOMB_X31_Y24_N16
\DMEM|muxA|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(25)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(25),
	datad => \DMEM|register_loop[24].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~4_combout\);

-- Location: LCCOMB_X31_Y24_N10
\DMEM|muxA|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux6~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(25)))) # (!\DMEM|muxA|Mux6~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(25))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[20].register_inst|Q\(25),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~4_combout\,
	combout => \DMEM|muxA|Mux6~5_combout\);

-- Location: FF_X26_Y28_N23
\DMEM|register_loop[21].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(25));

-- Location: FF_X26_Y28_N29
\DMEM|register_loop[29].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(25));

-- Location: FF_X27_Y28_N5
\DMEM|register_loop[17].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(25));

-- Location: FF_X28_Y28_N25
\DMEM|register_loop[25].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(25));

-- Location: LCCOMB_X27_Y28_N4
\DMEM|muxA|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(25)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(25),
	datad => \DMEM|register_loop[25].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~2_combout\);

-- Location: LCCOMB_X26_Y28_N28
\DMEM|muxA|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux6~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(25)))) # (!\DMEM|muxA|Mux6~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(25))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(25),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~2_combout\,
	combout => \DMEM|muxA|Mux6~3_combout\);

-- Location: LCCOMB_X27_Y25_N22
\DMEM|muxA|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|muxA|Mux6~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|muxA|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux6~5_combout\,
	datad => \DMEM|muxA|Mux6~3_combout\,
	combout => \DMEM|muxA|Mux6~6_combout\);

-- Location: FF_X27_Y23_N27
\DMEM|register_loop[30].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(25));

-- Location: FF_X27_Y22_N21
\DMEM|register_loop[26].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(25));

-- Location: FF_X27_Y23_N9
\DMEM|register_loop[18].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(25));

-- Location: LCCOMB_X26_Y23_N14
\DMEM|register_loop[22].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X26_Y23_N15
\DMEM|register_loop[22].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(25));

-- Location: LCCOMB_X27_Y23_N8
\DMEM|muxA|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[22].register_inst|Q\(25))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(25),
	datad => \DMEM|register_loop[22].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y22_N20
\DMEM|muxA|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux6~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(25))) # (!\DMEM|muxA|Mux6~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(25)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[30].register_inst|Q\(25),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~0_combout\,
	combout => \DMEM|muxA|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y25_N20
\DMEM|muxA|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux6~6_combout\ & (\DMEM|muxA|Mux6~8_combout\)) # (!\DMEM|muxA|Mux6~6_combout\ & ((\DMEM|muxA|Mux6~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux6~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux6~6_combout\,
	datad => \DMEM|muxA|Mux6~1_combout\,
	combout => \DMEM|muxA|Mux6~9_combout\);

-- Location: FF_X29_Y30_N21
\DMEM|register_loop[15].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(25));

-- Location: FF_X28_Y30_N25
\DMEM|register_loop[13].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(25));

-- Location: FF_X28_Y30_N3
\DMEM|register_loop[12].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(25));

-- Location: LCCOMB_X27_Y30_N24
\DMEM|register_loop[14].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X27_Y30_N25
\DMEM|register_loop[14].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(25));

-- Location: LCCOMB_X28_Y30_N2
\DMEM|muxA|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(25))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(25),
	datad => \DMEM|register_loop[14].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~17_combout\);

-- Location: LCCOMB_X28_Y30_N24
\DMEM|muxA|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux6~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(25))) # (!\DMEM|muxA|Mux6~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(25)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(25),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~17_combout\,
	combout => \DMEM|muxA|Mux6~18_combout\);

-- Location: LCCOMB_X24_Y26_N22
\DMEM|register_loop[5].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X24_Y26_N23
\DMEM|register_loop[5].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(25));

-- Location: FF_X26_Y27_N31
\DMEM|register_loop[7].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(25));

-- Location: FF_X25_Y30_N29
\DMEM|register_loop[4].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(25));

-- Location: LCCOMB_X24_Y30_N14
\DMEM|register_loop[6].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X24_Y30_N15
\DMEM|register_loop[6].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(25));

-- Location: LCCOMB_X25_Y30_N28
\DMEM|muxA|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(25))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(25),
	datad => \DMEM|register_loop[6].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~12_combout\);

-- Location: LCCOMB_X26_Y27_N30
\DMEM|muxA|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux6~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(25)))) # (!\DMEM|muxA|Mux6~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(25))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[5].register_inst|Q\(25),
	datac => \DMEM|register_loop[7].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~12_combout\,
	combout => \DMEM|muxA|Mux6~13_combout\);

-- Location: FF_X27_Y25_N29
\DMEM|register_loop[0].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(25));

-- Location: LCCOMB_X27_Y25_N30
\DMEM|register_loop[1].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X27_Y25_N31
\DMEM|register_loop[1].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(25));

-- Location: LCCOMB_X27_Y25_N28
\DMEM|muxA|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~14_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[1].register_inst|Q\(25))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(25),
	datad => \DMEM|register_loop[1].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~14_combout\);

-- Location: FF_X26_Y27_N13
\DMEM|register_loop[3].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(25));

-- Location: FF_X30_Y25_N19
\DMEM|register_loop[2].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(25));

-- Location: LCCOMB_X26_Y27_N12
\DMEM|muxA|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux6~14_combout\ & (\DMEM|register_loop[3].register_inst|Q\(25))) # (!\DMEM|muxA|Mux6~14_combout\ & ((\DMEM|register_loop[2].register_inst|Q\(25)))))) # (!\addr[1]~input_o\ & 
-- (\DMEM|muxA|Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux6~14_combout\,
	datac => \DMEM|register_loop[3].register_inst|Q\(25),
	datad => \DMEM|register_loop[2].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~15_combout\);

-- Location: LCCOMB_X26_Y27_N26
\DMEM|muxA|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~16_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\DMEM|muxA|Mux6~13_combout\)) # (!\addr[2]~input_o\ & ((\DMEM|muxA|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux6~13_combout\,
	datad => \DMEM|muxA|Mux6~15_combout\,
	combout => \DMEM|muxA|Mux6~16_combout\);

-- Location: LCCOMB_X28_Y22_N8
\DMEM|register_loop[11].register_inst|Q[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[25]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[25]~feeder_combout\);

-- Location: FF_X28_Y22_N9
\DMEM|register_loop[11].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[25]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(25));

-- Location: FF_X27_Y22_N11
\DMEM|register_loop[10].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(25));

-- Location: FF_X31_Y22_N5
\DMEM|register_loop[8].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(25));

-- Location: FF_X30_Y22_N15
\DMEM|register_loop[9].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(25));

-- Location: LCCOMB_X31_Y22_N4
\DMEM|muxA|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(25)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(25),
	datad => \DMEM|register_loop[9].register_inst|Q\(25),
	combout => \DMEM|muxA|Mux6~10_combout\);

-- Location: LCCOMB_X27_Y22_N10
\DMEM|muxA|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux6~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(25))) # (!\DMEM|muxA|Mux6~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(25)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[11].register_inst|Q\(25),
	datac => \DMEM|register_loop[10].register_inst|Q\(25),
	datad => \DMEM|muxA|Mux6~10_combout\,
	combout => \DMEM|muxA|Mux6~11_combout\);

-- Location: LCCOMB_X26_Y27_N4
\DMEM|muxA|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux6~16_combout\ & (\DMEM|muxA|Mux6~18_combout\)) # (!\DMEM|muxA|Mux6~16_combout\ & ((\DMEM|muxA|Mux6~11_combout\))))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux6~18_combout\,
	datac => \DMEM|muxA|Mux6~16_combout\,
	datad => \DMEM|muxA|Mux6~11_combout\,
	combout => \DMEM|muxA|Mux6~19_combout\);

-- Location: LCCOMB_X26_Y25_N30
\DMEM|muxA|Mux6~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux6~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux6~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux6~9_combout\,
	datad => \DMEM|muxA|Mux6~19_combout\,
	combout => \DMEM|muxA|Mux6~20_combout\);

-- Location: FF_X26_Y25_N31
\DMEM|dataR_buffer|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux6~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(25));

-- Location: LCCOMB_X26_Y25_N16
\DMEM|dataR_Sel|dataR[25]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[25]~25_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(25))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux6~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DMEM|dataR_buffer|Q\(25),
	datac => \DMEM|muxA|Mux6~20_combout\,
	datad => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[25]~25_combout\);

-- Location: IOIBUF_X31_Y41_N1
\dataW[26]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(26),
	o => \dataW[26]~input_o\);

-- Location: LCCOMB_X28_Y23_N26
\DMEM|register_loop[0].register_inst|Q~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~27_combout\ = (\dataW[26]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dataW[26]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~27_combout\);

-- Location: LCCOMB_X31_Y30_N16
\DMEM|register_loop[15].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[15].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[15].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X31_Y30_N17
\DMEM|register_loop[15].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[15].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(26));

-- Location: FF_X26_Y30_N31
\DMEM|register_loop[14].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(26));

-- Location: FF_X27_Y30_N19
\DMEM|register_loop[12].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(26));

-- Location: LCCOMB_X28_Y30_N4
\DMEM|register_loop[13].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[13].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[13].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X28_Y30_N5
\DMEM|register_loop[13].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[13].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(26));

-- Location: LCCOMB_X27_Y30_N18
\DMEM|muxA|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(26)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(26),
	datad => \DMEM|register_loop[13].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~17_combout\);

-- Location: LCCOMB_X26_Y30_N30
\DMEM|muxA|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux5~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(26))) # (!\DMEM|muxA|Mux5~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(26)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(26),
	datac => \DMEM|register_loop[14].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~17_combout\,
	combout => \DMEM|muxA|Mux5~18_combout\);

-- Location: LCCOMB_X25_Y25_N20
\DMEM|register_loop[1].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[1].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[1].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X25_Y25_N21
\DMEM|register_loop[1].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[1].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(26));

-- Location: FF_X24_Y25_N5
\DMEM|register_loop[3].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(26));

-- Location: FF_X22_Y25_N19
\DMEM|register_loop[0].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(26));

-- Location: LCCOMB_X22_Y25_N0
\DMEM|register_loop[2].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X22_Y25_N1
\DMEM|register_loop[2].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(26));

-- Location: LCCOMB_X22_Y25_N18
\DMEM|muxA|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[2].register_inst|Q\(26))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(26),
	datad => \DMEM|register_loop[2].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~14_combout\);

-- Location: LCCOMB_X24_Y25_N4
\DMEM|muxA|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux5~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(26)))) # (!\DMEM|muxA|Mux5~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(26))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[1].register_inst|Q\(26),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~14_combout\,
	combout => \DMEM|muxA|Mux5~15_combout\);

-- Location: LCCOMB_X30_Y22_N4
\DMEM|register_loop[9].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X30_Y22_N5
\DMEM|register_loop[9].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(26));

-- Location: FF_X29_Y22_N13
\DMEM|register_loop[11].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(26));

-- Location: FF_X29_Y22_N11
\DMEM|register_loop[8].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(26));

-- Location: LCCOMB_X30_Y22_N6
\DMEM|register_loop[10].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[10].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[10].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X30_Y22_N7
\DMEM|register_loop[10].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[10].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(26));

-- Location: LCCOMB_X29_Y22_N10
\DMEM|muxA|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[10].register_inst|Q\(26))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(26),
	datad => \DMEM|register_loop[10].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~12_combout\);

-- Location: LCCOMB_X29_Y22_N12
\DMEM|muxA|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux5~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(26)))) # (!\DMEM|muxA|Mux5~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(26))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(26),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~12_combout\,
	combout => \DMEM|muxA|Mux5~13_combout\);

-- Location: LCCOMB_X24_Y25_N26
\DMEM|muxA|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|muxA|Mux5~13_combout\))) # (!\addr[3]~input_o\ & (\DMEM|muxA|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux5~15_combout\,
	datad => \DMEM|muxA|Mux5~13_combout\,
	combout => \DMEM|muxA|Mux5~16_combout\);

-- Location: LCCOMB_X25_Y30_N8
\DMEM|register_loop[7].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X25_Y30_N9
\DMEM|register_loop[7].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(26));

-- Location: FF_X24_Y30_N21
\DMEM|register_loop[6].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(26));

-- Location: FF_X25_Y30_N3
\DMEM|register_loop[4].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(26));

-- Location: LCCOMB_X24_Y26_N24
\DMEM|register_loop[5].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X24_Y26_N25
\DMEM|register_loop[5].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(26));

-- Location: LCCOMB_X25_Y30_N2
\DMEM|muxA|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(26)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(26),
	datad => \DMEM|register_loop[5].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~10_combout\);

-- Location: LCCOMB_X24_Y30_N20
\DMEM|muxA|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux5~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(26))) # (!\DMEM|muxA|Mux5~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(26)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[7].register_inst|Q\(26),
	datac => \DMEM|register_loop[6].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~10_combout\,
	combout => \DMEM|muxA|Mux5~11_combout\);

-- Location: LCCOMB_X24_Y25_N8
\DMEM|muxA|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux5~16_combout\ & (\DMEM|muxA|Mux5~18_combout\)) # (!\DMEM|muxA|Mux5~16_combout\ & ((\DMEM|muxA|Mux5~11_combout\))))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux5~18_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux5~16_combout\,
	datad => \DMEM|muxA|Mux5~11_combout\,
	combout => \DMEM|muxA|Mux5~19_combout\);

-- Location: FF_X25_Y28_N1
\DMEM|register_loop[23].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(26));

-- Location: FF_X25_Y28_N7
\DMEM|register_loop[31].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(26));

-- Location: FF_X24_Y28_N23
\DMEM|register_loop[19].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(26));

-- Location: FF_X24_Y28_N29
\DMEM|register_loop[27].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(26));

-- Location: LCCOMB_X24_Y28_N22
\DMEM|muxA|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(26)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(26),
	datad => \DMEM|register_loop[27].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~7_combout\);

-- Location: LCCOMB_X25_Y28_N6
\DMEM|muxA|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux5~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(26)))) # (!\DMEM|muxA|Mux5~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(26))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[23].register_inst|Q\(26),
	datac => \DMEM|register_loop[31].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~7_combout\,
	combout => \DMEM|muxA|Mux5~8_combout\);

-- Location: LCCOMB_X26_Y28_N30
\DMEM|register_loop[29].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X26_Y28_N31
\DMEM|register_loop[29].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(26));

-- Location: FF_X28_Y28_N15
\DMEM|register_loop[25].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(26));

-- Location: FF_X27_Y28_N23
\DMEM|register_loop[17].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(26));

-- Location: FF_X28_Y28_N29
\DMEM|register_loop[21].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(26));

-- Location: LCCOMB_X27_Y28_N22
\DMEM|muxA|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(26))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(26),
	datad => \DMEM|register_loop[21].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y28_N14
\DMEM|muxA|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux5~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(26))) # (!\DMEM|muxA|Mux5~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(26)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(26),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~0_combout\,
	combout => \DMEM|muxA|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y24_N16
\DMEM|register_loop[22].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X25_Y24_N17
\DMEM|register_loop[22].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(26));

-- Location: FF_X26_Y24_N17
\DMEM|register_loop[30].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(26));

-- Location: FF_X26_Y24_N11
\DMEM|register_loop[18].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(26));

-- Location: FF_X26_Y23_N1
\DMEM|register_loop[26].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(26));

-- Location: LCCOMB_X26_Y24_N10
\DMEM|muxA|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(26))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(26),
	datad => \DMEM|register_loop[26].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~2_combout\);

-- Location: LCCOMB_X26_Y24_N16
\DMEM|muxA|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux5~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(26)))) # (!\DMEM|muxA|Mux5~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(26))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(26),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~2_combout\,
	combout => \DMEM|muxA|Mux5~3_combout\);

-- Location: FF_X28_Y24_N3
\DMEM|register_loop[24].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(26));

-- Location: FF_X28_Y24_N1
\DMEM|register_loop[28].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(26));

-- Location: FF_X29_Y24_N3
\DMEM|register_loop[16].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(26));

-- Location: LCCOMB_X30_Y24_N4
\DMEM|register_loop[20].register_inst|Q[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[26]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~27_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[26]~feeder_combout\);

-- Location: FF_X30_Y24_N5
\DMEM|register_loop[20].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[26]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(26));

-- Location: LCCOMB_X29_Y24_N2
\DMEM|muxA|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(26))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(26),
	datad => \DMEM|register_loop[20].register_inst|Q\(26),
	combout => \DMEM|muxA|Mux5~4_combout\);

-- Location: LCCOMB_X28_Y24_N0
\DMEM|muxA|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux5~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(26)))) # (!\DMEM|muxA|Mux5~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(26))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(26),
	datac => \DMEM|register_loop[28].register_inst|Q\(26),
	datad => \DMEM|muxA|Mux5~4_combout\,
	combout => \DMEM|muxA|Mux5~5_combout\);

-- Location: LCCOMB_X27_Y25_N2
\DMEM|muxA|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|muxA|Mux5~3_combout\)) # (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux5~3_combout\,
	datad => \DMEM|muxA|Mux5~5_combout\,
	combout => \DMEM|muxA|Mux5~6_combout\);

-- Location: LCCOMB_X27_Y25_N12
\DMEM|muxA|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux5~6_combout\ & (\DMEM|muxA|Mux5~8_combout\)) # (!\DMEM|muxA|Mux5~6_combout\ & ((\DMEM|muxA|Mux5~1_combout\))))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux5~8_combout\,
	datac => \DMEM|muxA|Mux5~1_combout\,
	datad => \DMEM|muxA|Mux5~6_combout\,
	combout => \DMEM|muxA|Mux5~9_combout\);

-- Location: LCCOMB_X24_Y25_N18
\DMEM|muxA|Mux5~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux5~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux5~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux5~19_combout\,
	datad => \DMEM|muxA|Mux5~9_combout\,
	combout => \DMEM|muxA|Mux5~20_combout\);

-- Location: FF_X24_Y25_N19
\DMEM|dataR_buffer|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux5~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(26));

-- Location: LCCOMB_X24_Y25_N10
\DMEM|dataR_Sel|dataR[26]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[26]~26_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(26))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(26),
	datab => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux5~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[26]~26_combout\);

-- Location: IOIBUF_X41_Y41_N8
\dataW[27]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(27),
	o => \dataW[27]~input_o\);

-- Location: LCCOMB_X29_Y30_N24
\DMEM|register_loop[0].register_inst|Q~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~28_combout\ = (\rst_ni~input_o\ & \dataW[27]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[27]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~28_combout\);

-- Location: FF_X27_Y23_N1
\DMEM|register_loop[30].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(27));

-- Location: FF_X26_Y23_N27
\DMEM|register_loop[26].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(27));

-- Location: FF_X26_Y24_N15
\DMEM|register_loop[18].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y24_N2
\DMEM|register_loop[22].register_inst|Q[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[27]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[27]~feeder_combout\);

-- Location: FF_X25_Y24_N3
\DMEM|register_loop[22].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[27]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(27));

-- Location: LCCOMB_X26_Y24_N14
\DMEM|muxA|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(27)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(27),
	datad => \DMEM|register_loop[22].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y23_N26
\DMEM|muxA|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux4~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(27))) # (!\DMEM|muxA|Mux4~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(27)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[30].register_inst|Q\(27),
	datac => \DMEM|register_loop[26].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~0_combout\,
	combout => \DMEM|muxA|Mux4~1_combout\);

-- Location: FF_X24_Y28_N13
\DMEM|register_loop[27].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(27));

-- Location: FF_X25_Y28_N15
\DMEM|register_loop[31].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(27));

-- Location: FF_X24_Y28_N11
\DMEM|register_loop[19].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(27));

-- Location: FF_X25_Y28_N29
\DMEM|register_loop[23].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(27));

-- Location: LCCOMB_X24_Y28_N10
\DMEM|muxA|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(27))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(27),
	datad => \DMEM|register_loop[23].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~7_combout\);

-- Location: LCCOMB_X25_Y28_N14
\DMEM|muxA|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux4~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(27)))) # (!\DMEM|muxA|Mux4~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(27))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(27),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~7_combout\,
	combout => \DMEM|muxA|Mux4~8_combout\);

-- Location: LCCOMB_X32_Y29_N14
\DMEM|register_loop[21].register_inst|Q[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[27]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[27]~feeder_combout\);

-- Location: FF_X32_Y29_N15
\DMEM|register_loop[21].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[27]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(27));

-- Location: FF_X29_Y29_N31
\DMEM|register_loop[29].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(27));

-- Location: FF_X29_Y29_N1
\DMEM|register_loop[17].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(27));

-- Location: FF_X30_Y29_N27
\DMEM|register_loop[25].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(27));

-- Location: LCCOMB_X29_Y29_N0
\DMEM|muxA|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(27)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(27),
	datad => \DMEM|register_loop[25].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~2_combout\);

-- Location: LCCOMB_X29_Y29_N30
\DMEM|muxA|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux4~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(27)))) # (!\DMEM|muxA|Mux4~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(27))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(27),
	datac => \DMEM|register_loop[29].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~2_combout\,
	combout => \DMEM|muxA|Mux4~3_combout\);

-- Location: FF_X30_Y24_N11
\DMEM|register_loop[20].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(27));

-- Location: FF_X28_Y24_N27
\DMEM|register_loop[28].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(27));

-- Location: FF_X29_Y24_N17
\DMEM|register_loop[16].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(27));

-- Location: FF_X30_Y24_N17
\DMEM|register_loop[24].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(27));

-- Location: LCCOMB_X29_Y24_N16
\DMEM|muxA|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(27)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(27),
	datad => \DMEM|register_loop[24].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~4_combout\);

-- Location: LCCOMB_X28_Y24_N26
\DMEM|muxA|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux4~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(27)))) # (!\DMEM|muxA|Mux4~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(27))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(27),
	datac => \DMEM|register_loop[28].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~4_combout\,
	combout => \DMEM|muxA|Mux4~5_combout\);

-- Location: LCCOMB_X27_Y25_N18
\DMEM|muxA|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|muxA|Mux4~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux4~3_combout\,
	datad => \DMEM|muxA|Mux4~5_combout\,
	combout => \DMEM|muxA|Mux4~6_combout\);

-- Location: LCCOMB_X27_Y25_N24
\DMEM|muxA|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux4~6_combout\ & ((\DMEM|muxA|Mux4~8_combout\))) # (!\DMEM|muxA|Mux4~6_combout\ & (\DMEM|muxA|Mux4~1_combout\)))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|muxA|Mux4~1_combout\,
	datac => \DMEM|muxA|Mux4~8_combout\,
	datad => \DMEM|muxA|Mux4~6_combout\,
	combout => \DMEM|muxA|Mux4~9_combout\);

-- Location: LCCOMB_X29_Y23_N12
\DMEM|register_loop[11].register_inst|Q[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[27]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[27]~feeder_combout\);

-- Location: FF_X29_Y23_N13
\DMEM|register_loop[11].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[27]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(27));

-- Location: FF_X30_Y23_N9
\DMEM|register_loop[10].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(27));

-- Location: FF_X30_Y23_N11
\DMEM|register_loop[8].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(27));

-- Location: LCCOMB_X28_Y23_N2
\DMEM|register_loop[9].register_inst|Q[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[27]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[27]~feeder_combout\);

-- Location: FF_X28_Y23_N3
\DMEM|register_loop[9].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[27]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(27));

-- Location: LCCOMB_X30_Y23_N10
\DMEM|muxA|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(27))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(27),
	datad => \DMEM|register_loop[9].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~10_combout\);

-- Location: LCCOMB_X30_Y23_N8
\DMEM|muxA|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux4~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(27))) # (!\DMEM|muxA|Mux4~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(27)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(27),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~10_combout\,
	combout => \DMEM|muxA|Mux4~11_combout\);

-- Location: FF_X29_Y30_N27
\DMEM|register_loop[15].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(27));

-- Location: FF_X30_Y30_N13
\DMEM|register_loop[13].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(27));

-- Location: FF_X30_Y30_N19
\DMEM|register_loop[12].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(27));

-- Location: FF_X26_Y30_N27
\DMEM|register_loop[14].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(27));

-- Location: LCCOMB_X30_Y30_N18
\DMEM|muxA|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(27))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(27),
	datad => \DMEM|register_loop[14].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~17_combout\);

-- Location: LCCOMB_X30_Y30_N12
\DMEM|muxA|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux4~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(27))) # (!\DMEM|muxA|Mux4~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(27)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(27),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~17_combout\,
	combout => \DMEM|muxA|Mux4~18_combout\);

-- Location: FF_X22_Y25_N29
\DMEM|register_loop[2].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(27));

-- Location: FF_X24_Y25_N15
\DMEM|register_loop[3].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(27));

-- Location: FF_X27_Y25_N5
\DMEM|register_loop[0].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(27));

-- Location: FF_X27_Y25_N11
\DMEM|register_loop[1].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(27));

-- Location: LCCOMB_X27_Y25_N4
\DMEM|muxA|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~14_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[1].register_inst|Q\(27))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(27),
	datad => \DMEM|register_loop[1].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~14_combout\);

-- Location: LCCOMB_X24_Y25_N14
\DMEM|muxA|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux4~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(27)))) # (!\DMEM|muxA|Mux4~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(27))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(27),
	datac => \DMEM|register_loop[3].register_inst|Q\(27),
	datad => \DMEM|muxA|Mux4~14_combout\,
	combout => \DMEM|muxA|Mux4~15_combout\);

-- Location: FF_X25_Y30_N27
\DMEM|register_loop[4].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(27));

-- Location: FF_X26_Y30_N17
\DMEM|register_loop[6].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y30_N26
\DMEM|muxA|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(27))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(27),
	datad => \DMEM|register_loop[6].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~12_combout\);

-- Location: FF_X25_Y30_N21
\DMEM|register_loop[7].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(27));

-- Location: LCCOMB_X22_Y27_N0
\DMEM|register_loop[5].register_inst|Q[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[27]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~28_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[27]~feeder_combout\);

-- Location: FF_X22_Y27_N1
\DMEM|register_loop[5].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[27]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y30_N20
\DMEM|muxA|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~13_combout\ = (\DMEM|muxA|Mux4~12_combout\ & (((\DMEM|register_loop[7].register_inst|Q\(27))) # (!\addr[0]~input_o\))) # (!\DMEM|muxA|Mux4~12_combout\ & (\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux4~12_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(27),
	datad => \DMEM|register_loop[5].register_inst|Q\(27),
	combout => \DMEM|muxA|Mux4~13_combout\);

-- Location: LCCOMB_X24_Y25_N24
\DMEM|muxA|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux4~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|muxA|Mux4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux4~15_combout\,
	datad => \DMEM|muxA|Mux4~13_combout\,
	combout => \DMEM|muxA|Mux4~16_combout\);

-- Location: LCCOMB_X24_Y25_N2
\DMEM|muxA|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux4~16_combout\ & ((\DMEM|muxA|Mux4~18_combout\))) # (!\DMEM|muxA|Mux4~16_combout\ & (\DMEM|muxA|Mux4~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux4~11_combout\,
	datac => \DMEM|muxA|Mux4~18_combout\,
	datad => \DMEM|muxA|Mux4~16_combout\,
	combout => \DMEM|muxA|Mux4~19_combout\);

-- Location: LCCOMB_X24_Y25_N16
\DMEM|muxA|Mux4~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux4~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux4~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux4~9_combout\,
	datad => \DMEM|muxA|Mux4~19_combout\,
	combout => \DMEM|muxA|Mux4~20_combout\);

-- Location: FF_X24_Y25_N17
\DMEM|dataR_buffer|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux4~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(27));

-- Location: LCCOMB_X24_Y25_N12
\DMEM|dataR_Sel|dataR[27]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[27]~27_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(27)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux4~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux4~20_combout\,
	datab => \DMEM|dataR_buffer|Q\(27),
	datac => \MemRW~input_o\,
	combout => \DMEM|dataR_Sel|dataR[27]~27_combout\);

-- Location: IOIBUF_X52_Y32_N1
\dataW[28]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(28),
	o => \dataW[28]~input_o\);

-- Location: LCCOMB_X28_Y29_N30
\DMEM|register_loop[0].register_inst|Q~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~29_combout\ = (\rst_ni~input_o\ & \dataW[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \dataW[28]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~29_combout\);

-- Location: LCCOMB_X24_Y30_N30
\DMEM|register_loop[6].register_inst|Q[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[28]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[28]~feeder_combout\);

-- Location: FF_X24_Y30_N31
\DMEM|register_loop[6].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[28]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(28));

-- Location: FF_X23_Y23_N27
\DMEM|register_loop[4].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(28));

-- Location: FF_X23_Y23_N1
\DMEM|register_loop[5].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(28));

-- Location: LCCOMB_X23_Y23_N26
\DMEM|muxA|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(28)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(28),
	datad => \DMEM|register_loop[5].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~10_combout\);

-- Location: FF_X25_Y30_N7
\DMEM|register_loop[7].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y26_N6
\DMEM|muxA|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux3~10_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(28)))) # (!\DMEM|muxA|Mux3~10_combout\ & (\DMEM|register_loop[6].register_inst|Q\(28))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[6].register_inst|Q\(28),
	datac => \DMEM|muxA|Mux3~10_combout\,
	datad => \DMEM|register_loop[7].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~11_combout\);

-- Location: FF_X28_Y29_N15
\DMEM|register_loop[15].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(28));

-- Location: FF_X27_Y29_N9
\DMEM|register_loop[14].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(28));

-- Location: FF_X24_Y29_N7
\DMEM|register_loop[12].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(28));

-- Location: FF_X23_Y29_N3
\DMEM|register_loop[13].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y29_N6
\DMEM|muxA|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[13].register_inst|Q\(28))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(28),
	datad => \DMEM|register_loop[13].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~17_combout\);

-- Location: LCCOMB_X27_Y29_N8
\DMEM|muxA|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux3~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(28))) # (!\DMEM|muxA|Mux3~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(28)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(28),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[14].register_inst|Q\(28),
	datad => \DMEM|muxA|Mux3~17_combout\,
	combout => \DMEM|muxA|Mux3~18_combout\);

-- Location: FF_X26_Y26_N1
\DMEM|register_loop[1].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(28));

-- Location: FF_X26_Y26_N27
\DMEM|register_loop[3].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(28));

-- Location: FF_X29_Y25_N1
\DMEM|register_loop[0].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(28));

-- Location: FF_X30_Y25_N25
\DMEM|register_loop[2].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(28));

-- Location: LCCOMB_X29_Y25_N0
\DMEM|muxA|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(28)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(28),
	datad => \DMEM|register_loop[2].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~14_combout\);

-- Location: LCCOMB_X26_Y26_N26
\DMEM|muxA|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux3~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(28)))) # (!\DMEM|muxA|Mux3~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(28))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(28),
	datac => \DMEM|register_loop[3].register_inst|Q\(28),
	datad => \DMEM|muxA|Mux3~14_combout\,
	combout => \DMEM|muxA|Mux3~15_combout\);

-- Location: FF_X27_Y26_N13
\DMEM|register_loop[9].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(28));

-- Location: FF_X27_Y26_N23
\DMEM|register_loop[11].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(28));

-- Location: FF_X30_Y23_N31
\DMEM|register_loop[8].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(28));

-- Location: FF_X30_Y23_N21
\DMEM|register_loop[10].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(28));

-- Location: LCCOMB_X30_Y23_N30
\DMEM|muxA|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(28)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(28),
	datad => \DMEM|register_loop[10].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~12_combout\);

-- Location: LCCOMB_X27_Y26_N22
\DMEM|muxA|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux3~12_combout\ & ((\DMEM|register_loop[11].register_inst|Q\(28)))) # (!\DMEM|muxA|Mux3~12_combout\ & (\DMEM|register_loop[9].register_inst|Q\(28))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[9].register_inst|Q\(28),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[11].register_inst|Q\(28),
	datad => \DMEM|muxA|Mux3~12_combout\,
	combout => \DMEM|muxA|Mux3~13_combout\);

-- Location: LCCOMB_X26_Y26_N24
\DMEM|muxA|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux3~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux3~15_combout\,
	datad => \DMEM|muxA|Mux3~13_combout\,
	combout => \DMEM|muxA|Mux3~16_combout\);

-- Location: LCCOMB_X26_Y26_N10
\DMEM|muxA|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux3~16_combout\ & ((\DMEM|muxA|Mux3~18_combout\))) # (!\DMEM|muxA|Mux3~16_combout\ & (\DMEM|muxA|Mux3~11_combout\)))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux3~11_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux3~18_combout\,
	datad => \DMEM|muxA|Mux3~16_combout\,
	combout => \DMEM|muxA|Mux3~19_combout\);

-- Location: FF_X27_Y28_N13
\DMEM|register_loop[17].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(28));

-- Location: FF_X28_Y28_N21
\DMEM|register_loop[21].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(28));

-- Location: LCCOMB_X27_Y28_N12
\DMEM|muxA|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(28))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(28),
	datad => \DMEM|register_loop[21].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~0_combout\);

-- Location: FF_X28_Y28_N11
\DMEM|register_loop[25].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(28));

-- Location: LCCOMB_X29_Y29_N16
\DMEM|register_loop[29].register_inst|Q[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[29].register_inst|Q[28]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	combout => \DMEM|register_loop[29].register_inst|Q[28]~feeder_combout\);

-- Location: FF_X29_Y29_N17
\DMEM|register_loop[29].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[29].register_inst|Q[28]~feeder_combout\,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(28));

-- Location: LCCOMB_X27_Y28_N30
\DMEM|muxA|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~1_combout\ = (\DMEM|muxA|Mux3~0_combout\ & (((\DMEM|register_loop[29].register_inst|Q\(28))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux3~0_combout\ & (\addr[3]~input_o\ & (\DMEM|register_loop[25].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux3~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(28),
	datad => \DMEM|register_loop[29].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~1_combout\);

-- Location: FF_X24_Y28_N3
\DMEM|register_loop[19].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y28_N24
\DMEM|register_loop[27].register_inst|Q[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[28]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[28]~feeder_combout\);

-- Location: FF_X24_Y28_N25
\DMEM|register_loop[27].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[28]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y28_N2
\DMEM|muxA|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(28)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(28),
	datad => \DMEM|register_loop[27].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~7_combout\);

-- Location: FF_X25_Y28_N27
\DMEM|register_loop[31].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(28));

-- Location: FF_X25_Y28_N17
\DMEM|register_loop[23].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(28));

-- Location: LCCOMB_X25_Y28_N26
\DMEM|muxA|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~8_combout\ = (\DMEM|muxA|Mux3~7_combout\ & (((\DMEM|register_loop[31].register_inst|Q\(28))) # (!\addr[2]~input_o\))) # (!\DMEM|muxA|Mux3~7_combout\ & (\addr[2]~input_o\ & ((\DMEM|register_loop[23].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux3~7_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(28),
	datad => \DMEM|register_loop[23].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~8_combout\);

-- Location: FF_X25_Y24_N1
\DMEM|register_loop[22].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(28));

-- Location: FF_X26_Y24_N19
\DMEM|register_loop[30].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(28));

-- Location: FF_X26_Y24_N21
\DMEM|register_loop[18].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(28));

-- Location: LCCOMB_X27_Y22_N12
\DMEM|register_loop[26].register_inst|Q[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[28]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[28]~feeder_combout\);

-- Location: FF_X27_Y22_N13
\DMEM|register_loop[26].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[28]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(28));

-- Location: LCCOMB_X26_Y24_N20
\DMEM|muxA|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(28))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(28),
	datad => \DMEM|register_loop[26].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~2_combout\);

-- Location: LCCOMB_X26_Y24_N18
\DMEM|muxA|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux3~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(28)))) # (!\DMEM|muxA|Mux3~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(28))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(28),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(28),
	datad => \DMEM|muxA|Mux3~2_combout\,
	combout => \DMEM|muxA|Mux3~3_combout\);

-- Location: FF_X28_Y24_N25
\DMEM|register_loop[24].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(28));

-- Location: FF_X28_Y24_N11
\DMEM|register_loop[28].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(28));

-- Location: FF_X29_Y24_N7
\DMEM|register_loop[16].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(28));

-- Location: FF_X30_Y24_N19
\DMEM|register_loop[20].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(28));

-- Location: LCCOMB_X29_Y24_N6
\DMEM|muxA|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(28))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(28),
	datad => \DMEM|register_loop[20].register_inst|Q\(28),
	combout => \DMEM|muxA|Mux3~4_combout\);

-- Location: LCCOMB_X28_Y24_N10
\DMEM|muxA|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux3~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(28)))) # (!\DMEM|muxA|Mux3~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(28))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(28),
	datac => \DMEM|register_loop[28].register_inst|Q\(28),
	datad => \DMEM|muxA|Mux3~4_combout\,
	combout => \DMEM|muxA|Mux3~5_combout\);

-- Location: LCCOMB_X26_Y26_N12
\DMEM|muxA|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\DMEM|muxA|Mux3~3_combout\)) # (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux3~3_combout\,
	datad => \DMEM|muxA|Mux3~5_combout\,
	combout => \DMEM|muxA|Mux3~6_combout\);

-- Location: LCCOMB_X26_Y26_N18
\DMEM|muxA|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux3~6_combout\ & ((\DMEM|muxA|Mux3~8_combout\))) # (!\DMEM|muxA|Mux3~6_combout\ & (\DMEM|muxA|Mux3~1_combout\)))) # (!\addr[0]~input_o\ & (((\DMEM|muxA|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux3~1_combout\,
	datac => \DMEM|muxA|Mux3~8_combout\,
	datad => \DMEM|muxA|Mux3~6_combout\,
	combout => \DMEM|muxA|Mux3~9_combout\);

-- Location: LCCOMB_X25_Y26_N4
\DMEM|muxA|Mux3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux3~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux3~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux3~19_combout\,
	datad => \DMEM|muxA|Mux3~9_combout\,
	combout => \DMEM|muxA|Mux3~20_combout\);

-- Location: FF_X25_Y26_N5
\DMEM|dataR_buffer|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux3~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(28));

-- Location: LCCOMB_X25_Y26_N26
\DMEM|dataR_Sel|dataR[28]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[28]~28_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(28))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|dataR_buffer|Q\(28),
	datad => \DMEM|muxA|Mux3~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[28]~28_combout\);

-- Location: IOIBUF_X31_Y0_N22
\dataW[29]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(29),
	o => \dataW[29]~input_o\);

-- Location: LCCOMB_X32_Y23_N12
\DMEM|register_loop[0].register_inst|Q~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~30_combout\ = (\rst_ni~input_o\ & \dataW[29]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \dataW[29]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~30_combout\);

-- Location: LCCOMB_X27_Y26_N0
\DMEM|register_loop[11].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X27_Y26_N1
\DMEM|register_loop[11].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(29));

-- Location: FF_X28_Y26_N13
\DMEM|register_loop[10].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(29));

-- Location: FF_X28_Y23_N19
\DMEM|register_loop[8].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(29));

-- Location: FF_X28_Y23_N25
\DMEM|register_loop[9].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(29));

-- Location: LCCOMB_X28_Y23_N18
\DMEM|muxA|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[9].register_inst|Q\(29)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(29),
	datad => \DMEM|register_loop[9].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~10_combout\);

-- Location: LCCOMB_X28_Y26_N12
\DMEM|muxA|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux2~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(29))) # (!\DMEM|muxA|Mux2~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(29)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[11].register_inst|Q\(29),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[10].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~10_combout\,
	combout => \DMEM|muxA|Mux2~11_combout\);

-- Location: LCCOMB_X30_Y25_N2
\DMEM|register_loop[2].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X30_Y25_N3
\DMEM|register_loop[2].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(29));

-- Location: FF_X26_Y26_N5
\DMEM|register_loop[3].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(29));

-- Location: FF_X25_Y25_N13
\DMEM|register_loop[0].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(29));

-- Location: FF_X25_Y25_N7
\DMEM|register_loop[1].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y25_N12
\DMEM|muxA|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[1].register_inst|Q\(29)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(29),
	datad => \DMEM|register_loop[1].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~14_combout\);

-- Location: LCCOMB_X26_Y26_N4
\DMEM|muxA|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux2~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(29)))) # (!\DMEM|muxA|Mux2~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(29))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[2].register_inst|Q\(29),
	datac => \DMEM|register_loop[3].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~14_combout\,
	combout => \DMEM|muxA|Mux2~15_combout\);

-- Location: FF_X25_Y30_N13
\DMEM|register_loop[4].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(29));

-- Location: LCCOMB_X26_Y30_N4
\DMEM|register_loop[6].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X26_Y30_N5
\DMEM|register_loop[6].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y30_N12
\DMEM|muxA|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[6].register_inst|Q\(29))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(29),
	datad => \DMEM|register_loop[6].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~12_combout\);

-- Location: FF_X25_Y30_N23
\DMEM|register_loop[7].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(29));

-- Location: FF_X22_Y27_N7
\DMEM|register_loop[5].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y30_N22
\DMEM|muxA|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~13_combout\ = (\DMEM|muxA|Mux2~12_combout\ & (((\DMEM|register_loop[7].register_inst|Q\(29))) # (!\addr[0]~input_o\))) # (!\DMEM|muxA|Mux2~12_combout\ & (\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux2~12_combout\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(29),
	datad => \DMEM|register_loop[5].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~13_combout\);

-- Location: LCCOMB_X26_Y26_N14
\DMEM|muxA|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~16_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|muxA|Mux2~13_combout\))) # (!\addr[2]~input_o\ & (\DMEM|muxA|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux2~15_combout\,
	datad => \DMEM|muxA|Mux2~13_combout\,
	combout => \DMEM|muxA|Mux2~16_combout\);

-- Location: FF_X31_Y30_N27
\DMEM|register_loop[15].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(29));

-- Location: FF_X30_Y30_N29
\DMEM|register_loop[13].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(29));

-- Location: FF_X30_Y30_N3
\DMEM|register_loop[12].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(29));

-- Location: LCCOMB_X26_Y30_N10
\DMEM|register_loop[14].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X26_Y30_N11
\DMEM|register_loop[14].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(29));

-- Location: LCCOMB_X30_Y30_N2
\DMEM|muxA|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(29))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(29),
	datad => \DMEM|register_loop[14].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~17_combout\);

-- Location: LCCOMB_X30_Y30_N28
\DMEM|muxA|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux2~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(29))) # (!\DMEM|muxA|Mux2~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(29)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(29),
	datac => \DMEM|register_loop[13].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~17_combout\,
	combout => \DMEM|muxA|Mux2~18_combout\);

-- Location: LCCOMB_X26_Y26_N8
\DMEM|muxA|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux2~16_combout\ & ((\DMEM|muxA|Mux2~18_combout\))) # (!\DMEM|muxA|Mux2~16_combout\ & (\DMEM|muxA|Mux2~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|muxA|Mux2~11_combout\,
	datac => \DMEM|muxA|Mux2~16_combout\,
	datad => \DMEM|muxA|Mux2~18_combout\,
	combout => \DMEM|muxA|Mux2~19_combout\);

-- Location: FF_X26_Y29_N9
\DMEM|register_loop[27].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(29));

-- Location: FF_X26_Y29_N15
\DMEM|register_loop[31].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(29));

-- Location: FF_X25_Y29_N3
\DMEM|register_loop[19].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y29_N12
\DMEM|register_loop[23].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X25_Y29_N13
\DMEM|register_loop[23].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y29_N2
\DMEM|muxA|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(29))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(29),
	datad => \DMEM|register_loop[23].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~7_combout\);

-- Location: LCCOMB_X26_Y29_N14
\DMEM|muxA|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux2~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(29)))) # (!\DMEM|muxA|Mux2~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(29))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[27].register_inst|Q\(29),
	datac => \DMEM|register_loop[31].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~7_combout\,
	combout => \DMEM|muxA|Mux2~8_combout\);

-- Location: LCCOMB_X25_Y23_N20
\DMEM|register_loop[30].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X25_Y23_N21
\DMEM|register_loop[30].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[30].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(29));

-- Location: FF_X26_Y23_N17
\DMEM|register_loop[26].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(29));

-- Location: FF_X26_Y24_N29
\DMEM|register_loop[18].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y24_N18
\DMEM|register_loop[22].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X25_Y24_N19
\DMEM|register_loop[22].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(29));

-- Location: LCCOMB_X26_Y24_N28
\DMEM|muxA|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(29)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(29),
	datad => \DMEM|register_loop[22].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~0_combout\);

-- Location: LCCOMB_X26_Y23_N16
\DMEM|muxA|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux2~0_combout\ & (\DMEM|register_loop[30].register_inst|Q\(29))) # (!\DMEM|muxA|Mux2~0_combout\ & ((\DMEM|register_loop[26].register_inst|Q\(29)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[30].register_inst|Q\(29),
	datac => \DMEM|register_loop[26].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~0_combout\,
	combout => \DMEM|muxA|Mux2~1_combout\);

-- Location: LCCOMB_X32_Y29_N0
\DMEM|register_loop[21].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X32_Y29_N1
\DMEM|register_loop[21].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(29));

-- Location: FF_X29_Y29_N21
\DMEM|register_loop[29].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(29));

-- Location: FF_X29_Y29_N19
\DMEM|register_loop[17].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(29));

-- Location: LCCOMB_X30_Y29_N4
\DMEM|register_loop[25].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[25].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[25].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X30_Y29_N5
\DMEM|register_loop[25].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[25].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(29));

-- Location: LCCOMB_X29_Y29_N18
\DMEM|muxA|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(29)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(29),
	datad => \DMEM|register_loop[25].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~2_combout\);

-- Location: LCCOMB_X29_Y29_N20
\DMEM|muxA|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux2~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(29)))) # (!\DMEM|muxA|Mux2~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(29))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[21].register_inst|Q\(29),
	datac => \DMEM|register_loop[29].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~2_combout\,
	combout => \DMEM|muxA|Mux2~3_combout\);

-- Location: LCCOMB_X30_Y24_N8
\DMEM|register_loop[20].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[20].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[20].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X30_Y24_N9
\DMEM|register_loop[20].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[20].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(29));

-- Location: FF_X28_Y24_N21
\DMEM|register_loop[28].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(29));

-- Location: FF_X29_Y24_N25
\DMEM|register_loop[16].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(29));

-- Location: LCCOMB_X30_Y24_N22
\DMEM|register_loop[24].register_inst|Q[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[29]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~30_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[29]~feeder_combout\);

-- Location: FF_X30_Y24_N23
\DMEM|register_loop[24].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[29]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(29));

-- Location: LCCOMB_X29_Y24_N24
\DMEM|muxA|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(29)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(29),
	datad => \DMEM|register_loop[24].register_inst|Q\(29),
	combout => \DMEM|muxA|Mux2~4_combout\);

-- Location: LCCOMB_X28_Y24_N20
\DMEM|muxA|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux2~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(29)))) # (!\DMEM|muxA|Mux2~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(29))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[20].register_inst|Q\(29),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[28].register_inst|Q\(29),
	datad => \DMEM|muxA|Mux2~4_combout\,
	combout => \DMEM|muxA|Mux2~5_combout\);

-- Location: LCCOMB_X26_Y26_N16
\DMEM|muxA|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|muxA|Mux2~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux2~3_combout\,
	datad => \DMEM|muxA|Mux2~5_combout\,
	combout => \DMEM|muxA|Mux2~6_combout\);

-- Location: LCCOMB_X26_Y26_N22
\DMEM|muxA|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux2~6_combout\ & (\DMEM|muxA|Mux2~8_combout\)) # (!\DMEM|muxA|Mux2~6_combout\ & ((\DMEM|muxA|Mux2~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux2~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux2~1_combout\,
	datad => \DMEM|muxA|Mux2~6_combout\,
	combout => \DMEM|muxA|Mux2~9_combout\);

-- Location: LCCOMB_X25_Y26_N14
\DMEM|muxA|Mux2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux2~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux2~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux2~19_combout\,
	datad => \DMEM|muxA|Mux2~9_combout\,
	combout => \DMEM|muxA|Mux2~20_combout\);

-- Location: FF_X25_Y26_N15
\DMEM|dataR_buffer|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux2~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(29));

-- Location: LCCOMB_X25_Y26_N0
\DMEM|dataR_Sel|dataR[29]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[29]~29_combout\ = (\MemRW~input_o\ & ((\DMEM|dataR_buffer|Q\(29)))) # (!\MemRW~input_o\ & (\DMEM|muxA|Mux2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datab => \DMEM|muxA|Mux2~20_combout\,
	datad => \DMEM|dataR_buffer|Q\(29),
	combout => \DMEM|dataR_Sel|dataR[29]~29_combout\);

-- Location: IOIBUF_X52_Y28_N8
\dataW[30]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(30),
	o => \dataW[30]~input_o\);

-- Location: LCCOMB_X28_Y29_N22
\DMEM|register_loop[0].register_inst|Q~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~31_combout\ = (\rst_ni~input_o\ & \dataW[30]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[30]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~31_combout\);

-- Location: LCCOMB_X28_Y24_N18
\DMEM|register_loop[24].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[24].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[24].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X28_Y24_N19
\DMEM|register_loop[24].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[24].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(30));

-- Location: FF_X28_Y24_N9
\DMEM|register_loop[28].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(30));

-- Location: FF_X29_Y24_N23
\DMEM|register_loop[16].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(30));

-- Location: FF_X30_Y24_N29
\DMEM|register_loop[20].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(30));

-- Location: LCCOMB_X29_Y24_N22
\DMEM|muxA|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~4_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[20].register_inst|Q\(30))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(30),
	datad => \DMEM|register_loop[20].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y24_N8
\DMEM|muxA|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~5_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux1~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(30)))) # (!\DMEM|muxA|Mux1~4_combout\ & (\DMEM|register_loop[24].register_inst|Q\(30))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \DMEM|register_loop[24].register_inst|Q\(30),
	datac => \DMEM|register_loop[28].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~4_combout\,
	combout => \DMEM|muxA|Mux1~5_combout\);

-- Location: LCCOMB_X25_Y24_N8
\DMEM|register_loop[22].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X25_Y24_N9
\DMEM|register_loop[22].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(30));

-- Location: FF_X26_Y24_N25
\DMEM|register_loop[30].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(30));

-- Location: FF_X26_Y24_N3
\DMEM|register_loop[18].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(30));

-- Location: LCCOMB_X27_Y22_N6
\DMEM|register_loop[26].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[26].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[26].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X27_Y22_N7
\DMEM|register_loop[26].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[26].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(30));

-- Location: LCCOMB_X26_Y24_N2
\DMEM|muxA|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~2_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|register_loop[26].register_inst|Q\(30))))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(30),
	datad => \DMEM|register_loop[26].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~2_combout\);

-- Location: LCCOMB_X26_Y24_N24
\DMEM|muxA|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux1~2_combout\ & ((\DMEM|register_loop[30].register_inst|Q\(30)))) # (!\DMEM|muxA|Mux1~2_combout\ & (\DMEM|register_loop[22].register_inst|Q\(30))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[22].register_inst|Q\(30),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[30].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~2_combout\,
	combout => \DMEM|muxA|Mux1~3_combout\);

-- Location: LCCOMB_X27_Y24_N14
\DMEM|muxA|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|muxA|Mux1~3_combout\))) # (!\addr[1]~input_o\ & (\DMEM|muxA|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux1~5_combout\,
	datad => \DMEM|muxA|Mux1~3_combout\,
	combout => \DMEM|muxA|Mux1~6_combout\);

-- Location: FF_X30_Y29_N13
\DMEM|register_loop[29].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(30));

-- Location: FF_X30_Y29_N31
\DMEM|register_loop[25].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(30));

-- Location: FF_X31_Y29_N27
\DMEM|register_loop[17].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(30));

-- Location: FF_X32_Y29_N23
\DMEM|register_loop[21].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(30));

-- Location: LCCOMB_X31_Y29_N26
\DMEM|muxA|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~0_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[21].register_inst|Q\(30))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(30),
	datad => \DMEM|register_loop[21].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y29_N30
\DMEM|muxA|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~1_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux1~0_combout\ & (\DMEM|register_loop[29].register_inst|Q\(30))) # (!\DMEM|muxA|Mux1~0_combout\ & ((\DMEM|register_loop[25].register_inst|Q\(30)))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[29].register_inst|Q\(30),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[25].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~0_combout\,
	combout => \DMEM|muxA|Mux1~1_combout\);

-- Location: LCCOMB_X25_Y28_N12
\DMEM|register_loop[23].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[23].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[23].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X25_Y28_N13
\DMEM|register_loop[23].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[23].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(30));

-- Location: FF_X25_Y28_N19
\DMEM|register_loop[31].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(30));

-- Location: FF_X24_Y28_N31
\DMEM|register_loop[19].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(30));

-- Location: LCCOMB_X24_Y28_N20
\DMEM|register_loop[27].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[27].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[27].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X24_Y28_N21
\DMEM|register_loop[27].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[27].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(30));

-- Location: LCCOMB_X24_Y28_N30
\DMEM|muxA|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~7_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[27].register_inst|Q\(30)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(30),
	datad => \DMEM|register_loop[27].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~7_combout\);

-- Location: LCCOMB_X25_Y28_N18
\DMEM|muxA|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~8_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux1~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(30)))) # (!\DMEM|muxA|Mux1~7_combout\ & (\DMEM|register_loop[23].register_inst|Q\(30))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[23].register_inst|Q\(30),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~7_combout\,
	combout => \DMEM|muxA|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y24_N8
\DMEM|muxA|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~9_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux1~6_combout\ & ((\DMEM|muxA|Mux1~8_combout\))) # (!\DMEM|muxA|Mux1~6_combout\ & (\DMEM|muxA|Mux1~1_combout\)))) # (!\addr[0]~input_o\ & (\DMEM|muxA|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|muxA|Mux1~6_combout\,
	datac => \DMEM|muxA|Mux1~1_combout\,
	datad => \DMEM|muxA|Mux1~8_combout\,
	combout => \DMEM|muxA|Mux1~9_combout\);

-- Location: LCCOMB_X22_Y24_N26
\DMEM|register_loop[7].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[7].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[7].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X22_Y24_N27
\DMEM|register_loop[7].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[7].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(30));

-- Location: FF_X23_Y24_N3
\DMEM|register_loop[6].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(30));

-- Location: FF_X22_Y24_N25
\DMEM|register_loop[4].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(30));

-- Location: LCCOMB_X21_Y24_N20
\DMEM|register_loop[5].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X21_Y24_N21
\DMEM|register_loop[5].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(30));

-- Location: LCCOMB_X22_Y24_N24
\DMEM|muxA|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[5].register_inst|Q\(30)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(30),
	datad => \DMEM|register_loop[5].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~10_combout\);

-- Location: LCCOMB_X23_Y24_N2
\DMEM|muxA|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux1~10_combout\ & (\DMEM|register_loop[7].register_inst|Q\(30))) # (!\DMEM|muxA|Mux1~10_combout\ & ((\DMEM|register_loop[6].register_inst|Q\(30)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[7].register_inst|Q\(30),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[6].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~10_combout\,
	combout => \DMEM|muxA|Mux1~11_combout\);

-- Location: FF_X28_Y29_N23
\DMEM|register_loop[15].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(30));

-- Location: FF_X27_Y29_N19
\DMEM|register_loop[14].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(30));

-- Location: FF_X28_Y29_N25
\DMEM|register_loop[12].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(30));

-- Location: FF_X32_Y29_N17
\DMEM|register_loop[13].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(30));

-- Location: LCCOMB_X28_Y29_N24
\DMEM|muxA|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\DMEM|register_loop[13].register_inst|Q\(30)))) # (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(30),
	datad => \DMEM|register_loop[13].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~17_combout\);

-- Location: LCCOMB_X27_Y29_N18
\DMEM|muxA|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~18_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux1~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(30))) # (!\DMEM|muxA|Mux1~17_combout\ & ((\DMEM|register_loop[14].register_inst|Q\(30)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[15].register_inst|Q\(30),
	datac => \DMEM|register_loop[14].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~17_combout\,
	combout => \DMEM|muxA|Mux1~18_combout\);

-- Location: FF_X28_Y25_N19
\DMEM|register_loop[1].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(30));

-- Location: FF_X28_Y25_N13
\DMEM|register_loop[3].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(30));

-- Location: FF_X29_Y25_N7
\DMEM|register_loop[0].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(30));

-- Location: LCCOMB_X30_Y25_N28
\DMEM|register_loop[2].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X30_Y25_N29
\DMEM|register_loop[2].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(30));

-- Location: LCCOMB_X29_Y25_N6
\DMEM|muxA|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[2].register_inst|Q\(30)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(30),
	datad => \DMEM|register_loop[2].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~14_combout\);

-- Location: LCCOMB_X28_Y25_N12
\DMEM|muxA|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~15_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux1~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(30)))) # (!\DMEM|muxA|Mux1~14_combout\ & (\DMEM|register_loop[1].register_inst|Q\(30))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[1].register_inst|Q\(30),
	datac => \DMEM|register_loop[3].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~14_combout\,
	combout => \DMEM|muxA|Mux1~15_combout\);

-- Location: LCCOMB_X27_Y26_N28
\DMEM|register_loop[11].register_inst|Q[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[30]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[30]~feeder_combout\);

-- Location: FF_X27_Y26_N29
\DMEM|register_loop[11].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[30]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(30));

-- Location: FF_X27_Y26_N7
\DMEM|register_loop[9].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(30));

-- Location: FF_X30_Y23_N3
\DMEM|register_loop[8].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(30));

-- Location: FF_X30_Y23_N13
\DMEM|register_loop[10].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(30));

-- Location: LCCOMB_X30_Y23_N2
\DMEM|muxA|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[10].register_inst|Q\(30)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(30),
	datad => \DMEM|register_loop[10].register_inst|Q\(30),
	combout => \DMEM|muxA|Mux1~12_combout\);

-- Location: LCCOMB_X27_Y26_N6
\DMEM|muxA|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux1~12_combout\ & (\DMEM|register_loop[11].register_inst|Q\(30))) # (!\DMEM|muxA|Mux1~12_combout\ & ((\DMEM|register_loop[9].register_inst|Q\(30)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \DMEM|register_loop[11].register_inst|Q\(30),
	datac => \DMEM|register_loop[9].register_inst|Q\(30),
	datad => \DMEM|muxA|Mux1~12_combout\,
	combout => \DMEM|muxA|Mux1~13_combout\);

-- Location: LCCOMB_X27_Y24_N6
\DMEM|muxA|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~16_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\DMEM|muxA|Mux1~13_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\DMEM|muxA|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux1~15_combout\,
	datad => \DMEM|muxA|Mux1~13_combout\,
	combout => \DMEM|muxA|Mux1~16_combout\);

-- Location: LCCOMB_X27_Y24_N0
\DMEM|muxA|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~19_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux1~16_combout\ & ((\DMEM|muxA|Mux1~18_combout\))) # (!\DMEM|muxA|Mux1~16_combout\ & (\DMEM|muxA|Mux1~11_combout\)))) # (!\addr[2]~input_o\ & (((\DMEM|muxA|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux1~11_combout\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|muxA|Mux1~18_combout\,
	datad => \DMEM|muxA|Mux1~16_combout\,
	combout => \DMEM|muxA|Mux1~19_combout\);

-- Location: LCCOMB_X27_Y24_N28
\DMEM|muxA|Mux1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux1~20_combout\ = (\addr[4]~input_o\ & (\DMEM|muxA|Mux1~9_combout\)) # (!\addr[4]~input_o\ & ((\DMEM|muxA|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux1~9_combout\,
	datad => \DMEM|muxA|Mux1~19_combout\,
	combout => \DMEM|muxA|Mux1~20_combout\);

-- Location: FF_X27_Y24_N29
\DMEM|dataR_buffer|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux1~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(30));

-- Location: LCCOMB_X27_Y24_N18
\DMEM|dataR_Sel|dataR[30]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[30]~30_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(30))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRW~input_o\,
	datac => \DMEM|dataR_buffer|Q\(30),
	datad => \DMEM|muxA|Mux1~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[30]~30_combout\);

-- Location: IOIBUF_X52_Y31_N1
\dataW[31]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dataW(31),
	o => \dataW[31]~input_o\);

-- Location: LCCOMB_X28_Y29_N10
\DMEM|register_loop[0].register_inst|Q~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[0].register_inst|Q~32_combout\ = (\rst_ni~input_o\ & \dataW[31]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \dataW[31]~input_o\,
	combout => \DMEM|register_loop[0].register_inst|Q~32_combout\);

-- Location: LCCOMB_X29_Y23_N30
\DMEM|register_loop[11].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[11].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[11].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X29_Y23_N31
\DMEM|register_loop[11].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[11].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[11].register_inst|Q[29]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[11].register_inst|Q\(31));

-- Location: FF_X30_Y23_N1
\DMEM|register_loop[10].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[10].register_inst|Q[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[10].register_inst|Q\(31));

-- Location: FF_X30_Y23_N7
\DMEM|register_loop[8].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[8].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[8].register_inst|Q\(31));

-- Location: LCCOMB_X28_Y23_N16
\DMEM|register_loop[9].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[9].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[9].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X28_Y23_N17
\DMEM|register_loop[9].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[9].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[9].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[9].register_inst|Q\(31));

-- Location: LCCOMB_X30_Y23_N6
\DMEM|muxA|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[9].register_inst|Q\(31))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[8].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[8].register_inst|Q\(31),
	datad => \DMEM|register_loop[9].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~10_combout\);

-- Location: LCCOMB_X30_Y23_N0
\DMEM|muxA|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~11_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux0~10_combout\ & (\DMEM|register_loop[11].register_inst|Q\(31))) # (!\DMEM|muxA|Mux0~10_combout\ & ((\DMEM|register_loop[10].register_inst|Q\(31)))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \DMEM|register_loop[11].register_inst|Q\(31),
	datac => \DMEM|register_loop[10].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~10_combout\,
	combout => \DMEM|muxA|Mux0~11_combout\);

-- Location: FF_X28_Y29_N11
\DMEM|register_loop[15].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	ena => \DMEM|register_loop[15].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[15].register_inst|Q\(31));

-- Location: FF_X28_Y30_N7
\DMEM|register_loop[13].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[13].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[13].register_inst|Q\(31));

-- Location: FF_X28_Y29_N1
\DMEM|register_loop[12].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[12].register_inst|Q[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[12].register_inst|Q\(31));

-- Location: LCCOMB_X27_Y29_N20
\DMEM|register_loop[14].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[14].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[14].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X27_Y29_N21
\DMEM|register_loop[14].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[14].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[14].register_inst|Q[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[14].register_inst|Q\(31));

-- Location: LCCOMB_X28_Y29_N0
\DMEM|muxA|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\DMEM|register_loop[14].register_inst|Q\(31))))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\DMEM|register_loop[12].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[12].register_inst|Q\(31),
	datad => \DMEM|register_loop[14].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~17_combout\);

-- Location: LCCOMB_X28_Y30_N6
\DMEM|muxA|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~18_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux0~17_combout\ & (\DMEM|register_loop[15].register_inst|Q\(31))) # (!\DMEM|muxA|Mux0~17_combout\ & ((\DMEM|register_loop[13].register_inst|Q\(31)))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[15].register_inst|Q\(31),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[13].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~17_combout\,
	combout => \DMEM|muxA|Mux0~18_combout\);

-- Location: LCCOMB_X24_Y24_N30
\DMEM|register_loop[5].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[5].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[5].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X24_Y24_N31
\DMEM|register_loop[5].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[5].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[5].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[5].register_inst|Q\(31));

-- Location: FF_X24_Y24_N5
\DMEM|register_loop[7].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[7].register_inst|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[7].register_inst|Q\(31));

-- Location: FF_X23_Y24_N31
\DMEM|register_loop[4].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[4].register_inst|Q[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[4].register_inst|Q\(31));

-- Location: LCCOMB_X23_Y24_N20
\DMEM|register_loop[6].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[6].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[6].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X23_Y24_N21
\DMEM|register_loop[6].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[6].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[6].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[6].register_inst|Q\(31));

-- Location: LCCOMB_X23_Y24_N30
\DMEM|muxA|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\DMEM|register_loop[6].register_inst|Q\(31)))) # (!\addr[1]~input_o\ & (\DMEM|register_loop[4].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[4].register_inst|Q\(31),
	datad => \DMEM|register_loop[6].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~12_combout\);

-- Location: LCCOMB_X24_Y24_N4
\DMEM|muxA|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~13_combout\ = (\addr[0]~input_o\ & ((\DMEM|muxA|Mux0~12_combout\ & ((\DMEM|register_loop[7].register_inst|Q\(31)))) # (!\DMEM|muxA|Mux0~12_combout\ & (\DMEM|register_loop[5].register_inst|Q\(31))))) # (!\addr[0]~input_o\ & 
-- (((\DMEM|muxA|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[5].register_inst|Q\(31),
	datab => \addr[0]~input_o\,
	datac => \DMEM|register_loop[7].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~12_combout\,
	combout => \DMEM|muxA|Mux0~13_combout\);

-- Location: LCCOMB_X30_Y25_N30
\DMEM|register_loop[2].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[2].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[2].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X30_Y25_N31
\DMEM|register_loop[2].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[2].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[2].register_inst|Q[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[2].register_inst|Q\(31));

-- Location: FF_X28_Y25_N15
\DMEM|register_loop[3].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[3].register_inst|Q[26]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[3].register_inst|Q\(31));

-- Location: FF_X27_Y25_N9
\DMEM|register_loop[0].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[0].register_inst|Q[26]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[0].register_inst|Q\(31));

-- Location: FF_X27_Y25_N7
\DMEM|register_loop[1].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[1].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[1].register_inst|Q\(31));

-- Location: LCCOMB_X27_Y25_N8
\DMEM|muxA|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~14_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|register_loop[1].register_inst|Q\(31))))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\DMEM|register_loop[0].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[0].register_inst|Q\(31),
	datad => \DMEM|register_loop[1].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~14_combout\);

-- Location: LCCOMB_X28_Y25_N14
\DMEM|muxA|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~15_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux0~14_combout\ & ((\DMEM|register_loop[3].register_inst|Q\(31)))) # (!\DMEM|muxA|Mux0~14_combout\ & (\DMEM|register_loop[2].register_inst|Q\(31))))) # (!\addr[1]~input_o\ & 
-- (((\DMEM|muxA|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[2].register_inst|Q\(31),
	datab => \addr[1]~input_o\,
	datac => \DMEM|register_loop[3].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~14_combout\,
	combout => \DMEM|muxA|Mux0~15_combout\);

-- Location: LCCOMB_X29_Y28_N28
\DMEM|muxA|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|muxA|Mux0~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & ((\DMEM|muxA|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux0~13_combout\,
	datad => \DMEM|muxA|Mux0~15_combout\,
	combout => \DMEM|muxA|Mux0~16_combout\);

-- Location: LCCOMB_X29_Y28_N26
\DMEM|muxA|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~19_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux0~16_combout\ & ((\DMEM|muxA|Mux0~18_combout\))) # (!\DMEM|muxA|Mux0~16_combout\ & (\DMEM|muxA|Mux0~11_combout\)))) # (!\addr[3]~input_o\ & (((\DMEM|muxA|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux0~11_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|muxA|Mux0~18_combout\,
	datad => \DMEM|muxA|Mux0~16_combout\,
	combout => \DMEM|muxA|Mux0~19_combout\);

-- Location: FF_X24_Y28_N17
\DMEM|register_loop[27].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[27].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[27].register_inst|Q\(31));

-- Location: FF_X25_Y28_N3
\DMEM|register_loop[31].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[31].register_inst|Q[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[31].register_inst|Q\(31));

-- Location: FF_X24_Y28_N19
\DMEM|register_loop[19].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[19].register_inst|Q[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[19].register_inst|Q\(31));

-- Location: FF_X25_Y28_N25
\DMEM|register_loop[23].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[23].register_inst|Q[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[23].register_inst|Q\(31));

-- Location: LCCOMB_X24_Y28_N18
\DMEM|muxA|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~7_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\DMEM|register_loop[23].register_inst|Q\(31))))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\DMEM|register_loop[19].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[19].register_inst|Q\(31),
	datad => \DMEM|register_loop[23].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~7_combout\);

-- Location: LCCOMB_X25_Y28_N2
\DMEM|muxA|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~8_combout\ = (\addr[3]~input_o\ & ((\DMEM|muxA|Mux0~7_combout\ & ((\DMEM|register_loop[31].register_inst|Q\(31)))) # (!\DMEM|muxA|Mux0~7_combout\ & (\DMEM|register_loop[27].register_inst|Q\(31))))) # (!\addr[3]~input_o\ & 
-- (((\DMEM|muxA|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[27].register_inst|Q\(31),
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[31].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~7_combout\,
	combout => \DMEM|muxA|Mux0~8_combout\);

-- Location: LCCOMB_X32_Y29_N10
\DMEM|register_loop[21].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[21].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[21].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X32_Y29_N11
\DMEM|register_loop[21].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[21].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[21].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[21].register_inst|Q\(31));

-- Location: FF_X29_Y29_N13
\DMEM|register_loop[29].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[29].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[29].register_inst|Q\(31));

-- Location: FF_X29_Y29_N7
\DMEM|register_loop[17].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[17].register_inst|Q[25]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[17].register_inst|Q\(31));

-- Location: FF_X30_Y29_N7
\DMEM|register_loop[25].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[25].register_inst|Q[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[25].register_inst|Q\(31));

-- Location: LCCOMB_X29_Y29_N6
\DMEM|muxA|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~2_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[25].register_inst|Q\(31)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[17].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[17].register_inst|Q\(31),
	datad => \DMEM|register_loop[25].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~2_combout\);

-- Location: LCCOMB_X29_Y29_N12
\DMEM|muxA|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~3_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux0~2_combout\ & ((\DMEM|register_loop[29].register_inst|Q\(31)))) # (!\DMEM|muxA|Mux0~2_combout\ & (\DMEM|register_loop[21].register_inst|Q\(31))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|register_loop[21].register_inst|Q\(31),
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[29].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~2_combout\,
	combout => \DMEM|muxA|Mux0~3_combout\);

-- Location: FF_X30_Y24_N31
\DMEM|register_loop[20].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[20].register_inst|Q\(31));

-- Location: FF_X28_Y24_N5
\DMEM|register_loop[28].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[28].register_inst|Q[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[28].register_inst|Q\(31));

-- Location: FF_X29_Y24_N29
\DMEM|register_loop[16].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[16].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[16].register_inst|Q\(31));

-- Location: FF_X28_Y24_N15
\DMEM|register_loop[24].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[24].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[24].register_inst|Q\(31));

-- Location: LCCOMB_X29_Y24_N28
\DMEM|muxA|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~4_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\DMEM|register_loop[24].register_inst|Q\(31)))) # (!\addr[3]~input_o\ & (\DMEM|register_loop[16].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[16].register_inst|Q\(31),
	datad => \DMEM|register_loop[24].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~4_combout\);

-- Location: LCCOMB_X28_Y24_N4
\DMEM|muxA|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~5_combout\ = (\addr[2]~input_o\ & ((\DMEM|muxA|Mux0~4_combout\ & ((\DMEM|register_loop[28].register_inst|Q\(31)))) # (!\DMEM|muxA|Mux0~4_combout\ & (\DMEM|register_loop[20].register_inst|Q\(31))))) # (!\addr[2]~input_o\ & 
-- (((\DMEM|muxA|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \DMEM|register_loop[20].register_inst|Q\(31),
	datac => \DMEM|register_loop[28].register_inst|Q\(31),
	datad => \DMEM|muxA|Mux0~4_combout\,
	combout => \DMEM|muxA|Mux0~5_combout\);

-- Location: LCCOMB_X29_Y28_N8
\DMEM|muxA|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\DMEM|muxA|Mux0~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & ((\DMEM|muxA|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux0~3_combout\,
	datad => \DMEM|muxA|Mux0~5_combout\,
	combout => \DMEM|muxA|Mux0~6_combout\);

-- Location: FF_X26_Y24_N31
\DMEM|register_loop[18].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[18].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[18].register_inst|Q\(31));

-- Location: LCCOMB_X25_Y24_N14
\DMEM|register_loop[22].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[22].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[22].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X25_Y24_N15
\DMEM|register_loop[22].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[22].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[22].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[22].register_inst|Q\(31));

-- Location: LCCOMB_X26_Y24_N30
\DMEM|muxA|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~0_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\DMEM|register_loop[22].register_inst|Q\(31)))) # (!\addr[2]~input_o\ & (\DMEM|register_loop[18].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \DMEM|register_loop[18].register_inst|Q\(31),
	datad => \DMEM|register_loop[22].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~0_combout\);

-- Location: FF_X26_Y23_N7
\DMEM|register_loop[26].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \DMEM|register_loop[26].register_inst|Q[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[26].register_inst|Q\(31));

-- Location: LCCOMB_X27_Y23_N18
\DMEM|register_loop[30].register_inst|Q[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|register_loop[30].register_inst|Q[31]~feeder_combout\ = \DMEM|register_loop[0].register_inst|Q~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DMEM|register_loop[0].register_inst|Q~32_combout\,
	combout => \DMEM|register_loop[30].register_inst|Q[31]~feeder_combout\);

-- Location: FF_X27_Y23_N19
\DMEM|register_loop[30].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|register_loop[30].register_inst|Q[31]~feeder_combout\,
	ena => \DMEM|register_loop[30].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|register_loop[30].register_inst|Q\(31));

-- Location: LCCOMB_X26_Y23_N6
\DMEM|muxA|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~1_combout\ = (\DMEM|muxA|Mux0~0_combout\ & (((\DMEM|register_loop[30].register_inst|Q\(31))) # (!\addr[3]~input_o\))) # (!\DMEM|muxA|Mux0~0_combout\ & (\addr[3]~input_o\ & (\DMEM|register_loop[26].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux0~0_combout\,
	datab => \addr[3]~input_o\,
	datac => \DMEM|register_loop[26].register_inst|Q\(31),
	datad => \DMEM|register_loop[30].register_inst|Q\(31),
	combout => \DMEM|muxA|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y28_N10
\DMEM|muxA|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~9_combout\ = (\addr[1]~input_o\ & ((\DMEM|muxA|Mux0~6_combout\ & (\DMEM|muxA|Mux0~8_combout\)) # (!\DMEM|muxA|Mux0~6_combout\ & ((\DMEM|muxA|Mux0~1_combout\))))) # (!\addr[1]~input_o\ & (((\DMEM|muxA|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|muxA|Mux0~8_combout\,
	datab => \addr[1]~input_o\,
	datac => \DMEM|muxA|Mux0~6_combout\,
	datad => \DMEM|muxA|Mux0~1_combout\,
	combout => \DMEM|muxA|Mux0~9_combout\);

-- Location: LCCOMB_X29_Y28_N22
\DMEM|muxA|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|muxA|Mux0~20_combout\ = (\addr[4]~input_o\ & ((\DMEM|muxA|Mux0~9_combout\))) # (!\addr[4]~input_o\ & (\DMEM|muxA|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \DMEM|muxA|Mux0~19_combout\,
	datad => \DMEM|muxA|Mux0~9_combout\,
	combout => \DMEM|muxA|Mux0~20_combout\);

-- Location: FF_X29_Y28_N23
\DMEM|dataR_buffer|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \DMEM|muxA|Mux0~20_combout\,
	ena => \ALT_INV_MemRW~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DMEM|dataR_buffer|Q\(31));

-- Location: LCCOMB_X29_Y28_N0
\DMEM|dataR_Sel|dataR[31]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \DMEM|dataR_Sel|dataR[31]~31_combout\ = (\MemRW~input_o\ & (\DMEM|dataR_buffer|Q\(31))) # (!\MemRW~input_o\ & ((\DMEM|muxA|Mux0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DMEM|dataR_buffer|Q\(31),
	datac => \MemRW~input_o\,
	datad => \DMEM|muxA|Mux0~20_combout\,
	combout => \DMEM|dataR_Sel|dataR[31]~31_combout\);

ww_dataR(0) <= \dataR[0]~output_o\;

ww_dataR(1) <= \dataR[1]~output_o\;

ww_dataR(2) <= \dataR[2]~output_o\;

ww_dataR(3) <= \dataR[3]~output_o\;

ww_dataR(4) <= \dataR[4]~output_o\;

ww_dataR(5) <= \dataR[5]~output_o\;

ww_dataR(6) <= \dataR[6]~output_o\;

ww_dataR(7) <= \dataR[7]~output_o\;

ww_dataR(8) <= \dataR[8]~output_o\;

ww_dataR(9) <= \dataR[9]~output_o\;

ww_dataR(10) <= \dataR[10]~output_o\;

ww_dataR(11) <= \dataR[11]~output_o\;

ww_dataR(12) <= \dataR[12]~output_o\;

ww_dataR(13) <= \dataR[13]~output_o\;

ww_dataR(14) <= \dataR[14]~output_o\;

ww_dataR(15) <= \dataR[15]~output_o\;

ww_dataR(16) <= \dataR[16]~output_o\;

ww_dataR(17) <= \dataR[17]~output_o\;

ww_dataR(18) <= \dataR[18]~output_o\;

ww_dataR(19) <= \dataR[19]~output_o\;

ww_dataR(20) <= \dataR[20]~output_o\;

ww_dataR(21) <= \dataR[21]~output_o\;

ww_dataR(22) <= \dataR[22]~output_o\;

ww_dataR(23) <= \dataR[23]~output_o\;

ww_dataR(24) <= \dataR[24]~output_o\;

ww_dataR(25) <= \dataR[25]~output_o\;

ww_dataR(26) <= \dataR[26]~output_o\;

ww_dataR(27) <= \dataR[27]~output_o\;

ww_dataR(28) <= \dataR[28]~output_o\;

ww_dataR(29) <= \dataR[29]~output_o\;

ww_dataR(30) <= \dataR[30]~output_o\;

ww_dataR(31) <= \dataR[31]~output_o\;
END structure;


