#Tue Nov 28 19:01:07 MST 2017
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:Heap-size=4096
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.data=MCB_DDR2_S0_AXI_BASEADDR
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.pit_aliens_0\:Stack-size=1024
