// Seed: 413481649
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2
);
  final $unsigned(89);
  ;
  parameter id_4 = 1;
  assign module_1.id_0 = 0;
  logic [7:0][(  1  ) : -1] id_5;
  uwire id_6;
  if (-1) begin : LABEL_0
    assign id_2 = id_4[1'h0];
  end else begin : LABEL_1
    assign id_6 = 1'h0;
  end
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0
  );
  always @(*);
endmodule
