digraph "CFG for '_Z22gpu_square_matrix_multPiS_S_i' function" {
	label="CFG for '_Z22gpu_square_matrix_multPiS_S_i' function";

	Node0x55a48f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = shl i32 %5, 4\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %8 = add i32 %6, %7\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = shl i32 %9, 4\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = add i32 %10, %11\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %13, i64 12\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 4, !tbaa !5\l  %17 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !14, !invariant.load\l... !15\l  %20 = zext i16 %19 to i32\l  %21 = udiv i32 %16, %20\l  %22 = mul i32 %21, %20\l  %23 = icmp ugt i32 %16, %22\l  %24 = zext i1 %23 to i32\l  %25 = add i32 %21, %24\l  %26 = icmp eq i32 %25, 0\l  br i1 %26, label %65, label %27\l|{<s0>T|<s1>F}}"];
	Node0x55a48f0:s0 -> Node0x55a7a30;
	Node0x55a48f0:s1 -> Node0x55a7ac0;
	Node0x55a7ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %8, %3\l  %29 = add i32 %28, %11\l  %30 = mul nsw i32 %3, %3\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... %11\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 %7, i32\l... %11\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 0\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 0, i32\l... %11\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 1\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 1, i32\l... %11\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 2\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 2, i32\l... %11\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 3\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 3, i32\l... %11\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 4\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 4, i32\l... %11\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 5\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 5, i32\l... %11\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 6\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 6, i32\l... %11\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 7\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 7, i32\l... %11\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 8\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 8, i32\l... %11\l  %51 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 9\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 9, i32\l... %11\l  %53 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 10\l  %54 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 10, i32\l... %11\l  %55 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 11\l  %56 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 11, i32\l... %11\l  %57 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 12\l  %58 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 12, i32\l... %11\l  %59 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 13\l  %60 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 13, i32\l... %11\l  %61 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 14\l  %62 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 14, i32\l... %11\l  %63 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_a, i32 0, i32 %7, i32\l... 15\l  %64 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ22gpu_square_matrix_multPiS_S_iE6tile_b, i32 0, i32 15, i32\l... %11\l  br label %70\l}"];
	Node0x55a7ac0 -> Node0x55a7e00;
	Node0x55a7a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%65:\l65:                                               \l  %66 = phi i32 [ 0, %4 ], [ %155, %90 ]\l  %67 = icmp slt i32 %8, %3\l  %68 = icmp slt i32 %12, %3\l  %69 = select i1 %67, i1 %68, i1 false\l  br i1 %69, label %158, label %163\l|{<s0>T|<s1>F}}"];
	Node0x55a7a30:s0 -> Node0x55aa560;
	Node0x55a7a30:s1 -> Node0x55aa5b0;
	Node0x55a7e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  %71 = phi i32 [ 0, %27 ], [ %156, %90 ]\l  %72 = phi i32 [ 0, %27 ], [ %155, %90 ]\l  %73 = shl nsw i32 %71, 4\l  %74 = add i32 %29, %73\l  %75 = icmp slt i32 %74, %30\l  br i1 %75, label %76, label %80\l|{<s0>T|<s1>F}}"];
	Node0x55a7e00:s0 -> Node0x55aaa30;
	Node0x55a7e00:s1 -> Node0x55aaac0;
	Node0x55aaa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%76:\l76:                                               \l  %77 = sext i32 %74 to i64\l  %78 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %77\l  %79 = load i32, i32 addrspace(1)* %78, align 4, !tbaa !16, !amdgpu.noclobber\l... !15\l  br label %80\l}"];
	Node0x55aaa30 -> Node0x55aaac0;
	Node0x55aaac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  %81 = phi i32 [ %79, %76 ], [ 0, %70 ]\l  store i32 %81, i32 addrspace(3)* %31, align 4, !tbaa !16\l  %82 = add nuw i32 %73, %7\l  %83 = mul i32 %82, %3\l  %84 = add i32 %83, %12\l  %85 = icmp slt i32 %84, %30\l  br i1 %85, label %86, label %90\l|{<s0>T|<s1>F}}"];
	Node0x55aaac0:s0 -> Node0x55abf00;
	Node0x55aaac0:s1 -> Node0x55a80b0;
	Node0x55abf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%86:\l86:                                               \l  %87 = sext i32 %84 to i64\l  %88 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %87\l  %89 = load i32, i32 addrspace(1)* %88, align 4, !tbaa !16, !amdgpu.noclobber\l... !15\l  br label %90\l}"];
	Node0x55abf00 -> Node0x55a80b0;
	Node0x55a80b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  %91 = phi i32 [ %89, %86 ], [ 0, %80 ]\l  store i32 %91, i32 addrspace(3)* %32, align 4, !tbaa !16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %92 = load i32, i32 addrspace(3)* %33, align 16, !tbaa !16\l  %93 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !16\l  %94 = mul nsw i32 %93, %92\l  %95 = add nsw i32 %94, %72\l  %96 = load i32, i32 addrspace(3)* %35, align 4, !tbaa !16\l  %97 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !16\l  %98 = mul nsw i32 %97, %96\l  %99 = add nsw i32 %98, %95\l  %100 = load i32, i32 addrspace(3)* %37, align 8, !tbaa !16\l  %101 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !16\l  %102 = mul nsw i32 %101, %100\l  %103 = add nsw i32 %102, %99\l  %104 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !16\l  %105 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !16\l  %106 = mul nsw i32 %105, %104\l  %107 = add nsw i32 %106, %103\l  %108 = load i32, i32 addrspace(3)* %41, align 16, !tbaa !16\l  %109 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !16\l  %110 = mul nsw i32 %109, %108\l  %111 = add nsw i32 %110, %107\l  %112 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !16\l  %113 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !16\l  %114 = mul nsw i32 %113, %112\l  %115 = add nsw i32 %114, %111\l  %116 = load i32, i32 addrspace(3)* %45, align 8, !tbaa !16\l  %117 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !16\l  %118 = mul nsw i32 %117, %116\l  %119 = add nsw i32 %118, %115\l  %120 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !16\l  %121 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !16\l  %122 = mul nsw i32 %121, %120\l  %123 = add nsw i32 %122, %119\l  %124 = load i32, i32 addrspace(3)* %49, align 16, !tbaa !16\l  %125 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !16\l  %126 = mul nsw i32 %125, %124\l  %127 = add nsw i32 %126, %123\l  %128 = load i32, i32 addrspace(3)* %51, align 4, !tbaa !16\l  %129 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !16\l  %130 = mul nsw i32 %129, %128\l  %131 = add nsw i32 %130, %127\l  %132 = load i32, i32 addrspace(3)* %53, align 8, !tbaa !16\l  %133 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !16\l  %134 = mul nsw i32 %133, %132\l  %135 = add nsw i32 %134, %131\l  %136 = load i32, i32 addrspace(3)* %55, align 4, !tbaa !16\l  %137 = load i32, i32 addrspace(3)* %56, align 4, !tbaa !16\l  %138 = mul nsw i32 %137, %136\l  %139 = add nsw i32 %138, %135\l  %140 = load i32, i32 addrspace(3)* %57, align 16, !tbaa !16\l  %141 = load i32, i32 addrspace(3)* %58, align 4, !tbaa !16\l  %142 = mul nsw i32 %141, %140\l  %143 = add nsw i32 %142, %139\l  %144 = load i32, i32 addrspace(3)* %59, align 4, !tbaa !16\l  %145 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !16\l  %146 = mul nsw i32 %145, %144\l  %147 = add nsw i32 %146, %143\l  %148 = load i32, i32 addrspace(3)* %61, align 8, !tbaa !16\l  %149 = load i32, i32 addrspace(3)* %62, align 4, !tbaa !16\l  %150 = mul nsw i32 %149, %148\l  %151 = add nsw i32 %150, %147\l  %152 = load i32, i32 addrspace(3)* %63, align 4, !tbaa !16\l  %153 = load i32, i32 addrspace(3)* %64, align 4, !tbaa !16\l  %154 = mul nsw i32 %153, %152\l  %155 = add nsw i32 %154, %151\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %156 = add nuw nsw i32 %71, 1\l  %157 = icmp eq i32 %156, %25\l  br i1 %157, label %65, label %70, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x55a80b0:s0 -> Node0x55a7a30;
	Node0x55a80b0:s1 -> Node0x55a7e00;
	Node0x55aa560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%158:\l158:                                              \l  %159 = mul nsw i32 %8, %3\l  %160 = add nsw i32 %159, %12\l  %161 = sext i32 %160 to i64\l  %162 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %161\l  store i32 %66, i32 addrspace(1)* %162, align 4, !tbaa !16\l  br label %163\l}"];
	Node0x55aa560 -> Node0x55aa5b0;
	Node0x55aa5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%163:\l163:                                              \l  ret void\l}"];
}
