// Seed: 3653795008
module module_0 (
    output uwire id_0,
    input  tri0  id_1
);
  reg id_3, id_4, id_5, id_6;
  assign id_4 = id_4;
  reg id_7, id_8;
  task id_9(id_10);
    begin : LABEL_0
      id_3 = 1;
    end
    id_8 <= id_3;
  endtask
  assign module_1.id_0 = 0;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  wand  id_3,
    output tri   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_4 = 1;
endmodule
