<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6697568 - Motion image recording apparatus and digital camera - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Motion image recording apparatus and digital camera"><meta name="DC.contributor" content="Junya Kaku" scheme="inventor"><meta name="DC.contributor" content="Sanyo Electric Co., Ltd." scheme="assignee"><meta name="DC.date" content="2000-2-7" scheme="dateSubmitted"><meta name="DC.description" content="A motion image recording apparatus includes a shutter button. When the shutter button is pressed, still image data in frames due to picture taking is subjected to compression by a JPEG CODEC. The compressed image data is written to an SDRAM that operates as a ring buffer. The compressed image data is read out of the SDRAM concurrently with such writing, and then recorded onto a memory card. As a result, long-time motion images are recorded on the memory card. However, the read rate from the SDRAM is slower than the write rate onto the SDRAM. Accordingly, the writing is suspended when a write position approaches a read position and they becomes a predetermined relationship."><meta name="DC.date" content="2004-2-24" scheme="issued"><meta name="DC.relation" content="JP:H0690423" scheme="references"><meta name="DC.relation" content="JP:H08163478" scheme="references"><meta name="DC.relation" content="JP:H0879687" scheme="references"><meta name="DC.relation" content="JP:H09181954" scheme="references"><meta name="DC.relation" content="JP:H09331501" scheme="references"><meta name="DC.relation" content="US:5153730" scheme="references"><meta name="DC.relation" content="US:5619260" scheme="references"><meta name="DC.relation" content="US:5754227" scheme="references"><meta name="DC.relation" content="US:5875280" scheme="references"><meta name="DC.relation" content="US:5903309" scheme="references"><meta name="DC.relation" content="US:5905528" scheme="references"><meta name="DC.relation" content="US:5949950" scheme="references"><meta name="DC.relation" content="US:6118480" scheme="references"><meta name="DC.relation" content="WO:1996026600:A1" scheme="references"><meta name="DC.relation" content="WO:1998048572:A1" scheme="references"><meta name="citation_reference" content="Japanese Office Action dated Nov. 12, 2002."><meta name="citation_patent_number" content="US:6697568"><meta name="citation_patent_application_number" content="US:09/498,648"><link rel="canonical" href="http://www.google.com/patents/US6697568"/><meta property="og:url" content="http://www.google.com/patents/US6697568"/><meta name="title" content="Patent US6697568 - Motion image recording apparatus and digital camera"/><meta name="description" content="A motion image recording apparatus includes a shutter button. When the shutter button is pressed, still image data in frames due to picture taking is subjected to compression by a JPEG CODEC. The compressed image data is written to an SDRAM that operates as a ring buffer. The compressed image data is read out of the SDRAM concurrently with such writing, and then recorded onto a memory card. As a result, long-time motion images are recorded on the memory card. However, the read rate from the SDRAM is slower than the write rate onto the SDRAM. Accordingly, the writing is suspended when a write position approaches a read position and they becomes a predetermined relationship."/><meta property="og:title" content="Patent US6697568 - Motion image recording apparatus and digital camera"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("mpjtU9KxO4fJoATftoDwDA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("mpjtU9KxO4fJoATftoDwDA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6697568?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6697568"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6697568&amp;usg=AFQjCNFjS8Xt-8t9pT4O9Bp8sMVWllWG4w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6697568.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6697568.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6697568" style="display:none"><span itemprop="description">A motion image recording apparatus includes a shutter button. When the shutter button is pressed, still image data in frames due to picture taking is subjected to compression by a JPEG CODEC. The compressed image data is written to an SDRAM that operates as a ring buffer. The compressed image data is...</span><span itemprop="url">http://www.google.com/patents/US6697568?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6697568 - Motion image recording apparatus and digital camera</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6697568 - Motion image recording apparatus and digital camera" title="Patent US6697568 - Motion image recording apparatus and digital camera"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6697568 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/498,648</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Feb 24, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Feb 7, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Feb 8, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1181676C">CN1181676C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1263418A">CN1263418A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1547386A">CN1547386A</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN100477735C">CN100477735C</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE60041296D1">DE60041296D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1026891A2">EP1026891A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1026891A3">EP1026891A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1026891B1">EP1026891B1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09498648, </span><span class="patent-bibdata-value">498648, </span><span class="patent-bibdata-value">US 6697568 B1, </span><span class="patent-bibdata-value">US 6697568B1, </span><span class="patent-bibdata-value">US-B1-6697568, </span><span class="patent-bibdata-value">US6697568 B1, </span><span class="patent-bibdata-value">US6697568B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Junya+Kaku%22">Junya Kaku</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Sanyo+Electric+Co.,+Ltd.%22">Sanyo Electric Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6697568.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6697568.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6697568.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (15),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (18),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (24),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6697568&usg=AFQjCNH03fbKar5bbWfrjbox0jq5qmjPZQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6697568&usg=AFQjCNF-1S3p9Jl4sy9MVarlu1MJ5mrfGw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6697568B1%26KC%3DB1%26FT%3DD&usg=AFQjCNF-T5eoRRENUot-mGRhYZiHWRUy-Q">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55231122" lang="EN" load-source="patent-office">Motion image recording apparatus and digital camera</invention-title></span><br><span class="patent-number">US 6697568 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50626482" lang="EN" load-source="patent-office"> <div class="abstract">A motion image recording apparatus includes a shutter button. When the shutter button is pressed, still image data in frames due to picture taking is subjected to compression by a JPEG CODEC. The compressed image data is written to an SDRAM that operates as a ring buffer. The compressed image data is read out of the SDRAM concurrently with such writing, and then recorded onto a memory card. As a result, long-time motion images are recorded on the memory card. However, the read rate from the SDRAM is slower than the write rate onto the SDRAM. Accordingly, the writing is suspended when a write position approaches a read position and they becomes a predetermined relationship.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(35)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00020.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00020.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00021.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00021.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00022.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00022.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00023.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00023.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00024.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00024.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00025.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00025.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00026.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00026.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00027.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00027.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00028.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00028.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00029.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00029.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00030.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00030.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00031.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00031.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00032.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00032.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00033.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00033.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6697568B1/US06697568-20040224-D00034.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6697568B1/US06697568-20040224-D00034.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(17)</span></span></div><div class="patent-text"><div mxw-id="PCLM8629383" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6697568-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A motion image recording apparatus for recording onto a recording medium via an internal memory a plurality of frames compressed of image data which forms a motion image and is obtained at a predetermined frame rate comprising:</div>
      <div class="claim-text">an image writer for cyclically writing said compressed image data to said internal memory; </div>
      <div class="claim-text">an image reader for cyclically reading out from said internal memory said compressed image data; at a lower speed than a writing speed of said image writer; </div>
      <div class="claim-text">a first disabler for disabling said image reader depending upon an access situation of said image writer to said internal memory; and </div>
      <div class="claim-text">a second for disabling said image writer before an image write position overtakes an image read position on said internal memory. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6697568-B1-CLM-00002" class="claim">
      <div class="claim-text">2. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00001">claim 1</claim-ref>, wherein said internal memory has a plurality of image blocks, and each of said image blocks having a corresponding capacity to a predetermined number of frames of compressed image data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6697568-B1-CLM-00003" class="claim">
      <div class="claim-text">3. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00002">claim 2</claim-ref>, wherein said image writer includes a selector to cyclically select said image blocks one by one, and an image data writer to write said predetermined number of frames of compressed image data to a selected one of said image blocks by said selector.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6697568-B1-CLM-00004" class="claim">
      <div class="claim-text">4. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00002">claim 2</claim-ref>, further comprising:</div>
      <div class="claim-text">a plurality of block flags respectively corresponding to said plurality of image blocks; </div>
      <div class="claim-text">a setter for setting corresponding one of said block flags to said image block to which writing of said predetermined number of frames of compressed image data has been completed; and </div>
      <div class="claim-text">a resetter for resetting corresponding one of said block flags to said image block from which reading out of said predetermined number of frames of compressed image data has been completed. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6697568-B1-CLM-00005" class="claim">
      <div class="claim-text">5. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00004">claim 4</claim-ref>, wherein said image reader includes an image data reader to read said compressed image data by predetermined bytes at one time out of one of said image blocks, and a renewer to renew a read address each time reading out by said predetermined bytes has been completed; and</div>
      <div class="claim-text">said resetter including a detector to detect said read address, a determiner to determine a completion of reading out of said image block based on a result of detection by said detector, and a flag resetter to reset said block flag depending upon a result of determination by said determiner. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6697568-B1-CLM-00006" class="claim">
      <div class="claim-text">6. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00004">claim 4</claim-ref>, wherein said second disabler disables said image writer depending upon a state of said block flag.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6697568-B1-CLM-00007" class="claim">
      <div class="claim-text">7. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00001">claim 1</claim-ref>, further comprising:</div>
      <div class="claim-text">an imaging device for imaging a subject at said predetermined frame rate and producing a plurality of frames of image data; and </div>
      <div class="claim-text">a compressor for compressing said plurality of image data outputted from said imaging device. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6697568-B1-CLM-00008" class="claim">
      <div class="claim-text">8. A motion image recording apparatus according to <claim-ref idref="US-6697568-B1-CLM-00001">claim 1</claim-ref>, further comprising: a sound writer for cyclically writing sound data related to said compressed image data into said internal memory; and</div>
      <div class="claim-text">a sound reader for cyclically reading from said internal memory said sound data to be recorded onto said recording medium. </div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6697568-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A digital camera, comprising:</div>
      <div class="claim-text">an imaging device for imaging a subject; </div>
      <div class="claim-text">a processor which is installed with a multitask OS and records into a recording medium an image signal corresponding to the subject imaged by said imaging device wherein a plurality of tasks executed by said processor in parallel with each other include a first task for writing the image signal into an internal memory and a second task for recording into said recording medium the image signal stored in said internal memory, and said second task includes a transfer suspension process to suspend a transfer of the image signal to said recording medium depending upon an access situation of said first task to said internal memory. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6697568-B1-CLM-00010" class="claim">
      <div class="claim-text">10. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00009">claim 9</claim-ref>, wherein</div>
      <div class="claim-text">said first task includes a preparation process to prepare a management table for managing address information of the image signal stored in said internal memory, and </div>
      <div class="claim-text">said second task including an image read process to read the image signal from said internal memory based on said management table. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6697568-B1-CLM-00011" class="claim">
      <div class="claim-text">11. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00010">claim 10</claim-ref>, wherein said first task further includes an estimation process to estimate based on said management table a signal amount of the image signal written in said internal memory but not yet subjected to said second task, and a write suspension process to suspend a writing of the image signal depending upon a result of estimation by said estimation process.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6697568-B1-CLM-00012" class="claim">
      <div class="claim-text">12. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00011">claim 11</claim-ref>, wherein</div>
      <div class="claim-text">said estimation process includes a first comparison process to compare said signal amount with a first numerical value, and asecond comparison process to compare said signal amount with a second numerical value greater than said first predetermined value, and </div>
      <div class="claim-text">said write suspension process including a first suspension process to suspend the writing of the image signal until a timing signal is generated when said signal amount exceeds said first numerical value, and a second suspension process to suspend the writing of the image signal until said second task is ended when said signal amount exceeds said second numerical value. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6697568-B1-CLM-00013" class="claim">
      <div class="claim-text">13. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00010">claim 10</claim-ref>, further comprising an input key to input a shooting instruction and a shooting preparation instruction, wherein</div>
      <div class="claim-text">said shooting preparation instruction being inputted when said input key is shifted to a first operation state, and said shooting instruction being inputted when said input key is shifted to a second operation state through said first state. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6697568-B1-CLM-00014" class="claim">
      <div class="claim-text">14. A digital camcra according to <claim-ref idref="US-6697568-B1-CLM-00013">claim 13</claim-ref>, wherein said first task includes a first determining process to determine a presence or absence of said shooting instruction, an image write process to write the image signal into said internal memory when determined as a presence of said shooting instruction, a second determination process to determine a presence or absence of said shooting preparation instruction, a shooting preparation process to prepare for shooting said subject when determined as a presence of said shooting preparation instruction, and a second process to disable said second determination process depending upon a time difference between a determination in a last time of a presence of said shooting instruction and a determination in a present time of a presence of said shooting instruction.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6697568-B1-CLM-00015" class="claim">
      <div class="claim-text">15. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00014">claim 14</claim-ref>, wherein said shooting preparation process includes an adjustment process on a shooting condition and a detection process to detect a successive shot-able number.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6697568-B1-CLM-00016" class="claim">
      <div class="claim-text">16. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00009">claim 9</claim-ref>, wherein said recording medium is capable of being loaded and unloaded.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6697568-B1-CLM-00017" class="claim">
      <div class="claim-text">17. A digital camera according to <claim-ref idref="US-6697568-B1-CLM-00009">claim 9</claim-ref>, further comprising a compressor for compressing a subject image signal outputted from said imaging device, wherein the image signal written into said internal memory is a compressed image signal generated by said compressor.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54137103" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>This invention relates to motion image recording apparatus and, more particularly, to a motion image recording apparatus applicable to a digital camera which records a plurality of frames of image data onto a recording medium according to a recording instruction.</p>
    <p>The invention is also concerned with digital cameras and, more particularly, with a digital camera for taking a picture of a subject according to a picture taking instruction and recording a taken image signal onto a recording medium.</p>
    <p>2. Description of the Prior Art</p>
    <p>In the conventional digital cameras, when a motion image recording mode is selected, a picture-taking process and compression process of motion image data are commenced responsive to an operation of a shutter release button. The compressed motion image data thus produced is temporarily stored into an internal memory. If the shutter button is thereafter put off, the picture-taking and compression processes are suspended and the compressed motion image data stored in the internal memory is then recorded collectively onto a recording medium. Meanwhile, when a still picture recording mode is selected, a one-frame picture taking process and compressing process of taken still image data are performed responsive to a shutter button operation. The compressed still image data thus produced is recorded onto the recording medium through the internal memory.</p>
    <p>In the prior arts, however, in the case that the motion image recording mode is selected, compressed motion image data has to be once stored in the internal memory before recorded to the recording medium. This leads to a problem that a continuously recording time period is dependent upon an internal memory capacity. Also, even where the still image recording mode is selected, the processes of picture taking, compression and recording are conducted in a serial order fashion. Another problem lies in the prior arts, i.e. the interval of shutter button operations, or picture-taking time interval, increases particularly when successive shots are carried out.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is therefore a primary object of the present invention to provide a motion image recording apparatus which is capable of recording motion images for a long time, in a manner regardless of its memory capacity.</p>
    <p>Another object of the invention is to provide a digital camera which can shorten the picture-taking time interval.</p>
    <p>In accordance with the present invention, a motion image recording apparatus for recording a plurality of successive frames of image data onto a recording medium in response to a recording instruction, comprises: an image writer for cyclically writing the image data to an internal memory; an image reader for cyclically reading out of the internal memory the image data to be recorded to the recording medium; and a disabler for disabling the image writer when an image write position and an image read position are in a predetermined relationship.</p>
    <p>When a plurality of frames of successive image data are recorded onto a recording medium in response to a recording instruction, the image data is first written to the internal memory in a cyclical fashion. The image data written on the internal memory is read out by the image reader in a cyclical fashion and written to the recording medium. Accordingly, where the internal memory is small in capacity, a long time of motion images can be recorded to the recording medium. However, when an image write position and an image read position are in a predetermined relationship, the image writer is disabled by the disabler. As a result, there is no possibility that the unread image data be overwritten by the succeeding image data.</p>
    <p>In one aspect of the invention, the internal memory has a plurality of image blocks, and each of the image block having a corresponding capacity to a predetermined number of frames of image data.</p>
    <p>In one embodiment of the invention, the image writer preferably includes a selector and a image data writer. The selector cyclically selects the image blocks one by one, and an image data writer writes the predetermined number of frames of image data to a selected one of the image blocks by the selector.</p>
    <p>In another embodiment of the invention, a plurality of block flags respectively correspond to the plurality of image blocks. A setter sets corresponding one of the block flags to the image block to which writing of the predetermined number of frames of image data has been completed. A resetter resets corresponding one of the block flags to the image block from which reading out of the predetermined number of frames of image data has been completed.</p>
    <p>Here, the image reader includes an image data reader to read the image data by predetermined bytes at one time out of one of the image blocks, and a renewer to renew a read address each time reading out by the predetermined bytes has been completed; and the resetter including a detector to detect the read address, a determiner to determine a completion of reading out of the image block based on a result of detection by the detector, and a flag resetter to reset the block flag depending upon a result of determination by the determiner.</p>
    <p>Also, the disabler disables the image writer depending upon a state of the block flag.</p>
    <p>In another aspect of the invention, a compressor compresses the plurality of frames of image data. In this case, the image writer writes compressed image data having been compressed by the compressor to the internal memory, and the image reader reading the compressed image data out of the internal memory.</p>
    <p>In still another aspect of the invention, a picture taking circuit takes a picture of a subject and produce the plurality of frames of image data.</p>
    <p>In yet another aspect of the invention, a sound writer cyclically writes sound data related to the image data into the internal memory. Thereafter, a sound reader cyclically reads from the internal memory the sound data to be recorded onto the recording medium.</p>
    <p>In accordance with the present invention, a digital camera, comprises: an input key for inputting a shooting instruction; an image sensor for shooting a subject; and a multitask CPU for concurrently performing, based on the shooting instruction, a write process to write a corresponding still image signal to the subject into an internal memory and a recording process to record the still image signal stored in the internal memory onto the recording medium.</p>
    <p>A shooting instruction is inputted by the input key, and a subject is shot by the image sensor. When a shooting instruction is inputted, the multitask CPU performs concurrently a process of writing a still image signal obtained based on the shooting instruction into the internal memory, and a process of recording the still image signal written on the internal memory to the recording medium. This reduces the time interval of taking pictures particularly when conducting successive shots.</p>
    <p>In one aspect of the invention, the write process includes a first determining process, an image write process and a preparation process. Here, the first determining process is to determine a presence or absence of the shooting instruction. The image write process is to write the still image signal into the internal memory when determined as a presence of the shooting instruction. The preparation process is to prepare an administration table for administrating address information of the still image signal stored in the internal memory. On the other hand, the recording process including an image read process and an image recording process. The image recording process is to read the still image signal out of the internal memory based on the administration table, while an image recording process is to record the still image signal read out by the image read process onto the recording medium.</p>
    <p>In one embodiment of the invention, the write process further includes an estimation process and a first disable process. The estimation process is to estimate based on the administration table a signal amount of the still image signal written in the internal memory but not yet recorded. The first disable process is to disable the first determination process for a predetermined time period depending upon a result of estimation by the estimation process.</p>
    <p>The estimation process preferably includes a first comparison process to compare the signal amount with a first predetermined value, and a second comparison process to compare the signal amount with a second predetermined value greater than the first predetermined value. The first disable process preferably includes a first suspension process to suspend the first determination process until a predetermined timing signal has been generated when the signal amount exceeds the first predetermined value, and a second suspension process to suspend the first determination process until the recording process has been ended when the signal amount exceeds the second predetermined value.</p>
    <p>In another embodiment of the invention, the input key is a key to input the shooting instruction and a shooting preparation instruction, and the shooting preparation instruction being to be inputted when the input key is shifted to a first operation state, and the shooting instruction being to be inputted when the input key is shifted to a second operation state through the first state.</p>
    <p>Here, the write process preferably includes a second determination process, a shooting preparation process and a second disable process. The second determination process is to determine a presence or absence of the shooting preparation instruction. The shooting preparation process is to prepare for shooting the subject when determined as a presence of the shooting preparation instruction. The second disable process is to disable the second determination process depending upon a time difference between a determination in a last time of a presence of the shooting instruction and a determination in a present time of a presence of the shooting instruction.</p>
    <p>The shooting preparation process preferably includes an adjustment process on a shooting condition and a detection process to detect a successive shotable number.</p>
    <p>The above described objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram showing one embodiment of the present invention;</p>
    <p>FIG. 2 is an illustrative view showing an AVI file applied to the FIG. 1 embodiment;</p>
    <p>FIG. 3 is an illustrative view showing an SDRAM applied to the FIG. 1 embodiment;</p>
    <p>FIG. 4 is an illustrative view showing an instruction list applied to the FIG. 1 embodiment;</p>
    <p>FIG. 5 is a flowchart showing part of operation of the FIG. 1 embodiment;</p>
    <p>FIG. 6 is a flowchart showing another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 7 is a flowchart showing still another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 8 is a flowchart showing yet another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 9 is a flowchart showing another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 10 is a flowchart showing yet another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 11 is a flowchart showing yet another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 12 is a flowchart showing another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 13 is a flowchart showing still another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 14 is a flowchart showing yet another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 15 is a flowchart showing another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 16 is a flowchart showing a still another part of the operation of the FIG. 1 embodiment;</p>
    <p>FIG. 17 is a block diagram showing another embodiment of the present invention;</p>
    <p>FIG. 18 is an illustrative view showing an SDRAM applied in the FIG. 17 embodiment;</p>
    <p>FIG. 19 is an illustrative view showing a register provided in a system controller applied in the FIG. 17 embodiment;</p>
    <p>FIG. 20 is an illustrative view showing an instruction list applied in the FIG. 17 embodiment;</p>
    <p>FIG. 21 is a flowchart showing part of operation of the FIG. 17 embodiment;</p>
    <p>FIG. 22 is a flowchart showing another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 23 is a flowchart showing still another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 24 is a flowchart showing yet another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 25 is a flowchart showing another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 26 is a flowchart showing still another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 27 is a flowchart showing yet another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 28 is a flowchart showing another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 29 is a flowchart showing still another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 30 is a flowchart showing yet another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 31 is a flowchart showing another part of the operation of the FIG. 17 embodiment;</p>
    <p>FIG. 32 is a flowchart showing still another part of the operation of the FIG. 17 embodiment; and</p>
    <p>FIG. 33 is a flowchart showing yet another part of the operation of the FIG. 17 embodiment; and</p>
    <p>FIG. 34 is a flowchart showing another part of the operation of the FIG. 17 embodiment.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Referring to FIG. 1, a digital camera of this embodiment includes a CCD imager <b>12</b>. The CCD imager <b>12</b> has a color filter (not shown) arranged at the front thereof. An optical image of a subject is taken through a color filter to the CCD imager <b>12</b>.</p>
    <p>If a mode change switch <b>60</b> is switched to CAMERA side, a system controller <b>54</b> sets for a camera mode. A timing generator (TG) <b>14</b> produces a timing signal based on a vertical synchronizing signal and horizontal synchronizing signal outputted from the signal generator (SG) <b>16</b>, thereby driving the CCD imager <b>12</b> according to a thinning-out scheme. As a result, low-resolution camera signals in frames are outputted from the CCD imager <b>12</b> at an interval of {fraction (1/15)}th of a second. The output camera signals are subjected to well-known noise removal and level adjustment by a CDS/AGC circuit <b>18</b>, and then converted into camera data as a digital signal by an A/D converter <b>16</b>. A signal processing circuit <b>22</b> performs YUV conversion on the camera data outputted from the A/D converter <b>20</b> to thereby produce YUV data. Because the CCD imager <b>12</b> outputs camera signals in frames at an interval of {fraction (1/15)}th of a second, the YUV data (still image data) in frames is also outputted every {fraction (1/15)}th of a second. The signal processing circuit <b>22</b> outputs still image data thus created, together with a write request, to a memory control circuit <b>26</b>.</p>
    <p>The memory control circuit <b>26</b> writes the still image data onto an SDRAM <b>28</b> in response to the write request. The SDRAM <b>28</b> has a display image area formed as shown in FIG. 3 on which the still image data is written. Because the display image area has a capacity of only 1 frame, the one-frame still image data thereon is renewed every {fraction (1/15)}th of a second. Meanwhile, a video encoder <b>38</b> outputs request signals at an interval of {fraction (1/15)}th of a second and the memory control circuit <b>26</b>, in turn, reads still image data out of the display image area at an interval of {fraction (1/15)}th of a second. The read-out still image data in frame is supplied via a bus <b>24</b> <i>a </i>to the video encoder <b>38</b>.</p>
    <p>The video encoder <b>38</b> produces an NTSC-formatted composite image signal from the input still image data, and delivers composite image signal thus produced to a monitor <b>40</b>. As a result, subject motion images are displayed real-time on the monitor <b>40</b>.</p>
    <p>If an operator presses a shutter button <b>58</b>, the system controller <b>54</b> instructs a CPU <b>32</b> to record a motion image and sound. Thereupon, the CPU <b>32</b> generates image compressing and sound processing commands at an interval of {fraction (1/15)}th of a second. The image compression command is supplied to a JPEG CODEC <b>30</b> while the sound processing command is sent to a signal processing circuit <b>46</b>.</p>
    <p>The JPEG CODEC <b>30</b> outputs a read request to the memory control circuit <b>26</b> in response to the image compressing command. Due to this, the still image data stored in the display image area of the SDRAM <b>28</b> is read out at an interval of {fraction (1/15)}th of a second by the memory control circuit <b>26</b>. The read-out still image data is sent via a bus <b>24</b> <i>a </i>to the JPEG CODEC <b>30</b> where it is subjected to JPEG compression. Each time obtaining 1 frame of compressed image data, the JPEG CODEC <b>30</b> requests the memory control circuit <b>26</b> to write the compressed image data. In response, the memory control circuit <b>26</b> writes the frames of compressed image data to the compression image area shown in FIG. <b>3</b>. The compression image area has a plurality of image blocks each of which can afford to store 15 frames of compressed image data. The compressed image data is written by 15 frames onto each compressed image block.</p>
    <p>On the other hand, the signal processing circuit <b>46</b> fetches sound data from an A/D converter <b>44</b> in response to the sound processing command. That is, fetched is sound data having been caught by a microphone <b>42</b> and subjected to A/D conversion. The fetched sound data is subjected to a predetermined process and the processed sound data is outputted, together with a write request, to the memory control circuit <b>26</b>. Because the sound processing commands are given every {fraction (1/15)}th of a second, sound data in an amount of {fraction (1/15)}th of a second, or of 524 bytes, is outputted to the memory control circuit <b>46</b>. The memory control circuit <b>26</b> writes the 524-bytes sound data onto a sound area shown in FIG. 3, in response to the write request. The sound area has sound blocks each of which can store 1 second (7866 bytes) of sound data. The sound data is written in an amount of 1 second a time onto each block.</p>
    <p>Each time 15 frames of compressed image data and 1 second of sound data have been written to the SDRAM <b>28</b>, the CPU <b>32</b> creates image header data and sound header data and requests the memory control circuit <b>26</b> to write these of the header data. The memory control circuit <b>26</b> writes the image and sound header data to header blocks formed in the header area shown in FIG. <b>3</b>. Note that the image header and sound header data in a mutual relationship are written to same-numbered header blocks. As a result of such writing process, the compressed image data, sound data and header data in a corresponding relationship to each other are written to a same-numbered image block, sound block and header block.</p>
    <p>The CPU <b>32</b> also requests the memory control circuit <b>26</b> to read out data. In response to a read request, the memory control circuit <b>26</b> reads a sound header, sound, image header and an image in this order out of same-numbered blocks. At first, sound header data is read out of a header block, and 1-second sound data is read out of a sound block. Next, an image header data is read out of a header block, and 15 frames of compressed image data is read out of an image block. The CPU <b>32</b> records the read-out data onto a memory card <b>36</b>. Incidentally, the memory card <b>36</b> is an unloadable recording medium, which in a loaded state is connected to the bus <b>24</b> <i>a </i>through a not-shown interface.</p>
    <p>Within the memory card <b>36</b>, a header for an AVI (Audio Video Interleave) file is newly created in response to a first operation of a shutter button <b>58</b>, and the data read out of the SDRAM <b>28</b> is written to a position following the file header. This results in alternate formation, as shown in FIG. 2, of a sound chunk formed by 1 second of sound data and an image chunk formed by 15 frames of compressed image data. Sound header data is provided at a head of the sound chunk while image header data is at a head of the image chunk. Note that in this embodiment 1 second of motion image is formed by 15 frames, and one sound chunk and the following one image chunk are in a corresponding relationship to each other.</p>
    <p>If the shutter button <b>58</b> is turned off, the CPU <b>32</b> suspends the outputs of image compression commands to the JPEG CODEC <b>30</b> and of the sound processing commands to the signal processing circuit <b>46</b>. That is, data is suspended from being written to the SDRAM <b>28</b>. Meanwhile, the recording process will be ended when the data of the SDRAM <b>28</b> has been all recorded to the memory card <b>36</b>.</p>
    <p>Referring to FIG. 3, when data writing to block (N1) is completed by a write process, block <b>0</b> is taken as a next write destination. Also, when reading from block (N1) is completed by a record process, block <b>0</b> is taken as a next read destination. That is, the SDRAM <b>28</b> serves as a ring buffer so that the write block and read block are renewed in a ring form, or cyclically, throughout each of the compressed image area, the sound area and the header area. However, the data write rate to the SDRAM <b>28</b> is not the same as the data read rate from the SDRAM <b>28</b>. The data write rate is rather faster than the data read rate. For this reason, when the write block catches up with the read block, the write mode is forcibly suspended even in a state the shutter button <b>58</b> is positioned on. That is, suspended are an image compression command from being outputted to the JPEG CODEC <b>30</b> and for a sound processing command from being outputted to the signal processing circuit <b>46</b>. Therefore, there is no possibility that the unread data be overwritten by the succeeding data. The recording process will be ended at a time that all the data of the SDRAM <b>28</b> has been recorded onto the memory card <b>36</b>.</p>
    <p>Incidentally, the video encoder <b>38</b>, even while the shutter button <b>58</b> is being pressed, generates read requests at an interval of {fraction (1/15)}th of a second, and the memory control circuit <b>28</b> in turn reads frames of still image data out of the display image area. Due to this, on the monitor <b>40</b> are displayed same motion images as those recorded to the memory card <b>46</b>. When the shutter button <b>58</b> is turned off or otherwise the write block catches up with the read block thereby forcibly suspending the write mode, the CCD imager <b>12</b> is disabled until the record process has been completed. Due to this, the still image at a time of suspension is kept displayed on the monitor for a certain time period.</p>
    <p>When the shutter button <b>58</b> is operated, the CPU <b>32</b> performs a write mode process (write process) shown in FIG. 5 to FIG. 7 and a BG mode process (record process) shown in FIG. <b>8</b> and FIG. <b>9</b>. That is, the CPU <b>32</b> is installed with a multitask OS (real time OS) such as iTRON, enabling concurrent execution of the above processings. Note that in a write mode process a subroutine as shown in FIG. 10 to FIG. 16 is executed as required.</p>
    <p>Referring first to FIG. 5, the CPU <b>32</b> processes step S<b>1</b> in response to pressing the shutter button <b>58</b>. In step S<b>1</b>, a variety of variables are initialized by a subroutine shown in FIG. <b>10</b> and FIG. <b>11</b>. The CPU <b>32</b> then in step S<b>3</b> starts a BG (back Ground) mode, and in step S<b>5</b> sets a BG mode flag F<sub>BG</sub>. If a BG mode is started up, routine shown in FIG. <b>8</b> and FIG. 9 are put into concurrent processing.</p>
    <p>In step S<b>7</b> it is determined whether a block flag fn has been set or not. The initialization process of step S<b>1</b> sets a block no. n at 0 and further resets all the block flags f<b>0</b>-f(N1). Consequently, in first-round step S<b>7</b> a block flag f<b>0</b> is one to be determined. The determination result at this time is YES. Note that the block flag fn corresponds to an image block n, sound block n and header block n.</p>
    <p>Moving to step S<b>9</b>, the CPU <b>32</b> processes a subroutine shown in FIG. <b>12</b> and FIG. 13 to write compressed image data, sound data and header data to the respective image block n, sound block n and header block n. After completion of writing, the CPU <b>32</b> in step S<b>11</b> sets the block flag fn. The block flag fn is set in response to a completion of writing to the block n, and reset in response to a completion of reading from the block n. The block flag fn in a set state signifies that data reading out of the block n is not completed.</p>
    <p>In step S<b>13</b>, a subroutine shown in FIG. 14 to FIG. 16 is processed to thereby prepare an instruction list related to the block n. The prepared instruction list is used in a BG mode process. The CPU <b>32</b>, subsequently, in step S<b>15</b> compares a count value M with 14 to determine whether the 15 frames of data has all been written to the block n or not. This makes it possible to determine whether the shutter button <b>58</b> was turned off during writing onto the block n or not. If the shutter button <b>58</b> was turned off in that duration, YES is determined in step S<b>15</b> and the process advances to step S<b>17</b>. In step S<b>17</b> the CCD imager <b>12</b> is disabled to suspend a shooting process. In the following step S<b>18</b> the BG flag f<sub>BG </sub>is reset. Thereafter, in step S<b>19</b> it is determined whether the BG mode process has ended or not. If YES, the write mode process is ended.</p>
    <p>On the other hand, if the shutter button <b>58</b> is kept pressed, the CPU <b>32</b> advances from step S<b>15</b> to step S<b>21</b> to acquire address information of a file pointer FP. It is determined in step S<b>23</b> whether the file pointer FP is satisfied by conditions shown in Equation 1 or not.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>SA</sub> <b>0</b><i>FP&lt;V</i> <sub>SA</sub> <b>1</b> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>A</i> <sub>SA</sub> <b>0</b><i>FP&lt;A</i> <sub>SA</sub> <b>1</b> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>SA</sub> <b>0</b><i>FP&lt;H</i> <sub>SA</sub> <b>1</b>(1)</formula-text> </maths> </p>
    <p>V<sub>SA</sub> <b>0</b>: image block <b>0</b> head address</p>
    <p>A<sub>SA</sub> <b>0</b>: sound block <b>0</b> head address</p>
    <p>H<sub>SA</sub> <b>0</b>: header block <b>0</b> head address</p>
    <p>V<sub>SA</sub> <b>1</b>: image block <b>1</b> head address</p>
    <p>A<sub>SA</sub> <b>1</b>: sound block <b>1</b> head address</p>
    <p>H<sub>SA</sub> <b>1</b>: header block <b>1</b> head address</p>
    <p>If any one of the conditions is fulfilled, the read process in the BG mode is being made on the block <b>0</b>. In this case, the CPU <b>32</b> advances to step S<b>41</b> through resetting a block flag f<sub>N1 </sub>in step S<b>25</b>. On the other hand, if none of the conditions are satisfied, the CPU <b>32</b> in step S<b>27</b> sets a block no. K to 1, and in step S<b>29</b> determines whether the file pointer FP is satisfied by conditions shown in Equation 2 or not.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>SA</sub> <i>KFP&lt;V</i> <sub>SA</sub>(K+1)</formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>A</i> <sub>SA</sub> <i>KFP&lt;A</i> <sub>SA</sub>(K+1)</formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>SA</sub> <i>KFP&lt;H</i> <sub>SA</sub>(K+1)(2)</formula-text> </maths> </p>
    <p>V<sub>SA</sub>K: image block K head address</p>
    <p>A<sub>SA</sub>K: sound block K head address</p>
    <p>H<sub>SA</sub>K: header block K head address</p>
    <p>V<sub>SA</sub>(K+1): image block (K+1) head address</p>
    <p>A<sub>SA</sub>(K+1): sound block (K+1) head address</p>
    <p>H<sub>SA</sub>(K+1): header block (K+1) head address</p>
    <p>If any one of the conditions is satisfied herein, it is determined that data is being read out of the block K. In step S<b>31</b> a block flag f<sub>K1 </sub>is reset and then the process proceeds to step S<b>41</b>. If none of the conditions are satisfied, the CPU <b>32</b> in step S<b>33</b> increments the block no. K and in step S<b>35</b> compares the current block no. K with N1. Unless K=N1 is reached, the CPU <b>32</b> returns to step S<b>29</b> to repeat the above process. If K=N1 is reached, the CPU <b>32</b> advances to step S<b>37</b> to determined whether the file pointer FP is satisfied by conditions of Equation 3 or not.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>SA</sub>(N1)<i>FP&lt;V</i> <sub>EA</sub> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>A</i> <sub>SA</sub>(N1)<i>FP&lt;A</i> <sub>EA</sub> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>SA</sub>(N1)<i>FP&lt;H</i> <sub>EA</sub>(3)</formula-text> </maths> </p>
    <p>V<sub>SA</sub>(N1): image block (N1) head address</p>
    <p>A<sub>SA</sub>(N1): sound block (N1) head address</p>
    <p>H<sub>SA</sub>(N1): header block (N1) head address</p>
    <p>V<sub>EA</sub>: compressed image area last address</p>
    <p>A<sub>EA</sub>: sound area last address</p>
    <p>H<sub>EA</sub>: header area last address</p>
    <p>In also this step, if any of the conditions is fulfilled, YES is determined while if none of the conditions are satisfied, NO is determined. The determination result of YES signifies that data reading is being made for a block (N1). The CPU <b>32</b> in step S<b>39</b> resets a block flag f<sub>N2 </sub>and then the process proceeds to step S<b>41</b>. Incidentally, if determined NO, the CPU <b>32</b> directly returns to step S<b>17</b>.</p>
    <p>As a result of processing of the above steps S<b>21</b>-S<b>39</b>, when all the data has been read out of the block n in the BG mode process, a block flag n correspond thereto is reset.</p>
    <p>In step S<b>41</b> the block no. n is incremented, and in the succeeding step S<b>43</b> the current block no. N is compared with N1. If NO, the process directly advances to step S<b>47</b>. However, if YES, in step S<b>45</b> the block no. n is reset and then the process proceeds to step S<b>47</b>. In the step S<b>47</b> it is determined whether the shutter button <b>58</b> is shifted off or not. If NO, the process returns to step S<b>7</b> whereas if YES, the process moves to step S<b>17</b>. As will be understood from the steps S<b>41</b>-S<b>45</b>, the block no. n is reset after being incremented up to N1. Consequently, the image block, sound block and header block as write destinations are designated in a cyclic fashion so that compressed image data, sound data and header data are each written in a ring fashion.</p>
    <p>Such cyclical writing is suspended simultaneously with putting off the shutter button. That is, even where the shutter button <b>58</b> is put off at any of time points of during writing to the block n or upon completing of writing to the block n, the write mode process is suspended in response to such off operation. The data held in the SDRAM <b>28</b> is recorded onto the memory card <b>36</b> by the BG mode process.</p>
    <p>The write mode process is suspended not only when the shutter button <b>58</b> is put off but also when NO is determined in step S<b>7</b>. Such forcible suspension from writing is carried out in a case where the read rate from the SDRAM <b>28</b> is slower than the write rate thereto and data write is to be made onto a block having not been completed of data reading. This prevents unread data from being overwritten by the succeeding data.</p>
    <p>The BG mode process will be explained with reference to FIG. <b>8</b>. The CPU <b>32</b> first in step S<b>51</b> resets a mail write number W<sub>N</sub>, a mail read number R<sub>N </sub>and a count value m. Then, it is determined in respective steps S<b>53</b> and S<b>55</b> whether the count value m is greater than 0 or not and whether a BG flag f<sub>BG </sub>has been reset or not. If m&gt;0, the process advances from step S<b>53</b> to step S<b>57</b>. If m0 and the BG flag f<sub>BG </sub>is in a set state, the process returns to step S<b>53</b>. If m0 and the BG flag f<sub>BG </sub>is in a reset state, the process is ended.</p>
    <p>Although the count value m is reset in step S<b>51</b>, the value is incremented by the above write mode process, specifically, by the instruction list preparation process in step S<b>13</b>. This provides m&gt;0 providing determination YES in step S<b>53</b>. Thereupon, the CPU <b>32</b> in step S<b>57</b> sets the file pointer FP to a corresponding read start address to the mail read number R<sub>N </sub>and the count value S to a corresponding data size to the mail read number R<sub>N</sub>. In the above step S<b>13</b> an instruction list <b>32</b> <i>a </i>is prepared that is as shown in FIG. <b>4</b>. According to FIG. 4, a read start address and a data size expressed in byte are put in correspondence to a mail no. In step S<b>57</b> and S<b>59</b>, a mail no. having a same value as the current mail read number R<sub>N </sub>is detected from the instruction list <b>32</b> <i>a</i>, and a read start address and data size are read out that correspond to the detected mail no. The read address data and size data are respectively set to the file pointer FP and the count value S.</p>
    <p>The CPU <b>32</b> subsequently in step S<b>61</b> determines whether access to the SDRAM <b>28</b> is possible or not. While the shutter button <b>58</b> is being pressed, the memory control circuit <b>26</b> receives access requests not only from the CPU <b>32</b> but also from the signal processing circuits <b>22</b> and <b>46</b>, the JPEG CODEC <b>30</b> and the video encoder <b>38</b>. The memory control circuit <b>26</b> performs write/read operation to or from the SDRAM <b>28</b> while mediating between these requests. Consequently, in step S<b>61</b> a request is outputted to the memory control circuit <b>26</b>. YES is determined when a permission signal is sent back from the memory control circuit <b>26</b>. Upon outputting a request in step S<b>61</b>, the CPU <b>32</b> simultaneously outputs address information possessed by the file pointer FP. The memory control circuit <b>26</b> reads 1-byte data out of the SDRAM according to such address information. Due to this, the CPU <b>32</b> receives 1-byte data following the permission signal.</p>
    <p>The CPU <b>32</b> in step S<b>63</b> records the input 1-byte data onto the memory card <b>36</b>, and in steps S<b>65</b> and S<b>67</b> renews the file pointer FP and count value S. The address information possessed by the file pointer FP is incremented while the count value S is decremented. In step S<b>69</b> the count value S is compared with 0. If S&gt;0, the process returns to step S<b>61</b>. As a result, the process of the steps S<b>61</b>-<b>69</b> is repeated until the corresponding data to the current read number R<sub>N </sub>has all been recorded onto the memory card <b>36</b>.</p>
    <p>When the count value S becomes 0, the CPU <b>32</b> determines that the corresponding data to the current mail read number R<sub>N </sub>has been read out, and in step S<b>71</b> decrements the count value m. The count value m is incremented by the instruction list preparation process and decremented by this step. Accordingly, the count value m signifies an amount of data having been written in but not yet read out of the SDRAM <b>28</b>.</p>
    <p>Then, the CPU <b>32</b> in step S<b>73</b> increments the mail read number R<sub>N</sub>, and in step S<b>75</b> compares the current mail read number R<sub>N </sub>with L1. As will be understood FIG. 4, L1 is a maximum mail no. value (e.g. 1999). Consequently, if R<sub>N</sub>L1, the process directly advances to step S<b>79</b>. However, if R<sub>N</sub>&gt;L1, in step S<b>75</b> the mail read number R<sub>N </sub>is reset and then the process advances to step S<b>79</b>. As a result, the mail read number R<sub>N </sub>also is renewed in a cyclic fashion.</p>
    <p>In step S<b>79</b> the count value m is compared with L1. Because the count value m in usual case does not succeed L1, the CPU <b>32</b> in this step determines NO and the process returns to step S<b>53</b>. As a result, the above process of the steps S<b>53</b>-S<b>79</b> is repeated, thereby recording the data stored in the SDRAM <b>28</b>, in order, onto the memory card <b>36</b>. Meanwhile, in the case that the count value m exceeds L1, YES is determined in step S<b>79</b>, and the BG mode process is ended through an error process of step S<b>81</b>. The state m&gt;L1 occurs where the decrement rate in the count value m is abnormally slower than the increment rate thereof, i.e. where the read rate from the SDRAM <b>28</b> is abnormally slower than the write rate thereto. In such a case, the BG mode process is forcibly ended.</p>
    <p>Referring to FIG. <b>10</b> and FIG. 11, explanations will be made on detailed processes for initializing various valuables. The CPU <b>32</b> first in step S<b>91</b> sets a head address V<sub>SA</sub> <b>0</b> of the image block <b>0</b> to a head address V<sub>S </sub>of the compressed image area, a head address A<sub>SA</sub> <b>0</b> of the sound block <b>0</b> to a head address A<sub>S </sub>of the sound area, and a head address H<sub>SA</sub> <b>0</b> of the header block <b>0</b> to a head address H<sub>S </sub>of the header area. Next, in step S<b>93</b> a block flag f<b>0</b> and block no. n are reset, and in step S<b>95</b> a count value M and block no. j are respectively set to 14 and 1.</p>
    <p>Then, the CPU <b>32</b> advances to step S<b>97</b> to calculate a head address V<sub>SA</sub>j of an image block j, a head address A<sub>SA</sub>j of a sound block j and a head address H<sub>SA</sub>j of a header block j.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>SA</sub> <i>j=V</i> <sub>SA</sub>(<i>j</i>1)+<i>V</i> <sub>MAXSIZE</sub>15</formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>A</i> <sub>SA</sub> <i>j=A</i> <sub>SA</sub>(<i>j</i>1)+<i>A</i> <sub>SIZE</sub> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>SA</sub> <i>j=H</i> <sub>SA</sub>(<i>j</i>1)+<i>H</i> <sub>AVSIZE</sub>(4)</formula-text> </maths> </p>
    <p>V<sub>MAXSIZE</sub>: the maximum size of 1-frame compressed image data</p>
    <p>A<sub>SIZE</sub>: the size of 1-second sound data</p>
    <p>H<sub>AVSIZE</sub>: the size of sound and image headers</p>
    <p>Although the size of compressed image data differs depending upon an optical image of a subject, a maximum size V<sub>MAXSIZE </sub>is previously determined. Consequently, a head address V<sub>SA</sub>j is determined by adding V<sub>MAXSIZE</sub>15 to a head address V<sub>SA</sub>(j1). On the other hand, sound data is not compressed and the size of 1-second sound data is known. It is therefore possible to determine a head address A<sub>SA</sub>j by adding A<sub>SIZE</sub> to the address A<sub>SA</sub>(J1). Because the size of header data is know, a head address H<sub>SA</sub>j can be determined by the above calculation. Incidentally, H<sub>AVSIZE </sub>is a total size of one sound header and one image header.</p>
    <p>In step S<b>99</b> a block flag fj is reset, and in step S<b>101</b> the block no. j is incremented. Then, in step S<b>103</b> the current block no. j is compared with N1. If jN1, the process returns to step S<b>97</b>. Consequently, the process of the steps S<b>97</b>-S<b>101</b> is repeated, thereby calculating respective head addresses of image blocks <b>1</b> to (N1), sound blocks <b>1</b> to (N1) and header blocks <b>1</b> to (N1). The process of the steps S<b>97</b>-S<b>101</b> as well as the process of the first step S<b>91</b> provide image blocks of N in the number, sound blocks of N in the number and the blocks N in the number that are formed in the SDRAM <b>28</b> as shown in FIG. <b>3</b>.</p>
    <p>After determining YES in step S<b>103</b>, the CPU <b>32</b> proceeds to step S<b>105</b> to set an image write address V<sub>WA </sub>and image read address V<sub>RA </sub>to a head address V<sub>SA</sub> <b>0</b> of the image block <b>0</b>, a sound write address A<sub>WA </sub>and sound read address A<sub>RA </sub>to a head address A<sub>SA</sub> <b>0</b> of the sound block <b>0</b>, and a header write address H<sub>WA </sub>and header read address H<sub>RA </sub>to a head address H<sub>SA</sub> <b>0</b> of the header block <b>0</b>.</p>
    <p>Subsequently, in step S<b>107</b> rendered 0 is a size A<sub>SIZE </sub>of the sound data to be written to the sound block <b>0</b>, and in step S<b>109</b> a frame no. i is reset. In step S<b>111</b> rendered 0 is a size V<sub>SIZE</sub>i of the compressed image data of an ith frame, and in the subsequent step S<b>113</b> the frame number i is incremented. In step S<b>115</b> the frame number i is compared with the count value M(=14). The process of the steps S<b>111</b> and S<b>113</b> is repeated until i&gt;M is reached. As a result, the various valuables related to the block <b>0</b> are set at 0. If i&gt;M comes, the CPU <b>32</b> returns to the routine shown in FIG. <b>5</b>.</p>
    <p>Referring to FIG. 12, explanations will be made on a write process to the block n. the CPU <b>32</b> first in step S<b>121</b> resets a frame number i, and then in step S<b>123</b> clears an FIFO memory <b>46</b> <i>a </i>provided in the signal processing circuit <b>46</b>. Subsequently, in step S<b>125</b> an image write address V<sub>WA </sub>is set to a head address V<sub>SA</sub>n, a sound write address A<sub>WA </sub>is set to a head address A<sub>SA</sub>n of the sound block n, and a header write address H<sub>WA </sub>is set to a head address H<sub>SA</sub>n of the header block n. If thereafter a vertical synchronizing signal is outputted from the SG<b>16</b>, in step S<b>129</b> a image compressing command is outputted to the JPEG CODEC <b>30</b>. Incidentally, when outputting an image compression command, the CPU <b>32</b> outputs also an image write address V<sub>WA </sub>to the JPEG CODEC <b>30</b>.</p>
    <p>The JPEG CODEC <b>30</b>, in response to the image compression command, requests the memory control circuit <b>26</b> to read out still image data. As a result, 1 frame of still image data stored in the display image area shown in FIG. 3 is read out by the memory control circuit <b>26</b>, and inputted to the JPEG CODEC <b>30</b> via the buses <b>24</b> <i>b </i>and <b>24</b> <i>a</i>. The JPEG CODEC <b>30</b> performs JPEG compression on the input still image data to produce compressed image data. Completing 1-frame compression, the JPEG CODEC <b>30</b> requests the memory control circuit <b>26</b> to write the produced compressed image data. Upon request, the JPEG CODEC <b>30</b> outputs the above image write address V<sub>WA</sub>, in addition to the compressed image data and request signal, to the memory control circuit <b>26</b>. In response, the memory control circuit <b>26</b> writes the given compressed image data in and following the image write address V<sub>WA</sub>.</p>
    <p>The CPU <b>32</b> in step S<b>129</b> outputs an image compressing command and then in step S<b>131</b> determines whether the compression process has been ended or not. If the compression process has been ended is determined herein, the CPU <b>32</b> advances to step S<b>133</b> to acquire a data size V<sub>SIZE</sub>i of the compressed image data produced at this time. The JPEG CODEC <b>30</b> outputs an end signal and data size signal each time compression process by 1 frame has been ended. Accordingly, in step S<b>131</b> determination is made according to the end signal whether the compression process has ended or not, and in step S<b>133</b> detection is made on a data size V<sub>SIZE</sub>i from the data size signal. In step S<b>135</b> Equation 5 is arithmetically operated to renew the image write address V<sub>WA </sub>according to the data size V<sub>SIZE</sub>i.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>WA</sub> <i>=V</i> <sub>WA</sub> <i>+V</i> <sub>SIZE</sub>i(5)</formula-text> </maths> </p>
    <p>Subsequently, the CPU <b>32</b> in step S<b>137</b> supplies a sound process command, together with the sound write address A<sub>WA</sub>, to the signal processing circuit <b>46</b>. The sound signal caught by the microphone <b>42</b> is converted into sound data by the A/D converter <b>44</b>. The signal processing circuit <b>46</b> fetches the sound data in response to the sound processing command and write it to the FIFO memory <b>46</b> <i>a</i>. The signal processing circuit <b>46</b> also reads {fraction (1/15)}th of a second or A<sub>SIZE</sub>/15 bytes of audio data out of the FIFO memory <b>46</b> <i>a </i>and outputs it, together with a request signal and sound write address A<sub>WA</sub>, to the memory control circuit <b>26</b>. As a result, the A<sub>SIZE</sub>/15-bytes sound data outputted from the signal processing circuit <b>46</b> is written in and following the sound write address A<sub>WA </sub>by the memory control circuit <b>26</b>.</p>
    <p>The CPU <b>32</b> in step S<b>137</b> outputs a sound processing command, and then in step S<b>139</b> renews the sound write address A<sub>WA </sub>according to Equation 6. Because the size of {fraction (1/15)}th of a second of sound data is previously known, the sound write address A<sub>WA </sub>can be renewed without receiving a data size signal from the signal processing circuit <b>46</b>.</p>
    <p>
      <maths> <formula-text> <i>A</i> <sub>WA</sub> <i>=A</i> <sub>WA</sub> <i>+A</i> <sub>SIZE</sub>/15(6)</formula-text> </maths> </p>
    <p>In step S<b>141</b> it is determined whether the shutter button <b>58</b> was put off or not. If YES here, the CPU <b>32</b> in step S<b>143</b> sets a current frame number to the count value M, and the process advances to step S<b>149</b>. If the shutter button <b>58</b> is being kept pressed, the CPU <b>32</b> in step S<b>145</b> increments the frame number i and in step S<b>147</b> compares the current frame number i with the count value M(=14). If iM, the CPU <b>32</b> returns to step S<b>127</b> to repeat the above process. However, if i&gt;M, the process proceeds to step S<b>149</b>.</p>
    <p>In step S<b>149</b> created are sound header data corresponding to the above sound data and image header data corresponding to the above compressed image data. In step S<b>151</b> these of the data are outputted, together with a request signal and header write address H<sub>WA</sub>, to the memory control circuit <b>26</b>. The memory control circuit <b>26</b> writes the supplied sound header data and image header data in this order in and following the header write address H<sub>WA</sub>. In step S<b>153</b> the header write address H<sub>WA </sub>is renewed according to Equation 7, and the process returns to the routine of FIG. <b>5</b>.</p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>WA</sub> <i>=H</i> <sub>WA</sub> <i>+H</i> <sub>ASIZE</sub> <i>+H</i> <sub>VSIZE</sub>(7)</formula-text> </maths> </p>
    <p>H<sub>ASIZE</sub>: the size of sound header data</p>
    <p>H<sub>VSIZE</sub>: the size of image header data</p>
    <p>After subjected to the write process, 15 frames (or less than 15 frames) of compressed image data is stored in the image block n while 1 second (or less than 1 second) of sound data is in the sound block n. The corresponding header data is stored in the header block n.</p>
    <p>The instruction sheet preparation process of step S<b>13</b> in FIG. 5 will be explained with greater detail, with reference to FIG. 14 to FIG. <b>16</b>. The CPU <b>32</b> first in step S<b>161</b> reset a frame number i. Next, in step S<b>163</b>, an image block n head address V<sub>SA</sub>n, a sound block n head address A<sub>SA</sub>n and a header block n head address H<sub>SA</sub>n are set, respectively, to an image read address V<sub>RA</sub>, a sound read address A<sub>RA </sub>and a header read address H<sub>RA</sub>.</p>
    <p>The CPU <b>32</b> subsequently proceeds to step S<b>165</b> to write the header read address H<sub>RA </sub>and sound header size H<sub>ASIZE </sub>into an instruction list <b>32</b> <i>a </i>shown in FIG. <b>4</b>. Specifically, a mail no. is detected that is same in number as a current mail write no. W<sub>N</sub>, and the header read address H<sub>RA </sub>and sound header size H<sub>ASIZE </sub>are written to a corresponding position to the detected mail no. Because the mail no. W<sub>N </sub>is reset in step S<b>51</b> shown in FIG. 8, the header read address H<sub>RA</sub>, and sound header size H<sub>ASIZE </sub>in first-round step S<b>165</b> are written in a corresponding position to W<sub>N</sub>=0. The CPU then in step S<b>167</b> increments the mail write number W<sub>N </sub>and count value M, and in step S<b>169</b> compares the current mail write number W<sub>N </sub>with L1. If WNL1 herein, the process directly advances to step S<b>173</b>. However, if W<sub>N</sub>&gt;L1, then in step S<b>171</b> the mail write number W<sub>N </sub>is reset and then the process advances to step S<b>173</b>.</p>
    <p>In step S<b>173</b>, the count value m is compared with L1. The count value usually satisfies a condition ML1. Consequently, the CPU <b>32</b> in step S<b>177</b> renews the header read address H<sub>RA </sub>according to Equation 8, and then the process proceeds to step S<b>179</b>.</p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>RA</sub> <i>=H</i> <sub>RA</sub> <i>+H</i> <sub>ASIZE</sub>(8)</formula-text> </maths> </p>
    <p>Incidentally, in the case where the BG mode process is abnormally slow so that the increment rate of count value m greatly exceeds the decrement rate thereof to thereby give m&gt;L1, YES is determined in step S<b>173</b>. At this time, the CPU <b>32</b> in step S<b>175</b> performs an error process, thereby forcibly ending the write mode process.</p>
    <p>In step S<b>179</b> the sound read address A<sub>RA </sub>and sound size A<sub>SIZE </sub>are written by being put in correspondence to the current mail read number R<sub>N </sub>into the instruction list <b>32</b> <i>a</i>. The CPU <b>32</b> subsequently in steps S<b>181</b>-S<b>187</b> carries out a similar process to that of the steps S<b>167</b>-S<b>173</b>. When determined YES in step S<b>187</b>, the process moves to step S<b>175</b> whereas when determined NO the process proceeds to step S<b>189</b>. Incidentally, the sound read address A<sub>RA </sub>is no longer required from now on and accordingly not subjected to a renewal process.</p>
    <p>In step S<b>189</b> the header read address H<sub>RA </sub>and image header size H<sub>VSIZE </sub>are written by being put in correspondence to the current mail write number W<sub>N </sub>into the instruction list <b>32</b> <i>a</i>. Then, in steps S<b>191</b>-S<b>197</b> a similar process is performed to that of steps S<b>167</b>-S<b>173</b>. If determined NO in step S<b>197</b>, the process proceeds to step S<b>199</b>.</p>
    <p>In step S<b>199</b>, the image read address V<sub>RA </sub>and the image size V<sub>SIZE</sub>i obtained in the above step S<b>133</b> are written in a corresponding position to the current mail write number W<sub>N</sub>. In steps S<b>201</b>-S<b>207</b> a similar process to that of steps S<b>167</b>-S<b>173</b> is performed. When determined NO in step S<b>207</b>, in step S<b>209</b> the image read address V<sub>RA </sub>is renewed according to Equation 9.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>RA</sub> <i>=V</i> <sub>RA</sub> <i>+V</i> <sub>SIZE</sub>i(9)</formula-text> </maths> </p>
    <p>After writing to the instruction list <b>32</b> <i>a </i>the related address data and size data to the ith-frame image, the CPU in step S<b>211</b> increments the frame number i. In step S<b>213</b> the current frame number i is compared with the count value M(14) to repeat the process of steps S<b>199</b>-S<b>213</b> until i&gt;M is reached. This results in acquisition, in the instruction list <b>32</b> <i>a </i>of related address data and size data to the 15 frame of compressed image data written in the image block n. When i&gt;M is reached, the CPU <b>32</b> in step S<b>213</b> determines YES and the process returns to the routine of FIG. <b>5</b>.</p>
    <p>According to this embodiment, when writing compressed image data, sound data and header data to the SDRAM, cyclical access is made to the sound area and header area. When also reading out such data, cyclical access is made to the compressed image area, sound area and header area. Accordingly, even where the SDRAM is small in capacity, a long time of motion images and sounds can be recorded on the memory card. Meanwhile when the write rate to the SDRAM is faster than the read rate and the write block is catching up with the read block, the write mode is forcibly suspended. This prevents unread data from being overwritten by the succeeding data.</p>
    <p>Although this embodiment recorded JPEG-compressed image data on the memory card, the image data to be recorded on the memory card may be MPEG-compressed data or non-compressed image data.</p>
    <p>Referring to FIG. 17, a digital camera <b>100</b> of this embodiment includes a focus lens <b>112</b> and an aperture stop unit <b>114</b>. An optical image of a subject is taken through these members to a CCD imager <b>116</b>. If a mode set switch <b>160</b> is shifted to a CAMERA side, a system controller <b>152</b> notifies a CPU <b>142</b> to set for a camera mode. The CPU <b>142</b>, in turn, starts up a signal processing block, including a signal generator (SG) <b>134</b>, a signal processing circuit <b>122</b> and a bank switch circuit <b>136</b>, and an encode block, including a video encoder <b>144</b> and a monitor <b>146</b>.</p>
    <p>The bank switch circuit <b>136</b> produces a bank switch signal responsive to vertical synchronizing signals outputted at an interval of {fraction (1/15)}th of a second from the SG <b>134</b>, and supplies it to the memory control circuit <b>126</b>. The output of vertical synchronizing signals every {fraction (1/15)}th of a second switches the level of a bank switch signal at the interval of {fraction (1/15)}th of a second. The memory control circuit <b>126</b> specifies an image bank to be accessed, according to a bank switch signal. That is, the SDRAM <b>128</b> has a display image area as shown in FIG. 18 wherein the display image area is formed with image bank <b>0</b> and image bank <b>1</b>. When the bank switch signal is in a low level, the memory control circuit <b>126</b> determines as a write destination the image bank <b>0</b> and as a read destination the image bank <b>1</b>. Conversely, when the bank switch signal is high in level, the memory control circuit <b>126</b> determines as a write destination the image bank <b>1</b> and as a read destination the image bank <b>0</b>.</p>
    <p>Meanwhile, the TG <b>132</b> produces a timing signal based on a vertical synchronizing signal and horizontal synchronizing signal outputted from the SG <b>134</b>, thereby driving the CCD imager <b>112</b>. As a result, subject camera signals are outputted at an interval of {fraction (1/15)}th of a second from the CCD imager <b>112</b>. The output camera signals are subjected to well-known noise removal and level adjustment by a CDS/AGC circuit <b>118</b> and then converted into camera data as a digital signal by an A/D converter <b>120</b>. The signal processing circuit <b>122</b> performs YUV conversion on the camera data outputted from the A/D converter <b>120</b> to produce YUV data. As a result of producing camera signals in frames at an interval of {fraction (1/15)}th of a second, the corresponding YUV data is also created every {fraction (1/15)}th of a second. The signal processing circuit <b>122</b> supplies the produced YUV data, together with a write request, to a memory control circuit <b>126</b>.</p>
    <p>The memory control circuit <b>126</b>, in response to the write request, fetches the YUV data and writes the YUV data onto an image bank specified based upon a bank switch signal. As a result of producing YUV data in frames at an interval of {fraction (1/15)}th of a second and of switching the level of bank switch signal every {fraction (1/15)}th of a second, the YUV data in frames is written alternately onto the image bank <b>0</b> and the image bank <b>1</b>. Incidentally, the YUV data is sent to the memory control circuit <b>126</b> via a bus <b>124</b> <i>a </i>and then written to the SDRAM <b>128</b> through a bus <b>124</b> <i>b. </i> </p>
    <p>The YUV data thus written on a desired bank is thereafter read out by the same memory control circuit <b>126</b> based on a read request outputted from the video encoder <b>144</b>. The video encoder <b>144</b> generates read request at an interval of {fraction (1/30)}th of a second while the memory control circuit <b>126</b> reads repeatedly twice YUV data out of an image bank specified based on a bank switch signal. The YUV data is read out of an image bank not being written and then supplied to the video encoder <b>144</b> through the bus <b>124</b> <i>a</i>. The video encoder <b>144</b> converts the input YUV data to an NTSC-formatted composite image signal and supplies the converted composite image signal to a monitor <b>146</b>. As a result, subject motion images (through-images) are displayed real-time on a monitor screen.</p>
    <p>If an operator half-presses a shutter button <b>158</b>, the system controller <b>152</b> supplies corresponding key state data to the CPU <b>142</b>. Thereupon, the CPU <b>142</b> enables an AF control circuit <b>138</b> and AE control circuit <b>140</b> to provide focus and exposure control. This moves a focus lens <b>112</b> to an optimal position and sets the aperture stop <b>114</b> to an optimal value. Incidentally, when the shutter button <b>158</b> is in a half-pressing state, the CPU <b>142</b> also performs a BG (background) mode start-up process, hereinafer stated, and a determining process of successively shot maximum count N<sub>MAX</sub>.</p>
    <p>When the shutter button <b>158</b> becomes a fully-pressed state, the system controller <b>152</b> supplies corresponding key state data to the CPU <b>142</b>. Thereupon, the CPU disables the bank switch circuit <b>136</b> in response to a vertical synchronizing signal, and also disables the signal processing circuit <b>122</b> while waiting for creation of YUV data of a subject image taken upon full depression. On the other hand, the video encoder <b>144</b>, not disabled, continues to supply read requests to the memory control circuit <b>126</b>. When bank switching is suspended, the memory control circuit reduces the access destinations to only the image bank <b>0</b>, for example. Due to this, the YUV data outputted from the signal processing circuit <b>122</b> is written to the image bank <b>0</b> so that the YUV data to be supplied to the video encoder <b>144</b> is read out of the image bank <b>0</b>. As a result, the same ones of YUV data are repeatedly supplied to the video encoder <b>144</b>, and accordingly, the corresponding still image (freeze image) is displayed on the monitor <b>146</b>. Note that the YUV data of a subject image taken upon fully pressing the shutter button <b>158</b> is defined as original image data, for the explanatory sake.</p>
    <p>After securing the original image data in the image bank <b>0</b>, the CPU <b>142</b> instructs the JPEG CODEC <b>130</b> to perform a compression process. In response to the compression processing instruction from the CPU <b>142</b>, the JPEG CODEC <b>130</b> requests the memory control circuit <b>126</b> to read out the original image data. The original image data is read out of the image bank <b>0</b> by the memory control circuit <b>126</b>, and supplied to the JPEG CODEC <b>130</b> via the bus <b>124</b> <i>a</i>. The JPEG CODEC <b>130</b> creates thumb nail image data from the input original image data, and performs a compression process separately on the original image data and the thumbnail image data. This creates original-image compressed data (original compressed data) and thumbnail-image compressed data (thumbnail compressed data).</p>
    <p>The JPEG CODEC <b>130</b> requests the memory control circuit <b>126</b> to write the created compressed data so that the compressed data is written to the SDRAM <b>128</b> by the memory control circuit <b>126</b>. The SDRAM <b>128</b> is formed with original and thumbnail image areas, as shown in FIG. <b>18</b>. The original compressed data and the thumbnail compressed data are respectively written to the original image area and the thumbnail image area. Also, corresponding header data is created by the CPU <b>142</b>. The memory control circuit <b>126</b> is requested to write the created header data. As a result, the header data is written to a header area shown in FIG. 18 by the memory control circuit <b>126</b>.</p>
    <p>After securing 1 frame of original compressed data, thumbnail compressed data and header data in the SDRAM <b>128</b>, the CPU <b>142</b> prepares an instruction list <b>142</b> <i>a </i>as shown in FIG. <b>20</b>. The instruction list <b>142</b> <i>a </i>is to be written by address information and size information of each of the original compressed data, thumbnail compressed data and header data. The data written on the SDRAM <b>128</b> is managed according to this instruction list <b>142</b> <i>a</i>. That is, the instruction list <b>142</b> <i>a </i>is an administration table to administrate the original compressed data, thumbnail compressed data and header data written in the SDRAM <b>128</b>.</p>
    <p>In concurrent with the writing to the SDRAM <b>128</b>, the CPU <b>142</b> executes a BG mode process to record the original compressed data, thumbnail compressed data and header data stored in the SDRAM <b>128</b> onto a memory card <b>148</b>. At this time, the CPU <b>142</b> makes reference to the above instruction list <b>142</b> <i>a </i>and performs a read process from the SDRAM <b>128</b>, thereby recording read data to the memory card <b>148</b>. In the memory card <b>148</b>, an image file is created accommodating header, a thumbnail image and an original image in the order. In also this case, data reading from the SDRAM <b>128</b> is carried out by the memory control circuit <b>126</b>.</p>
    <p>Incidentally, the memory card <b>148</b> is unloadable. The memory card <b>148</b>, when loaded, is in connection to the bus <b>124</b> via an interface <b>147</b>. The CPU <b>142</b> writes the data read out by the memory control circuit <b>126</b> onto the memory card <b>148</b> through the bus <b>124</b> <i>a </i>and interface <b>147</b>.</p>
    <p>The original image area has a capacity to store 20 frames of original compressed data while each of the thumbnail image area and the header area also has a capacity to store 20 frames of thumbnail or header data. For these of data, writing to the SDRAM <b>128</b> and reading from the SDRAM <b>128</b> to the memory card <b>148</b> are made in a concurrent fashion. When the shutter button <b>158</b> is repeatedly fully pushed, original image data, thumbnail image data and header data are cyclically written and read to and from the original image area, thumbnail image area and header area. Incidentally, the CPU <b>142</b> performs such processing as estimating a remaining capacity of the memory card <b>148</b>, calculating a remaining count of exposures based on estimation result, updating display of a remaining count of exposures and so on, in addition to the write process to the SDRAM <b>128</b> and recording process onto the memory card <b>148</b>.</p>
    <p>Also, the requests are inputted to the memory control circuit <b>126</b> from the signal processing circuit <b>122</b>, the video encoder <b>144</b>, the JPEG CODEC <b>130</b> and the CPU <b>142</b>. Consequently, the memory control circuit <b>126</b> makes access to the SDRAM <b>128</b> while mediating between the requests.</p>
    <p>The system controller <b>152</b> concretely processes a flowchart shown in FIG. <b>21</b>. Meanwhile, the CPU <b>142</b> processes concurrently a flowchart shown in FIG. 22 to FIG. 32 and a flowchart shown in FIG. <b>33</b> and FIG. <b>34</b>. That is, the CPU <b>142</b> is a multitask CPU mounted with a multitask OS (read time OS) such as iTRON, so that it can concurrently perform a write process of FIG. 22 to FIG. 32 and a record process of FIG. <b>33</b> and FIG. <b>34</b>.</p>
    <p>Referring first to FIG. 21, explanations will be made on the processing by the system controller <b>152</b>. The system controller <b>152</b> first in step S<b>301</b> sets a system flag f<sub>SYS</sub>, and in step S<b>303</b> resets all the bits of a register <b>152</b> <i>a </i>shown in FIG. <b>19</b>. The register <b>152</b> <i>a </i>has a 0th bit representative of whether the shutter button <b>158</b> is in a half-pressed state or not, 1st bit representative of whether the shutter button <b>158</b> is in a fully-pressed state, 2nd bit representative of whether a camera mode has been selected, and 3rd bit representative of whether a reproduce mode has been selected. The system controller <b>152</b> sets the register <b>152</b> <i>a </i>in an initial state.</p>
    <p>The system controller <b>152</b> subsequently advances to step S<b>303</b> to detect states of the shutter button <b>158</b> and mode change switch <b>160</b>. It is determined in step S<b>307</b> whether a state of the key agrees with a value represented by the register <b>152</b> <i>a </i>or not. Note that, because a mode set switch <b>160</b> is set to any one of camera and reproduce side, NO is determined in step S<b>307</b> immediately after turning on the power.</p>
    <p>When determined NO in step S<b>307</b>, the system controller <b>152</b> advances to the step S<b>319</b> to set a corresponding bit of the register <b>152</b> <i>a</i>. For example, if a camera mode has been selected, the system controller <b>152</b> puts the register <b>152</b> <i>a </i>2nd bit to 1. Then, it is determined in step S<b>321</b> whether the system flag f<sub>SYS </sub>has been set or not. If NO, the process returns to step S<b>305</b> while if YES the process advances to step S<b>323</b>. In step S<b>323</b> a remaining capacity of a battery <b>154</b> is detected, and in step S<b>325</b> the detected remaining capacity data is stored in a register <b>156</b>. Subsequently, in step S<b>327</b> the key state data stored in the register <b>152</b> <i>a </i>is sent to the CPU <b>142</b>, and in step S<b>329</b>, the system flag f<sub>SYS </sub>is reset and the process returns to the step S<b>305</b>.</p>
    <p>If determined YES in step S<b>307</b>, the CPU <b>142</b> advances to step S<b>309</b> to determine a state of the system flag f<sub>SYS</sub>. If the system flag f<sub>SYS </sub>is in a set state, the process returns to step S<b>305</b>. However, if the system flag f<sub>SYS </sub>is in a reset state, it is determined in step S<b>311</b> whether there is any input from the CPU <b>142</b> or not. If NO here, the process returns to step S<b>305</b> similarly to the above. However, if YES, the input signal is determined in its content in steps S<b>313</b>, S<b>315</b> and S<b>317</b>.</p>
    <p>If the input signal is a request to transmit key state data, the system controller <b>152</b>. in step S<b>313</b> determines YES and in step S<b>327</b> sends the key state data stored in the register <b>152</b> <i>a </i>to the CPU <b>142</b>. Then, the process after resetting the system flag f<sub>SYS </sub>in step S<b>329</b> returns to step S<b>305</b>. If the input signal is a request to reset a key state, the system controller <b>152</b> in step S<b>315</b> determines YES and process returns to step S<b>303</b>. If the input signal is on a notification of process end, the system controller <b>152</b> in step S<b>317</b> determines YES and the process returns to step S<b>301</b>. Incidentally, if NO in step S<b>317</b>, the system controller <b>152</b> returns to step S<b>303</b>.</p>
    <p>The system flag f<sub>SYS </sub>set state represents that the system controller <b>52</b> possesses an initiative while the reset state shows that the CPU <b>142</b> has an initiative. Because the system flag f<sub>SYS </sub>is set in step S<b>301</b>, the system controller <b>152</b> immediately after power turning on takes an initiative to send, in step S<b>327</b>, current key state data to the CPU <b>142</b>. The system flag f<sub>SYS </sub>is reset after sending the key state data whereby the initiative is taken over to the CPU <b>142</b>.</p>
    <p>During transferring the initiative to the CPU <b>142</b>, the system controller <b>152</b> performs key scan at predetermined timing and, if there is a change, updates the register <b>152</b> <i>a </i>state data. If there is no change in the key state, the system controller <b>152</b> waits for an input from the CPU <b>142</b>. When given a request to send key state data, the system controller <b>152</b> sends the current key state data. Consequently, the key operations while the CPU is performing a predetermined process, become effective each time a key state data sending request is given. The key state data to be sent corresponds to a key state upon inputting the sending request.</p>
    <p>If a process ending notification is outputted from the CPU <b>142</b>, the system controller <b>152</b> sets a system flag f<sub>SYS </sub>and gets an initiative again. However, because the register <b>152</b> <i>a </i>is reset immediately after setting the system flag f<sub>SYS</sub>, the shutter operations made hereinafter are effective.</p>
    <p>Now, explanations will be made on the CPU <b>142</b> processing with reference to FIG. <b>22</b>. The CPU <b>142</b> first in step S<b>331</b> processes a subroutine shown in FIG. <b>27</b>. Specifically, in step S<b>441</b> a BG flag f<sub>BG </sub>is reset. Next, in step S<b>443</b> a write address V<sub>WA </sub>and read address V<sub>RA </sub>of original compressed data is set to a start address V<sub>SA </sub>of the original image area shown in FIG. 18, a write address S<sub>WA </sub>and read address S<sub>RA </sub>of thumbnail compressed data is set to a start address S<sub>SA </sub>of the thumbnail image area, and a write address H<sub>WA </sub>and read address H<sub>RA </sub>of header data is set to a start address H<sub>SA </sub>of the header area. Furthermore, in step S<b>445</b> reset is a time data R<sub>TIME </sub>representing a time of fully depressing the shutter button <b>158</b>. Subsequently, in step S<b>447</b> detected is a memory capacity of the memory card <b>148</b>, and in step S<b>449</b> calculated is the number of images recordable on the memory card <b>148</b> according to Equation 10.</p>
    <p>
      <maths> <formula-text>: REM<sub>SIZE</sub> <i>/F</i> <sub>MAXSIZE</sub>(10)</formula-text> </maths> </p>
    <p>: remaining count of exposures</p>
    <p>REM<sub>SIZE</sub>: remaining capacity</p>
    <p>F<sub>MAXSIZE</sub>: image file maximum size</p>
    <p>The CPU <b>42</b> thereafter OSD-displays a character of a calculated remaining count of exposures on the monitor <b>146</b>, and the process returns to step S<b>331</b> of FIG. <b>22</b>. Incidentally, the character of the remaining count can be displayed by controlling a character generator, not shown.</p>
    <p>The CPU <b>142</b> subsequently in step S<b>333</b> determines whether key state data was inputted from the system controller <b>152</b> or not. If YES here, the process advances to step S<b>335</b> to determine from the key state data whether the mode selected by the operator is either of a camera mode or a reproduce mode. If a desired mode is a reproduce mode, NO is determined in step S<b>335</b> to execute a reproduce process in step S<b>337</b>. After ending the process, the CPU in step S<b>339</b> outputs an end notification to the system controller <b>142</b>, and the process returns to step S<b>333</b>.</p>
    <p>On the other hand, where a desired mode is a camera mode, the CPU <b>142</b> in step S<b>341</b> starts up for a camera mode. That is, the signal processing block and encode block mentioned before are started up. As a result, a through-image of a subject is displayed on the monitor <b>146</b>. The CPU <b>142</b> thereafter in step S<b>343</b> outputs an end notification to the system controller <b>152</b>, and in step S<b>345</b> waits for input of key state data.</p>
    <p>If key state data is inputted from the system controller <b>152</b>, the CPU <b>142</b> in respective steps S<b>347</b> and S<b>349</b> determines whether operator's key operation is for mode change or not and whether the shutter button <b>158</b> was half-pressed or not. If the key operation is for mode change, the CPU <b>142</b> advances from step S<b>347</b> to step S<b>337</b>, and if the key operation is half-pressing the shutter button <b>158</b>, the process advances from step S<b>349</b> to step S<b>351</b>.</p>
    <p>Incidentally, the digital camera <b>100</b> is provided also with a cursor key (not shown) having no bearing on the camera mode, and the register <b>152</b> <i>a </i>also holds corresponding bit data to the cursor key. Where the key state data input is based on cursor key operation, the CPU <b>142</b> returns from step S<b>349</b> to step S<b>343</b>.</p>
    <p>In step S<b>351</b> it is determined whether the BG flag f<sub>BG </sub>has been set or not. Because the BG flag f<sub>BG </sub>has reset in the above step S<b>441</b>, NO is determined in first-round step S<b>351</b>. Thereupon, the CPU <b>142</b> in step S<b>353</b> starts up a BG mode and in step S<b>355</b> sets the BG flag f<sub>BG</sub>, and the process proceeds to step S<b>357</b>. If YES is determines in step S<b>351</b>, the CPU <b>142</b> directly advances to step S<b>357</b>.</p>
    <p>In step S<b>357</b> a successive-shot maximum number N<sub>MAX </sub>is determined by a subroutine shown in FIG. <b>28</b>. That is, it is determined in steps S<b>461</b>-S<b>471</b> at what percentage the remaining capacity of the battery <b>154</b> is of the full capacity. The determination uses the battery remaining capacity data held in the register <b>156</b>. If the remaining capacity is 0%, in step S<b>473</b> determination is made as maximum number N<sub>MAX</sub>=0 and the process returns to step S<b>343</b>. If the remaining capacity is 10%-25%, in step S<b>475</b> determined is maximum number N<sub>MAX</sub>=1. If the remaining capacity is 25%-40%, in step S<b>477</b> maximum number N<sub>MAX</sub>=6. If the remaining capacity is 40%-60%, in step S<b>479</b> determined is maximum number N<sub>MAX</sub>=12. If the remaining capacity is 60%-75%, in step S<b>481</b> determined is maximum number N<sub>MAX</sub>=18. If the remaining capacity is 75%-95%, in step S<b>483</b> determined is maximum number N<sub>MAX</sub>=36. If the remaining capacity is 95%-100%, in step S<b>485</b> determined is maximum number N<sub>MAX</sub>=48. When the process passes any process of steps S<b>475</b>-S<b>485</b>, the CPU <b>142</b> returns to step S<b>357</b> of FIG. <b>23</b>.</p>
    <p>The CPU <b>142</b> subsequently proceeds to step S<b>359</b> to set a current time detected by a timepiece circuit <b>150</b> to time data C<sub>TIME</sub>. In step S<b>361</b> calculated is a time difference R<sub>TIME</sub>-C<sub>TIME</sub> between the time data C<sub>TIME </sub>and the time data R<sub>TIME</sub>, to determine whether a calculated time difference exceeds 1.2 seconds or not. If NO here, the process directly proceeds to step S<b>365</b>. However if YES, in step S<b>363</b> focussing and aperture stop are controlled and then the process advances to step S<b>365</b>. R<sub>TIME</sub>-C<sub>TIME</sub> signifies a difference between a time upon fully pressing the shutter button <b>158</b> in the preceding time and a time upon half-pressing thereafter the shutter button <b>158</b>. If this time difference is small, there is no significant change in the subject and accordingly there is less necessity of readjusting focussing and exposure. Due to this, the process of step S<b>363</b> is to be skipped over depending upon such a time difference.</p>
    <p>In step S<b>365</b> the system controller <b>152</b> is requested to send key state data. If key state data is inputted responsive thereto, the CPU <b>142</b> determines based on the data whether the shutter button <b>158</b> has been fully pressed or not. Where the operator has continued to half-press the shutter button <b>158</b> or releases his or her finger from the shutter button <b>158</b> after half-pressing, the CPU <b>142</b> in this step determines NO and the process returns to step S<b>343</b>.</p>
    <p>On the other hand, if the operator changes from a half-pressing to fully-pressing state of the shutter button <b>158</b>, the CPU <b>142</b> executes a process of step S<b>369</b> and the subsequent to record a subject image upon fully pressing on the memory card <b>148</b>. Specifically, it is first determined in step S<b>369</b> whether a vertical synchronizing signal was inputted or not. If an YES determination result is obtained, in step S<b>371</b> bank switching is stopped. The stopping of bank switching in response to a vertical synchronizing signal specifies, at optimal timing, an image bank to be effective when outputting a freeze image. The CPU <b>142</b> in step S<b>373</b> detects a current time, or a time of fully pressing, from the timepiece circuit <b>150</b> to thereby set a detected time to the time data R<sub>TIME</sub>. Subsequently, in step S<b>375</b> the system controller <b>152</b> is requested to reset the key state data.</p>
    <p>In step S<b>377</b> the JPEG CODEC <b>130</b> is instructed to perform image compression according to an initial compressed ratio, and in the succeeding step S<b>379</b> the signal processing circuit <b>122</b> is disabled at a time that original image data has been stored to the image bank <b>0</b> of the SDRAM <b>128</b>. The processing of step S<b>379</b> signifies to continuously enable the signal processing circuit <b>122</b> until original image data has been produced. Where the shutter button <b>158</b> is fully pressed, there arises a necessity of performing a process such as compression on the corresponding YUV data wherein however the YUV data obtainable thereafter is unnecessary. Consequently, the signal processing circuit <b>122</b> is kept enabled only in a predetermined time period after obtaining a determination result of fully pressing, and the signal processing circuit <b>122</b> is disabled at a time that original image data has been obtained.</p>
    <p>The JPEG CODEC <b>130</b>, in response to the image compression command, requests the memory control circuit <b>126</b> to read out the original image data. Due to this, the original image data is read out of the image bank <b>0</b> by the memory control circuit <b>126</b> and delivered to the JPEG CODEC <b>130</b>. The JPEG CODEC <b>130</b> compresses the original image data with an initial compression ratio. After ending the compression, the JPEG CODEC <b>130</b> supplies a data size of the original compressed data and compressed end signal to the CPU <b>142</b>.</p>
    <p>Inputted by the end signal, the CPU <b>142</b> in step S<b>381</b> determines YES. Thereupon, the CPU <b>142</b> in step S<b>383</b> calculates an optimal compression ratio based on the above data size and initial compression ratio. This optimal compression ratio is a compression ratio that can reduce the original compressed data down to a predetermined data size (recordable maximum size) or smaller.</p>
    <p>In step S<b>385</b> the JPEG CODEC <b>130</b> is instructed to perform compression with the optimal compression ratio thus obtained and writes the compressed data to the SDRAM <b>128</b>. At this time, the CPU <b>142</b> supplies the optimal compression ratio as well as the above-mentioned write addresses V<sub>WA </sub>and S<sub>WA </sub>to the JPEG CODEC <b>130</b>.</p>
    <p>The JPEG CODEC <b>130</b> compresses the original image data with the optimal compression ratio to produce original compressed data. The JPEG CODEC <b>130</b> also produces thumbnail image data from the original image data. The thumbnail image data is also compressed with the optimal compression ratio. A request of writing the compressed data, together with the write addresses V<sub>WA </sub>and S<sub>WA</sub>, are supplied to the memory control circuit <b>126</b>. As a result, the original compressed data is written in and following the write address V<sub>WA </sub>in the original image area while the thumbnail compressed data is written in after the write address S<sub>WA </sub>in the thumbnail image area.</p>
    <p>The JPEG CODEC <b>130</b>, when ending the compressed process, supplies to the CPU <b>142</b> an end signal as well as an original compressed data size V<sub>SIZE </sub>and thumbnail compressed data size S<sub>SIZE</sub>. The CPU <b>142</b>, when given the end signal, determines YES in step S<b>387</b> and in the succeeding step S<b>389</b> acquires the above data sizes V<sub>SIZE </sub>and S<sub>SIZE</sub>. In step S<b>391</b> the write addresses V<sub>WA </sub>and S<sub>WA </sub>are updated according to equation 11.</p>
    <p>
      <maths> <formula-text> <i>V</i>
          <sub>WA</sub> <i>=V</i>
          <sub>WA</sub> <i>+V</i>
          <sub>SIZE</sub> </formula-text> </maths> </p>
    <p>
      <maths> <formula-text> <i>S</i> <sub>WA</sub> <i>=S</i> <sub>WA</sub> <i>+S</i> <sub>SIZE</sub>(11)</formula-text> </maths> </p>
    <p>Due to this, the original compressed data and thumbnail compressed data based on fully pressing the shutter button <b>158</b> in a next time will be respectively written following the current original compressed data and current thumbnail compressed data.</p>
    <p>The CPU <b>142</b> then advances to step S<b>393</b> to create corresponding header data to the current original compressed data and current thumbnail compressed data. In step S<b>395</b> a request of writing the header data is supplied, together with a write address H<sub>WA </sub>to the memory control circuit <b>126</b>. The memory control circuit <b>126</b> writes the input header data in and following the write address H<sub>WA </sub>of the SDRAM <b>128</b>. After outputting the write request in step S<b>395</b>, the CPU <b>142</b> in step S<b>397</b> updates the write address H<sub>WA </sub>according to Equation 12.</p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>WA</sub> <i>=H</i> <sub>WA</sub> <i>+H</i> <sub>SIZE</sub>(12)</formula-text> </maths> </p>
    <p>As a result, the header data to be produced based upon a next fully-pressing operation will be stored following the current header data.</p>
    <p>If there is no vacant area that is greater than the recordable maximum size in a position of and following the write address V<sub>WA </sub>having been updated according to Equation 11, it is impossible to write original compressed data to be obtained by the next fully pressing to a position following the original image area. Consequently, the CPU <b>142</b> in step S<b>399</b> determines whether a condition of Equation 13 is satisfied or not.</p>
    <p>
      <maths> <formula-text> <i>V</i>
          <sub>WA</sub> <i>+V</i>
          <sub>MAXSIZE</sub> <i>&gt;V</i>
          <sub>EA</sub> </formula-text> </maths> </p>
    <p>V<sub>MAXSIZE</sub>: the recordable maximum size of original compressed data</p>
    <p>V<sub>EA</sub>: the last address of original image area</p>
    <p>If this condition is satisfied, it is possible to write next original compressed data in and following the current write address V<sub>WA </sub>continuously. In this case, the CPU <b>142</b> directly advances to step S<b>403</b>. On the other hand, if the condition of Equation 13 is not fulfilled, in step S<b>401</b> the write addresses V<sub>WA</sub>, S<sub>WA </sub>and H<sub>WA </sub>are set at start addresses V<sub>SA</sub>, S<sub>SA </sub>and H<sub>SA</sub>, and then the process proceeds to step S<b>403</b>. As a result, continuity is assured for each of the original compressed data, thumbnail compressed data and header data. Also, the mutually-related original compressed data, thumbnail compressed data and header data are updated in write position in a same procedure and cyclic fashion.</p>
    <p>In step S<b>403</b> a subroutine shown in FIG. 29 to FIG. 31 is processed to prepare an instruction list <b>142</b> <i>a </i>shown in FIG. <b>20</b>. The CPU <b>142</b> first in step S<b>491</b> writes a header data read address H<sub>RA </sub>and header data size H<sub>SIZE </sub>to the instruction list <b>142</b> <i>a </i>of FIG. <b>20</b>. Specifically, a mail no. is detected that has a same value as a mail write number W<sub>N</sub>, to write the read address H<sub>RA </sub>and data size H<sub>SIZE </sub>into a corresponding position to the detected mail no. The mail write no. W<sub>N </sub>is reset in step S<b>551</b> shown in FIG. <b>33</b>. The read address H<sub>RA </sub>is initialized in step S<b>443</b> shown in FIG. <b>27</b>. The data size H<sub>SIZE </sub>is previously determined. Due to this, in first-round step S<b>491</b>, the read address H<sub>RA</sub>(=H<sub>SA</sub>) and predetermined data size H<sub>SIZE </sub>are written into a corresponding position to W<sub>N</sub>=0.</p>
    <p>The CPU <b>142</b> then in step S<b>493</b> increments the mail write no. W<sub>N </sub>and count value m, and in step S<b>495</b> compares the current write no. W<sub>N </sub>with a mail no. maximum value L1. L1 is, for example, 1999. If W<sub>N</sub>L1 herein, the process directly advances to step S<b>499</b>. However, if W<sub>N</sub>&gt;L1, in step S<b>497</b> the mail write no. W<sub>N </sub>is reset and then the process proceeds to step S<b>499</b>.</p>
    <p>In step S<b>499</b> the count value m is compared with L1. The count value m represents the number of addresses not yet processed in the instruction list <b>142</b> <i>a</i>, meaning an amount of data having been written in SDRAM <b>128</b> but not yet read out. Such a count value m usually satisfies a condition mL1, and is determined YES in step S<b>499</b>. At this time, CPU <b>142</b> in step S<b>503</b> updates the read address H<sub>RA </sub>according to equation 14, and then the process proceeds to step S<b>505</b>.</p>
    <p>
      <maths> <formula-text> <i>H</i> <sub>RA</sub> <i>=H</i> <sub>RA</sub> <i>+H</i> <sub>SIZE</sub>(14)</formula-text> </maths> </p>
    <p>Incidentally, m&gt;L1 will be given in the case that the increment rate of count value m greatly exceeds the decrement rate thereof due to abnormally-slow BG mode processing, which provides a determination YES in step S<b>499</b>. At this time, the CPU <b>142</b> in step S<b>501</b> performs an error process thus forcibly ending the write process.</p>
    <p>In step S<b>505</b> the thumbnail compressed data read address S<sub>RA </sub>and thumbnail compressed data size S<sub>SIZE </sub>are written by being put in correspondence to the mail write no. W<sub>N </sub>in the instruction list <b>142</b> <i>a</i>. The CPU <b>142</b> subsequently in step S<b>507</b>-S<b>513</b> performs a similar process to that of the steps S<b>493</b>-S<b>499</b>. If YES in step S<b>513</b>, the process moves to step S<b>501</b> while if NO then in step S<b>515</b> the read address S<sub>RA </sub>is updated according to Equation 15.</p>
    <p>
      <maths> <formula-text> <i>S</i> <sub>RA</sub> <i>=S</i> <sub>RA</sub> <i>+S</i> <sub>SIZE</sub>(15)</formula-text> </maths> </p>
    <p>The CPU <b>142</b> then proceeds to step S<b>517</b> to write the original compressed data read address V<sub>RA </sub>and original compressed data size V<sub>SIZE </sub>into the instruction list <b>142</b> <i>a </i>in a corresponding position to the mail write no. W<sub>N</sub>. In steps S<b>119</b>-S<b>525</b> a similar process is performed to that of steps S<b>493</b>-S<b>499</b>. If determined NO in step S<b>525</b>, the CPU <b>142</b> in step S<b>527</b> updates the read address V<sub>RA </sub>according to Equation 16.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>RA</sub> <i>=V</i> <sub>RA</sub> <i>+V</i> <sub>SIZE</sub>(16)</formula-text> </maths> </p>
    <p>In this manner, the address and size information of the mutually-related header data, thumbnail compressed data and original compressed data are written, in the order, to the instruction list <b>142</b> <i>a</i>. The CPU <b>142</b> thereafter advances to step S<b>529</b> to determine whether the condition of Equation 17 is satisfied or not, because of the same reason as in the above step S<b>399</b>.</p>
    <p>
      <maths> <formula-text> <i>V</i> <sub>RA</sub> <i>+V</i> <sub>MAXSIZE</sub> <i>&gt;V</i> <sub>EA</sub>(17)</formula-text> </maths> </p>
    <p>If YES, the process directly returns to step S<b>403</b> shown in FIG. <b>25</b>. However, if NO, in step S<b>531</b> the read addresses V<sub>RA</sub>, S<sub>RA </sub>and H<sub>RA </sub>are set to start addresses V<sub>SA</sub>, S<sub>SA </sub>and H<sub>SA</sub>, and then the process returns to step S<b>403</b>.</p>
    <p>In step S<b>405</b> the successively-shot maximum number N<sub>MAX </sub>is decremented and in the succeeding step S<b>407</b> the signal processing circuit <b>122</b> is enabled. As a result, a through-image is displayed on the monitor <b>146</b>. Note that the bank switching is still suspended and the YUV data is written to and read from the image bank <b>0</b>.</p>
    <p>The CPU <b>142</b> subsequently in step S<b>409</b> arithmetically operates Equation 18 to estimate a remaining capacity of the memory card <b>148</b>. That is, the data size S<sub>SIZE </sub>and V<sub>SIZE</sub>, predetermined data size H<sub>SIZE </sub>and cluster size C<sub>SIZE </sub>are subtracted from the remaining capacity REM<sub>SIZE</sub>. Incidentally, the image files are recorded according to an FAT (File Allocation Table) scheme in the memory card <b>148</b> wherein a corresponding capacity to a cluster size C<sub>SIZE </sub>is consumed each time one image file is recorded. Due to this, the cluster size C<sub>SIZE </sub>is taken into account in the arithmetic calculation of Equation 18.</p>
    <p><i>REM</i> <sub>SIZE</sub> <i>=REM</i> <sub>SIZE</sub>(<i>H</i> <sub>SIZE</sub> <i>+S</i> <sub>SIZE</sub> <i>+V</i> <sub>SIZE</sub> <i>+C</i> <sub>SIZE</sub>)(18)</p>
    <p>C<sub>SIZE</sub>: cluster size</p>
    <p>The CPU <b>142</b> also in step S<b>411</b> arithmetically operates the above Equation 10 to calculate a remaining count of exposures based on a remaining capacity estimation value obtained by Equation 18. After calculating a remaining count of exposures, the CPU <b>142</b> advances step S<b>413</b> to update the remaining count of exposures to be displayed on the monitor <b>146</b>.</p>
    <p>In the subsequent step S<b>415</b> it is determined whether the remaining count of exposures thus calculated is greater than 1 or not. If remaining count1, the CPU <b>142</b> determines NO and in step S<b>427</b> resets a BG flag S<sub>BG</sub>. Furthermore, it is determined in step S<b>429</b> whether the BG mode process shown in FIG. <b>33</b> and FIG. 34 has been ended or not. If a determination result YES is obtained, the process proceeds to step S<b>431</b>. In this step a subroutine is processed that is shown in FIG. <b>32</b>. First, in step S<b>541</b> a write address V<sub>WA </sub>and read address V<sub>RA </sub>are set to a start address V<sub>SA</sub>, and write address S<sub>WA </sub>and read address S<sub>RA </sub>are set to a start address S<sub>SA</sub>, and a write address H<sub>WA </sub>and read address H<sub>RA </sub>is set to a start address H<sub>SA</sub>. Next, in step S<b>543</b> the memory card <b>148</b> is actually accessed in order to detect a remaining capacity. Furthermore, in step S<b>545</b> a remaining count of exposures is calculated according to the above Equation 10, and in step S<b>547</b> this remaining count of exposures is displayed on the monitor <b>146</b>. Then, the process returns to step S<b>43</b> of FIG. <b>26</b>. The CPU <b>142</b> thereafter in step S<b>433</b> determines whether a vertical synchronizing signal has been inputted or not. If a determination result YES is obtained, in step S<b>435</b> a bank switch operation is resumed and then the process returns to step S<b>343</b>.</p>
    <p>As a result, if remaining count1, the process of step S<b>3429</b> is repeated thus substantially executing the BG mode process only. If, due to this, all the data stored in the original image area, thumbnail image area and header area has been recorded onto the memory card <b>148</b>, a bank switching is resumed thus making shutter button <b>158</b> operation effective.</p>
    <p>On the other hand, if remaining count of exposures&gt;1 is determined in step S<b>415</b>, the CPU <b>142</b> in step S<b>417</b> compares the count value m with a predetermined value m<sub>A</sub>(=50), and in step S<b>419</b> compares the count value m with a predetermined value m<sub>B</sub>(=55). As stated before, the count value m represents the number of addresses not yet processed in the instruction list <b>142</b> <i>a </i>and is related to an amount of data having not been read out of the SDRAM <b>128</b>. The original image area, thumbnail image area and header area each have only a capacity corresponding to 20 frames of data, and a count value m=60 means that these areas are in full. Due to this, the count value m is evaluated, i.e. the count value m is compared with the predetermined values m<sub>A </sub>and m<sub>B</sub>, to change a processing way depending upon a comparison result.</p>
    <p>Specifically, if m&gt;55, the remaining capacity of the SDRAM <b>128</b> is slight. At this time, the CPU <b>142</b> in step S<b>419</b> determines YES and the process moves to step S<b>427</b>. As a result, the BG mode process completes thus suspending the write process until bank switch operation is resumed. If 50&lt;m55, the situation is not so imminent as requiring sweep-away of the SDRAM <b>128</b> data although the remaining capacity of the SDRAM <b>128</b> is not necessarily sufficient. At this time, the CPU <b>142</b> moves to step S<b>433</b> to resume bank switching, and then the process returns to step S<b>343</b>. Because bank switching is resumed in response to a vertical synchronizing signal, the write process is suspended during a time of waiting for a vertical synchronizing signal input. The BG mode process is executed in an exclusive fashion. As a result, the remaining capacity of SDRAM <b>128</b> is enlarged.</p>
    <p>If mm<sub>A</sub>, the CPU <b>142</b> determines that there is a sufficient remaining capacity in the SDRAM <b>128</b>, and in step S<b>421</b> compares the maximum count of exposures N<sub>MAX with </sub>0. If N<sub>MAX</sub>&gt;0 herein, there is a room left for successive shots. At this time, the CPU <b>142</b> in step S<b>423</b> requests the system controller <b>152</b> to transmit key state data, and in step S<b>425</b> determines from the key state data whether the shutter button <b>158</b> has been fully pressed or not. If YES, the process returns to step S<b>373</b>. That is, if the shutter button <b>158</b> has been fully pressed at a time that in step S<b>423</b> a request is issued to the system controller <b>152</b>, the CPU determines that the operator desires to take a picture with rapid timing, and the process returns to step S<b>373</b> instead of to step S<b>343</b>. If the shutter button <b>158</b> has not been fully pressed even with N<sub>MAX</sub>0 or N<sub>MAX</sub>&gt;0, the CPU <b>142</b> moves to step S<b>433</b>. The CPU <b>142</b> after resuming bank switching returns to step S<b>343</b>.</p>
    <p>The process flow differs as follows depending upon timing of shutter button <b>158</b> operation. It actually takes about 0.8 second for the process to advance from step S<b>367</b> to step S<b>425</b>. If shutter button <b>158</b> is fully pressed at a time interval of around that, the process of steps S<b>343</b>-S<b>371</b> is skipped over. Accordingly, if the shutter button <b>158</b> is fully pressed at an interval of 0.8 second, the process of steps S<b>373</b> and the subsequent is repeated. On the contrary, if half pressing is made within a time of 1.2 second after full pressing and further it has elapsed 0.8 second or longer between the full pressing of after the half pressing and the last-time full pressing, only the process of step S<b>363</b> is skipped over. If it takes 1.2 seconds or longer between full pressing and the half pressing, step S<b>363</b> is executed.</p>
    <p>Explanations will be made on the BG mode process with reference to FIG. <b>33</b>. The CPU <b>142</b> first in step S<b>551</b> resets a mail write no. W<sub>N</sub>, mail read no., R<sub>N </sub>and count value m. Next, it is determined in steps S<b>553</b> and S<b>555</b> whether the count value m is greater than 0 or not and whether a BG flag f<sub>BG </sub>has been reset or not. If m&gt;0, the process from step S<b>553</b> to step S<b>557</b>. If m0 and the BG flag f<sub>BG </sub>is in a set state, the process returns to step S<b>553</b>. If m0 and BG flag f<sub>BG </sub>is in a reset state, the process is ended.</p>
    <p>Although the count value m is reset in step S<b>551</b>, it is incremented by an instruction list preparation process in step S<b>403</b>. This provide m&gt;0 and hence YES determination in step S<b>553</b>. Thereupon, the CPU <b>142</b> in step S<b>557</b> sets a file pointer FP to a corresponding read start address to the mail read no. R<sub>N </sub>and a count value S to a corresponding data size to the mail read no. R<sub>N</sub>. In the above step S<b>403</b>, an instruction list <b>142</b> <i>a </i>is prepared that is as shown in FIG. <b>20</b>. According to FIG. 20, a read start address and a data size expressed in bytes are put in correspondence to a mail no. In steps S<b>557</b> and S<b>559</b>, a mail no. is detected that has a same value as a current mail read no. R<sub>N</sub>, and a read start address and data size are read out that are correspond to the detected mail no. The read-out address data and size data are respectively set to the file pointer FP and the count value S.</p>
    <p>The CPU <b>142</b> subsequently in step S<b>561</b> determines whether the SDRAM <b>128</b> is accessible to or not. While a time period shutter button <b>158</b> is being pressed, the memory control circuit <b>126</b> receives requests from a plurality of circuits and gets access to the SDRAM <b>128</b> while mediating between these requests. Due to this, in step S<b>561</b> a read request is outputted, together with address data possessed by the file pointer FP, to the memory control circuit <b>126</b>. The memory control circuit <b>126</b>, when processing such a read request, first outputs a permission signal to the CPU <b>142</b> and then reads 1 byte of data out of the SDRAM <b>128</b> according to the address data of the file pointer FP. The read 1-byte data is delivered, following the permission signal, to the CPU <b>142</b>.</p>
    <p>The CPU <b>142</b> in step S<b>561</b> determines YES when a permission signal is sent back from the memory control circuit <b>126</b>, and records subsequently-input 1-byte data onto the memory card <b>148</b>. Thereafter, in steps S<b>565</b> and S<b>567</b> the file pointer FP and count value S are updated. That is, the file pointer HP address data is incremented and the count value S is decremented. In step S<b>569</b> the count value S is compared with 0. If S&gt;0, the process returns to step S<b>561</b>. As a result, the process of steps S<b>561</b>-S<b>569</b> is repeated until all the corresponding data to the current mail read number R<sub>N </sub>has been recorded to the memory card <b>148</b>.</p>
    <p>If count value S become 0, the CPU <b>142</b> determines that the corresponding data to the current mail read number R<sub>N </sub>has been read out, and in step S<b>571</b> decrements the count value m. The count value m is incremented by an instruction list preparation process and decremented by this step.</p>
    <p>The CPU <b>142</b> thereafter in step S<b>573</b> decrements the mail read no. R<sub>N</sub>, and in step S<b>575</b> compares the current mail read no. R<sub>N </sub>with L1. If R<sub>N</sub>L1, the process directly advances to step S<b>579</b>. However, if R<sub>N</sub>&gt;L1, in step S<b>577</b> the mail read no. R<sub>N </sub>is reset and then the process advances to step S<b>579</b>. As a result, the mail read no. R<sub>N </sub>is also updated in a cyclical fashion. In step S<b>579</b>, the count value m is compared with L1. Because the count value m in usual cases does not exceed L1, the CPU <b>142</b> in this step determines NO and then the process returns to step S<b>553</b>. As a result, the process of the steps S<b>553</b>-S<b>579</b> is repeated, whereby the data stored in the SDRAM <b>128</b> header area, thumbnail image area and original image area is sequentially recorded onto the memory card <b>148</b>. On the other hand, when the count value m should exceed L1, YES is determined in step S<b>579</b> and the BG mode process is forcibly ended through an error process of step S<b>581</b>.</p>
    <p>According to this embodiment, the CPU is mounted with multitask OS so that writing to the SDRAM can be implemented simultaneously with recording onto the memory card. This reduces a time of between taking a subject image due to shutter button operation and recording corresponding image data into the memory card. In other words, it is possible to reduce the time interval of shutter button operations during successive shots, i.e. picture-taking interval.</p>
    <p>Also, original compressed data, thumbnail compressed data and header data are cyclically written respectively into the SDRAM original image area, thumbnail image area and header area. If an amount of data not completed of recording exceeds predetermined value, the write process will be suspended. The write process is resumed when a vacant capacity is secured by a record process. Due to this, there is no possibility of causing breakdown in accessing the SDRAM.</p>
    <p>Furthermore, the memory card remaining capacity can be determined based on an amount of data to be obtained by taking one picture. That is, the remaining capacity can be determined without the necessity of actually accessing the memory card. This can reduce the time required to detect a remaining capacity.</p>
    <p>Furthermore, it is possible to skip over such processes as successively-shotable number determination, AF control and AE control that are to be made during half pressing depending upon timing of fully pressing the shutter button. This can reduce a time required to record, onto the memory card, a subject image taken due to full pressing in a present time.</p>
    <p>Incidentally, in this embodiment it is determined from a count value m whether to suspend a write process or not, as will be understood from FIG. <b>26</b>. That is, when the count value m exceeds a predetermined value, the write process is suspended until the BG mode has been ended or until a vertical synchronizing signal has been inputted. Such a determination technique is applicable also to a case of shooting motion images constituted by a plurality of still images.</p>
    <p>Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5153730">US5153730</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1990</td><td class="patent-data-table-td patent-date-value">Oct 6, 1992</td><td class="patent-data-table-td ">Olympus Optical Co., Ltd.</td><td class="patent-data-table-td ">Electronic still camera having two recording stages for recording still-image signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5619260">US5619260</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 18, 1996</td><td class="patent-data-table-td patent-date-value">Apr 8, 1997</td><td class="patent-data-table-td ">Asahi Kogaku Kogyo Kabushiki Kaisha</td><td class="patent-data-table-td ">Still video camera performing white-balance and auto-focus adjustment concurrently</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5754227">US5754227</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 1995</td><td class="patent-data-table-td patent-date-value">May 19, 1998</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Digital electronic camera having an external input/output interface through which the camera is monitored and controlled</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5875280">US5875280</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 1995</td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Recording apparatus having variably settable compression ratio</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5903309">US5903309</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1996</td><td class="patent-data-table-td patent-date-value">May 11, 1999</td><td class="patent-data-table-td ">Flashpoint Technology, Inc.</td><td class="patent-data-table-td ">Method and system for displaying images and associated multimedia types in the interface of a digital camera</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5905528">US5905528</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 14, 1996</td><td class="patent-data-table-td patent-date-value">May 18, 1999</td><td class="patent-data-table-td ">Olympus Optical Co., Ltd.</td><td class="patent-data-table-td ">Apparatus having a moving picture recording mode and a still picture recording mode and which is capable of simultaneously displaying a remaining memory capacity with respect to each of the recording modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5949950">US5949950</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1996</td><td class="patent-data-table-td patent-date-value">Sep 7, 1999</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Apparatus for recording picked up image signal on second memory through first memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6118480">US6118480</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 5, 1997</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">Flashpoint Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for integrating a digital camera user interface across multiple operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0690423A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFUMvQgFohqVJlx4HADHfuT2_jBcA">JPH0690423A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0879687A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGFShieWr5i__YMIcTcLGS30BfU9w">JPH0879687A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH08163478A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG4hxIuiM9xm5fvzTmEr3B5TfDI7A">JPH08163478A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH09181954A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFsYBMTGK8qRFqcPE5C5baiE2AhxA">JPH09181954A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=mxhlBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH09331501A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFsColxIBMWLjC1h9ffwbPgTcJdPA">JPH09331501A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1996026600A1?cl=en">WO1996026600A1</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 1996</td><td class="patent-data-table-td patent-date-value">Aug 29, 1996</td><td class="patent-data-table-td ">Avid Technology Inc</td><td class="patent-data-table-td ">Combined editing system and digital moving picture recording system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1998048572A1?cl=en">WO1998048572A1</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 1998</td><td class="patent-data-table-td patent-date-value">Oct 29, 1998</td><td class="patent-data-table-td ">Casio Computer Co Ltd</td><td class="patent-data-table-td ">Image pick-up method and apparatus using the image pick-up method</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Japanese Office Action dated Nov. 12, 2002.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7081924">US7081924</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 24, 2001</td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td ">Nikon Corporation</td><td class="patent-data-table-td ">Electronic camera with battery capacity detection capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7146052">US7146052</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">Dec 5, 2006</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Image processing apparatus and surveillance camera system utilizing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7319488">US7319488</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 22, 2003</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Fujifilm Corporation</td><td class="patent-data-table-td ">Digital camera in which shooting process mode is changed via the shutter release button</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7519274">US7519274</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2003</td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td ">Divx, Inc.</td><td class="patent-data-table-td ">File format for multiple track digital data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7636117">US7636117</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 16, 2006</td><td class="patent-data-table-td patent-date-value">Dec 22, 2009</td><td class="patent-data-table-td ">Pilz Gmbh &amp; Co. Kg</td><td class="patent-data-table-td ">Image recording device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7952632">US7952632</a></td><td class="patent-data-table-td patent-date-value">Dec 14, 2009</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Pilz Gmbh &amp; Co. Kg</td><td class="patent-data-table-td ">Image recording device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8184714">US8184714</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2008</td><td class="patent-data-table-td patent-date-value">May 22, 2012</td><td class="patent-data-table-td ">Core Logic, Inc.</td><td class="patent-data-table-td ">Digital video codec using small-sized buffer memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8270820">US8270820</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 2001</td><td class="patent-data-table-td patent-date-value">Sep 18, 2012</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Archiving and sharing of multimedia content</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8472792">US8472792</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2005</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Divx, Llc</td><td class="patent-data-table-td ">Multimedia distribution system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8587694">US8587694</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2009</td><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Imaging apparatus, imaging method and computer-readable recording medium storing imaging program which store frame image data such that a thinning rate is higher for older frame image data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8670654">US8670654</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 2011</td><td class="patent-data-table-td patent-date-value">Mar 11, 2014</td><td class="patent-data-table-td ">JVC Kenwood Corporation</td><td class="patent-data-table-td ">Image capturing device and image capturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8731369">US8731369</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2004</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Sonic Ip, Inc.</td><td class="patent-data-table-td ">Multimedia distribution system for multimedia files having subtitle information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8776150">US8776150</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 24, 2007</td><td class="patent-data-table-td patent-date-value">Jul 8, 2014</td><td class="patent-data-table-td ">Zte Corporation</td><td class="patent-data-table-td ">Implementation method and system for a media-on-demand frame-spanning playing mode in a peer-to-peer network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090237527">US20090237527</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2009</td><td class="patent-data-table-td patent-date-value">Sep 24, 2009</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Imaging apparatus, imaging method and computer-readable recording medium storing imaging program recorded</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100223648">US20100223648</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 24, 2007</td><td class="patent-data-table-td patent-date-value">Sep 2, 2010</td><td class="patent-data-table-td ">Hongliang Tian</td><td class="patent-data-table-td ">Implementation Method And System For A Media-On-Demand Frame-Spanning Playing Mode In A Peer-To-Peer Network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102008046988A1?cl=en">DE102008046988A1</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2008</td><td class="patent-data-table-td patent-date-value">Apr 22, 2010</td><td class="patent-data-table-td ">[0X1] Software Und Consulting Gmbh</td><td class="patent-data-table-td ">Reflectometer for characterizing materials or material surfaces, has optical radiation source, where material and/or material surface samples that are rotated around rotational axis to detect optical radiation resulting for rotation angles</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102011003392A1?cl=en">DE102011003392A1</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 2011</td><td class="patent-data-table-td patent-date-value">Aug 2, 2012</td><td class="patent-data-table-td ">Fraunhofer-Gesellschaft zur Frderung der angewandten Forschung e.V.</td><td class="patent-data-table-td ">Videoaufnahmesystem und Verfahren zur Videoaufnahme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2008136572A1?cl=en">WO2008136572A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 2008</td><td class="patent-data-table-td patent-date-value">Nov 13, 2008</td><td class="patent-data-table-td ">Core Logic Inc</td><td class="patent-data-table-td ">Digital video codec using small-sized buffer memory</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386S228000">386/228</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348S231990">348/231.99</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386SE09013">386/E09.013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386SE05067">386/E05.067</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386S241000">386/241</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386S355000">386/355</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386S328000">386/328</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc386/defs386.htm&usg=AFQjCNHoCRy3A8wUXs-nnWGWsV5S8kt9nQ#C386S344000">386/344</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0005907000">H04N5/907</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0009804000">H04N9/804</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0001210000">H04N1/21</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N1/2112">H04N1/2112</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N9/8042">H04N9/8042</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N1/2158">H04N1/2158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N5/907">H04N5/907</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N2101/00">H04N2101/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N1/212">H04N1/212</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mxhlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N1/2141">H04N1/2141</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H04N1/21B3F2</span>, <span class="nested-value">H04N1/21B3C</span>, <span class="nested-value">H04N1/21B7</span>, <span class="nested-value">H04N5/907</span>, <span class="nested-value">H04N1/21B3</span>, <span class="nested-value">H04N9/804B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Apr 3, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">XACTI CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE INCORRECT PATENT NUMBER 13/446,454, AND REPLACEWITH 13/466,454 PREVIOUSLY RECORDED ON REEL 032467 FRAME 0095. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:032601/0646</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140305</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 18, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">XACTI CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:032467/0095</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140305</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 27, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-17 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 9, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091112</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 27, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 7, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SANYO ELECTRIC CO., LTD., JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KAKU, JUNYA;REEL/FRAME:010555/0136</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000131</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2kEgWjgQz184ONioYkM4E_hu_p7g\u0026id=mxhlBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1LzhBRYlgLBUM0biR9zMVAUHHttQ\u0026id=mxhlBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1-wAntvCfJKPDHmiCp5awQ7q9uCg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Motion_image_recording_apparatus_and_dig.pdf?id=mxhlBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2mbrjxmk0SYSg38KCzmN7wdWHZTg"},"sample_url":"http://www.google.com/patents/reader?id=mxhlBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>