{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748815222588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748815222588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 03:30:22 2025 " "Processing started: Mon Jun 02 03:30:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748815222588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815222588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_project -c mini_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_project -c mini_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815222589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748815223058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748815223058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_decoder.v(55) " "Verilog HDL warning at main_decoder.v(55): extended using \"x\" or \"z\"" {  } { { "main_decoder.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/main_decoder.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(35) " "Verilog HDL warning at data_memory.v(35): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_memory.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.v(16) " "Verilog HDL information at data_memory.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "data_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_memory.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(63) " "Verilog HDL warning at data_memory.v(63): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_memory.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.v(39) " "Verilog HDL information at data_memory.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "data_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_memory.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_unit.v(25) " "Verilog HDL warning at alu_unit.v(25): extended using \"x\" or \"z\"" {  } { { "alu_unit.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/alu_unit.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "alu_unit.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/alu_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.v(27) " "Verilog HDL warning at sign_extend.v(27): extended using \"x\" or \"z\"" {  } { { "sign_extend.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/sign_extend.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_path.v(52) " "Verilog HDL warning at data_path.v(52): extended using \"x\" or \"z\"" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_path.v(115) " "Verilog HDL warning at data_path.v(115): extended using \"x\" or \"z\"" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_path.v(119) " "Verilog HDL warning at data_path.v(119): extended using \"x\" or \"z\"" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_path.v(149) " "Verilog HDL warning at data_path.v(149): extended using \"x\" or \"z\"" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748815232508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_cpu " "Found entity 1: RISC_cpu" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sub " "Found entity 1: fp_sub" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul " "Found entity 1: fp_mul" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_div " "Found entity 1: fp_div" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_off.v 1 1 " "Found 1 design units, including 1 entities, in source file round_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 round_off " "Found entity 1: round_off" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fp_register_file.v(23) " "Verilog HDL information at fp_register_file.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "fp_register_file.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_register_file.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_register_file " "Found entity 1: fp_register_file" {  } { { "fp_register_file.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_data_path " "Found entity 1: fp_data_path" {  } { { "fp_data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_main " "Found entity 1: fp_main" {  } { { "fp_main.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "output_files/test_bench.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/output_files/test_bench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232534 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pl_reg_fd.v(36) " "Verilog HDL information at pl_reg_fd.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "pl_reg_fd.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_fd.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "pl_reg_fd.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_fd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_reg_de.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_reg_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_de " "Found entity 1: pl_reg_de" {  } { { "pl_reg_de.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232538 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pl_reg_em.v(37) " "Verilog HDL information at pl_reg_em.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "pl_reg_em.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_em.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_reg_em.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_reg_em.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_em " "Found entity 1: pl_reg_em" {  } { { "pl_reg_em.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_em.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pl_reg_mw.v(32) " "Verilog HDL information at pl_reg_mw.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "pl_reg_mw.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_mw.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_mw " "Found entity 1: pl_reg_mw" {  } { { "pl_reg_mw.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/pl_reg_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_hazards.v(19) " "Verilog HDL information at data_hazards.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "data_hazards.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_hazards.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748815232542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file data_hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_hazards " "Found entity 1: data_hazards" {  } { { "data_hazards.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_hazards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction " "Found entity 1: branch_prediction" {  } { { "branch_prediction.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/branch_prediction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815232544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_w data_path.v(146) " "Verilog HDL Implicit Net warning at data_path.v(146): created implicit net for \"read_data_w\"" {  } { { "data_path.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_write CPU.v(17) " "Verilog HDL Implicit Net warning at CPU.v(17): created implicit net for \"Mem_write\"" {  } { { "CPU.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/CPU.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_cpu " "Elaborating entity \"RISC_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748815232597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_cpu.v(26) " "Verilog HDL assignment warning at RISC_cpu.v(26): truncated value with size 32 to match size of target (1)" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232599 "|RISC_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu1\"" {  } { { "RISC_cpu.v" "cpu1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU:cpu1\|control_unit:c1 " "Elaborating entity \"control_unit\" for hierarchy \"CPU:cpu1\|control_unit:c1\"" {  } { { "CPU.v" "c1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/CPU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder CPU:cpu1\|control_unit:c1\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"CPU:cpu1\|control_unit:c1\|main_decoder:md\"" {  } { { "control_unit.v" "md" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/control_unit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232622 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_src main_decoder.v(12) " "Output port \"PC_src\" at main_decoder.v(12) has no driver" {  } { { "main_decoder.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/main_decoder.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748815232623 "|RISC_cpu|CPU:cpu1|control_unit:c1|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder CPU:cpu1\|control_unit:c1\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"CPU:cpu1\|control_unit:c1\|alu_decoder:ad\"" {  } { { "control_unit.v" "ad" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/control_unit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path CPU:cpu1\|data_path:d1 " "Elaborating entity \"data_path\" for hierarchy \"CPU:cpu1\|data_path:d1\"" {  } { { "CPU.v" "d1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_hazards CPU:cpu1\|data_path:d1\|data_hazards:d1 " "Elaborating entity \"data_hazards\" for hierarchy \"CPU:cpu1\|data_path:d1\|data_hazards:d1\"" {  } { { "data_path.v" "d1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu1\|data_path:d1\|mux4:PC_mux " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu1\|data_path:d1\|mux4:PC_mux\"" {  } { { "data_path.v" "PC_mux" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff CPU:cpu1\|data_path:d1\|reset_ff:f1 " "Elaborating entity \"reset_ff\" for hierarchy \"CPU:cpu1\|data_path:d1\|reset_ff:f1\"" {  } { { "data_path.v" "f1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:cpu1\|data_path:d1\|adder:adder_4 " "Elaborating entity \"adder\" for hierarchy \"CPU:cpu1\|data_path:d1\|adder:adder_4\"" {  } { { "data_path.v" "adder_4" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_fd CPU:cpu1\|data_path:d1\|pl_reg_fd:fd " "Elaborating entity \"pl_reg_fd\" for hierarchy \"CPU:cpu1\|data_path:d1\|pl_reg_fd:fd\"" {  } { { "data_path.v" "fd" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu1\|data_path:d1\|register_file:a1 " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu1\|data_path:d1\|register_file:a1\"" {  } { { "data_path.v" "a1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend CPU:cpu1\|data_path:d1\|sign_extend:i1 " "Elaborating entity \"sign_extend\" for hierarchy \"CPU:cpu1\|data_path:d1\|sign_extend:i1\"" {  } { { "data_path.v" "i1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_prediction CPU:cpu1\|data_path:d1\|branch_prediction:bp1 " "Elaborating entity \"branch_prediction\" for hierarchy \"CPU:cpu1\|data_path:d1\|branch_prediction:bp1\"" {  } { { "data_path.v" "bp1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_de CPU:cpu1\|data_path:d1\|pl_reg_de:de " "Elaborating entity \"pl_reg_de\" for hierarchy \"CPU:cpu1\|data_path:d1\|pl_reg_de:de\"" {  } { { "data_path.v" "de" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_main CPU:cpu1\|data_path:d1\|fp_main:fp1 " "Elaborating entity \"fp_main\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\"" {  } { { "data_path.v" "fp1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_data_path CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10 " "Elaborating entity \"fp_data_path\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\"" {  } { { "fp_main.v" "a10" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_register_file CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_register_file:a1 " "Elaborating entity \"fp_register_file\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_register_file:a1\"" {  } { { "fp_data_path.v" "a1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232653 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "reg_file fp_register_file.v(14) " "Verilog HDL warning at fp_register_file.v(14): initial value for variable reg_file should be constant" {  } { { "fp_register_file.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_register_file.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1748815232662 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_register_file:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2 " "Elaborating entity \"fp_add\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\"" {  } { { "fp_data_path.v" "a2" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_add.v(139) " "Verilog HDL assignment warning at fp_add.v(139): truncated value with size 32 to match size of target (8)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_s fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"z_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_m fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"z_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_diff fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"sign_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "presum fp_add.v(21) " "Verilog HDL Always Construct warning at fp_add.v(21): inferring latch(es) for variable \"presum\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[0\] fp_add.v(21) " "Inferred latch for \"z_m\[0\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232666 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[1\] fp_add.v(21) " "Inferred latch for \"z_m\[1\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[2\] fp_add.v(21) " "Inferred latch for \"z_m\[2\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[3\] fp_add.v(21) " "Inferred latch for \"z_m\[3\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[4\] fp_add.v(21) " "Inferred latch for \"z_m\[4\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[5\] fp_add.v(21) " "Inferred latch for \"z_m\[5\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[6\] fp_add.v(21) " "Inferred latch for \"z_m\[6\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[7\] fp_add.v(21) " "Inferred latch for \"z_m\[7\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[8\] fp_add.v(21) " "Inferred latch for \"z_m\[8\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[9\] fp_add.v(21) " "Inferred latch for \"z_m\[9\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[10\] fp_add.v(21) " "Inferred latch for \"z_m\[10\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[11\] fp_add.v(21) " "Inferred latch for \"z_m\[11\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[12\] fp_add.v(21) " "Inferred latch for \"z_m\[12\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[13\] fp_add.v(21) " "Inferred latch for \"z_m\[13\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[14\] fp_add.v(21) " "Inferred latch for \"z_m\[14\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[15\] fp_add.v(21) " "Inferred latch for \"z_m\[15\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[16\] fp_add.v(21) " "Inferred latch for \"z_m\[16\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[17\] fp_add.v(21) " "Inferred latch for \"z_m\[17\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[18\] fp_add.v(21) " "Inferred latch for \"z_m\[18\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[19\] fp_add.v(21) " "Inferred latch for \"z_m\[19\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[20\] fp_add.v(21) " "Inferred latch for \"z_m\[20\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[21\] fp_add.v(21) " "Inferred latch for \"z_m\[21\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[22\] fp_add.v(21) " "Inferred latch for \"z_m\[22\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[23\] fp_add.v(21) " "Inferred latch for \"z_m\[23\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232667 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[24\] fp_add.v(21) " "Inferred latch for \"z_m\[24\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[25\] fp_add.v(21) " "Inferred latch for \"z_m\[25\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[26\] fp_add.v(21) " "Inferred latch for \"z_m\[26\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[0\] fp_add.v(21) " "Inferred latch for \"z_e\[0\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[1\] fp_add.v(21) " "Inferred latch for \"z_e\[1\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[2\] fp_add.v(21) " "Inferred latch for \"z_e\[2\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[3\] fp_add.v(21) " "Inferred latch for \"z_e\[3\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[4\] fp_add.v(21) " "Inferred latch for \"z_e\[4\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[5\] fp_add.v(21) " "Inferred latch for \"z_e\[5\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[6\] fp_add.v(21) " "Inferred latch for \"z_e\[6\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[7\] fp_add.v(21) " "Inferred latch for \"z_e\[7\]\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_s fp_add.v(21) " "Inferred latch for \"z_s\" at fp_add.v(21)" {  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232668 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_add:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sub CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3 " "Elaborating entity \"fp_sub\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\"" {  } { { "fp_data_path.v" "a3" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232669 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "float_ctrl fp_sub.v(20) " "Verilog HDL Always Construct warning at fp_sub.v(20): variable \"float_ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct_7 fp_sub.v(20) " "Verilog HDL Always Construct warning at fp_sub.v(20): variable \"funct_7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_sub.v(127) " "Verilog HDL assignment warning at fp_sub.v(127): truncated value with size 32 to match size of target (8)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z_m fp_sub.v(133) " "Verilog HDL Always Construct warning at fp_sub.v(133): variable \"z_m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z_m fp_sub.v(136) " "Verilog HDL Always Construct warning at fp_sub.v(136): variable \"z_m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_sub.v(140) " "Verilog HDL assignment warning at fp_sub.v(140): truncated value with size 32 to match size of target (8)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z_m fp_sub.v(141) " "Verilog HDL Always Construct warning at fp_sub.v(141): variable \"z_m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_s fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"z_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_m fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"z_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_diff fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"sign_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "presum fp_sub.v(15) " "Verilog HDL Always Construct warning at fp_sub.v(15): inferring latch(es) for variable \"presum\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[0\] fp_sub.v(20) " "Inferred latch for \"z_m\[0\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232672 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[1\] fp_sub.v(20) " "Inferred latch for \"z_m\[1\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[2\] fp_sub.v(20) " "Inferred latch for \"z_m\[2\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[3\] fp_sub.v(20) " "Inferred latch for \"z_m\[3\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[4\] fp_sub.v(20) " "Inferred latch for \"z_m\[4\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[5\] fp_sub.v(20) " "Inferred latch for \"z_m\[5\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[6\] fp_sub.v(20) " "Inferred latch for \"z_m\[6\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[7\] fp_sub.v(20) " "Inferred latch for \"z_m\[7\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[8\] fp_sub.v(20) " "Inferred latch for \"z_m\[8\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[9\] fp_sub.v(20) " "Inferred latch for \"z_m\[9\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[10\] fp_sub.v(20) " "Inferred latch for \"z_m\[10\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[11\] fp_sub.v(20) " "Inferred latch for \"z_m\[11\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[12\] fp_sub.v(20) " "Inferred latch for \"z_m\[12\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[13\] fp_sub.v(20) " "Inferred latch for \"z_m\[13\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[14\] fp_sub.v(20) " "Inferred latch for \"z_m\[14\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[15\] fp_sub.v(20) " "Inferred latch for \"z_m\[15\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[16\] fp_sub.v(20) " "Inferred latch for \"z_m\[16\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[17\] fp_sub.v(20) " "Inferred latch for \"z_m\[17\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[18\] fp_sub.v(20) " "Inferred latch for \"z_m\[18\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[19\] fp_sub.v(20) " "Inferred latch for \"z_m\[19\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[20\] fp_sub.v(20) " "Inferred latch for \"z_m\[20\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[21\] fp_sub.v(20) " "Inferred latch for \"z_m\[21\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[22\] fp_sub.v(20) " "Inferred latch for \"z_m\[22\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[23\] fp_sub.v(20) " "Inferred latch for \"z_m\[23\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[24\] fp_sub.v(20) " "Inferred latch for \"z_m\[24\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[25\] fp_sub.v(20) " "Inferred latch for \"z_m\[25\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[26\] fp_sub.v(20) " "Inferred latch for \"z_m\[26\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[0\] fp_sub.v(20) " "Inferred latch for \"z_e\[0\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[1\] fp_sub.v(20) " "Inferred latch for \"z_e\[1\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[2\] fp_sub.v(20) " "Inferred latch for \"z_e\[2\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[3\] fp_sub.v(20) " "Inferred latch for \"z_e\[3\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232673 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[4\] fp_sub.v(20) " "Inferred latch for \"z_e\[4\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232674 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[5\] fp_sub.v(20) " "Inferred latch for \"z_e\[5\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232674 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[6\] fp_sub.v(20) " "Inferred latch for \"z_e\[6\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232674 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[7\] fp_sub.v(20) " "Inferred latch for \"z_e\[7\]\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232674 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_s fp_sub.v(20) " "Inferred latch for \"z_s\" at fp_sub.v(20)" {  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232674 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_sub:a3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mul CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4 " "Elaborating entity \"fp_mul\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\"" {  } { { "fp_data_path.v" "a4" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232675 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "float_ctrl fp_mul.v(31) " "Verilog HDL Always Construct warning at fp_mul.v(31): variable \"float_ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct_7 fp_mul.v(31) " "Verilog HDL Always Construct warning at fp_mul.v(31): variable \"funct_7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_mul.v(118) " "Verilog HDL assignment warning at fp_mul.v(118): truncated value with size 32 to match size of target (8)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_mul.v(165) " "Verilog HDL assignment warning at fp_mul.v(165): truncated value with size 32 to match size of target (8)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_mul.v(173) " "Verilog HDL assignment warning at fp_mul.v(173): truncated value with size 32 to match size of target (8)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product_mid fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"product_mid\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"product\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232676 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_s fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"c_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_e fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"c_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_m fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"c_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_s fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"z_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_m fp_mul.v(23) " "Verilog HDL Always Construct warning at fp_mul.v(23): inferring latch(es) for variable \"z_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[0\] fp_mul.v(31) " "Inferred latch for \"c_m\[0\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[1\] fp_mul.v(31) " "Inferred latch for \"c_m\[1\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[2\] fp_mul.v(31) " "Inferred latch for \"c_m\[2\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[3\] fp_mul.v(31) " "Inferred latch for \"c_m\[3\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[4\] fp_mul.v(31) " "Inferred latch for \"c_m\[4\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[5\] fp_mul.v(31) " "Inferred latch for \"c_m\[5\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[6\] fp_mul.v(31) " "Inferred latch for \"c_m\[6\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[7\] fp_mul.v(31) " "Inferred latch for \"c_m\[7\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[8\] fp_mul.v(31) " "Inferred latch for \"c_m\[8\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[9\] fp_mul.v(31) " "Inferred latch for \"c_m\[9\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232677 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[10\] fp_mul.v(31) " "Inferred latch for \"c_m\[10\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[11\] fp_mul.v(31) " "Inferred latch for \"c_m\[11\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[12\] fp_mul.v(31) " "Inferred latch for \"c_m\[12\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[13\] fp_mul.v(31) " "Inferred latch for \"c_m\[13\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[14\] fp_mul.v(31) " "Inferred latch for \"c_m\[14\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[15\] fp_mul.v(31) " "Inferred latch for \"c_m\[15\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[16\] fp_mul.v(31) " "Inferred latch for \"c_m\[16\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[17\] fp_mul.v(31) " "Inferred latch for \"c_m\[17\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[18\] fp_mul.v(31) " "Inferred latch for \"c_m\[18\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[19\] fp_mul.v(31) " "Inferred latch for \"c_m\[19\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[20\] fp_mul.v(31) " "Inferred latch for \"c_m\[20\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[21\] fp_mul.v(31) " "Inferred latch for \"c_m\[21\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[22\] fp_mul.v(31) " "Inferred latch for \"c_m\[22\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[23\] fp_mul.v(31) " "Inferred latch for \"c_m\[23\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[24\] fp_mul.v(31) " "Inferred latch for \"c_m\[24\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[25\] fp_mul.v(31) " "Inferred latch for \"c_m\[25\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[26\] fp_mul.v(31) " "Inferred latch for \"c_m\[26\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[0\] fp_mul.v(31) " "Inferred latch for \"c_e\[0\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[1\] fp_mul.v(31) " "Inferred latch for \"c_e\[1\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[2\] fp_mul.v(31) " "Inferred latch for \"c_e\[2\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[3\] fp_mul.v(31) " "Inferred latch for \"c_e\[3\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[4\] fp_mul.v(31) " "Inferred latch for \"c_e\[4\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[5\] fp_mul.v(31) " "Inferred latch for \"c_e\[5\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[6\] fp_mul.v(31) " "Inferred latch for \"c_e\[6\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[7\] fp_mul.v(31) " "Inferred latch for \"c_e\[7\]\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_s fp_mul.v(31) " "Inferred latch for \"c_s\" at fp_mul.v(31)" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232678 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_mul:a4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5 " "Elaborating entity \"fp_div\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\"" {  } { { "fp_data_path.v" "a5" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_check fp_div.v(22) " "Verilog HDL or VHDL warning at fp_div.v(22): object \"c_check\" assigned a value but never read" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_div.v(155) " "Verilog HDL assignment warning at fp_div.v(155): truncated value with size 32 to match size of target (6)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fp_div.v(177) " "Verilog HDL assignment warning at fp_div.v(177): truncated value with size 32 to match size of target (9)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_div.v(174) " "Verilog HDL assignment warning at fp_div.v(174): truncated value with size 32 to match size of target (6)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fp_div.v(182) " "Verilog HDL assignment warning at fp_div.v(182): truncated value with size 9 to match size of target (8)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_s fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"c_s\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_e fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"c_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_m fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"c_m\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "quotient fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"quotient\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232694 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dividend fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"dividend\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divisor fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "quotient_1 fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"quotient_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_e fp_div.v(34) " "Verilog HDL Always Construct warning at fp_div.v(34): inferring latch(es) for variable \"f_e\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[0\] fp_div.v(34) " "Inferred latch for \"f_e\[0\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[1\] fp_div.v(34) " "Inferred latch for \"f_e\[1\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[2\] fp_div.v(34) " "Inferred latch for \"f_e\[2\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[3\] fp_div.v(34) " "Inferred latch for \"f_e\[3\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[4\] fp_div.v(34) " "Inferred latch for \"f_e\[4\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[5\] fp_div.v(34) " "Inferred latch for \"f_e\[5\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[6\] fp_div.v(34) " "Inferred latch for \"f_e\[6\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[7\] fp_div.v(34) " "Inferred latch for \"f_e\[7\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_e\[8\] fp_div.v(34) " "Inferred latch for \"f_e\[8\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[0\] fp_div.v(34) " "Inferred latch for \"c_m\[0\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[1\] fp_div.v(34) " "Inferred latch for \"c_m\[1\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[2\] fp_div.v(34) " "Inferred latch for \"c_m\[2\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[3\] fp_div.v(34) " "Inferred latch for \"c_m\[3\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[4\] fp_div.v(34) " "Inferred latch for \"c_m\[4\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[5\] fp_div.v(34) " "Inferred latch for \"c_m\[5\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[6\] fp_div.v(34) " "Inferred latch for \"c_m\[6\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[7\] fp_div.v(34) " "Inferred latch for \"c_m\[7\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[8\] fp_div.v(34) " "Inferred latch for \"c_m\[8\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232695 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[9\] fp_div.v(34) " "Inferred latch for \"c_m\[9\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[10\] fp_div.v(34) " "Inferred latch for \"c_m\[10\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[11\] fp_div.v(34) " "Inferred latch for \"c_m\[11\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[12\] fp_div.v(34) " "Inferred latch for \"c_m\[12\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[13\] fp_div.v(34) " "Inferred latch for \"c_m\[13\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[14\] fp_div.v(34) " "Inferred latch for \"c_m\[14\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[15\] fp_div.v(34) " "Inferred latch for \"c_m\[15\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[16\] fp_div.v(34) " "Inferred latch for \"c_m\[16\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[17\] fp_div.v(34) " "Inferred latch for \"c_m\[17\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[18\] fp_div.v(34) " "Inferred latch for \"c_m\[18\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[19\] fp_div.v(34) " "Inferred latch for \"c_m\[19\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[20\] fp_div.v(34) " "Inferred latch for \"c_m\[20\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[21\] fp_div.v(34) " "Inferred latch for \"c_m\[21\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[22\] fp_div.v(34) " "Inferred latch for \"c_m\[22\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[23\] fp_div.v(34) " "Inferred latch for \"c_m\[23\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[24\] fp_div.v(34) " "Inferred latch for \"c_m\[24\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[25\] fp_div.v(34) " "Inferred latch for \"c_m\[25\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_m\[26\] fp_div.v(34) " "Inferred latch for \"c_m\[26\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[0\] fp_div.v(34) " "Inferred latch for \"c_e\[0\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[1\] fp_div.v(34) " "Inferred latch for \"c_e\[1\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[2\] fp_div.v(34) " "Inferred latch for \"c_e\[2\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[3\] fp_div.v(34) " "Inferred latch for \"c_e\[3\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[4\] fp_div.v(34) " "Inferred latch for \"c_e\[4\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[5\] fp_div.v(34) " "Inferred latch for \"c_e\[5\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[6\] fp_div.v(34) " "Inferred latch for \"c_e\[6\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_e\[7\] fp_div.v(34) " "Inferred latch for \"c_e\[7\]\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_s fp_div.v(34) " "Inferred latch for \"c_s\" at fp_div.v(34)" {  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232696 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|fp_div:a5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a6 " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a6\"" {  } { { "fp_data_path.v" "a6" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a7 " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a7\"" {  } { { "fp_data_path.v" "a7" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a8 " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|mux4:a8\"" {  } { { "fp_data_path.v" "a8" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round_off CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|round_off:a9 " "Elaborating entity \"round_off\" for hierarchy \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|round_off:a9\"" {  } { { "fp_data_path.v" "a9" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_data_path.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232702 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode round_off.v(21) " "Verilog HDL Always Construct warning at round_off.v(21): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 23 round_off.v(33) " "Verilog HDL assignment warning at round_off.v(33): truncated value with size 27 to match size of target (23)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 23 round_off.v(68) " "Verilog HDL assignment warning at round_off.v(68): truncated value with size 27 to match size of target (23)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 23 round_off.v(69) " "Verilog HDL assignment warning at round_off.v(69): truncated value with size 27 to match size of target (23)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "round_off.v(21) " "Verilog HDL Case Statement warning at round_off.v(21): incomplete case statement has no default case item" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_m round_off.v(14) " "Verilog HDL Always Construct warning at round_off.v(14): inferring latch(es) for variable \"result_m\", which holds its previous value in one or more paths through the always construct" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] round_off.v(62) " "Inferred latch for \"Result\[0\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] round_off.v(62) " "Inferred latch for \"Result\[1\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] round_off.v(62) " "Inferred latch for \"Result\[2\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] round_off.v(62) " "Inferred latch for \"Result\[3\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] round_off.v(62) " "Inferred latch for \"Result\[4\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] round_off.v(62) " "Inferred latch for \"Result\[5\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232703 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] round_off.v(62) " "Inferred latch for \"Result\[6\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] round_off.v(62) " "Inferred latch for \"Result\[7\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] round_off.v(62) " "Inferred latch for \"Result\[8\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] round_off.v(62) " "Inferred latch for \"Result\[9\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] round_off.v(62) " "Inferred latch for \"Result\[10\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] round_off.v(62) " "Inferred latch for \"Result\[11\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] round_off.v(62) " "Inferred latch for \"Result\[12\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] round_off.v(62) " "Inferred latch for \"Result\[13\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] round_off.v(62) " "Inferred latch for \"Result\[14\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] round_off.v(62) " "Inferred latch for \"Result\[15\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] round_off.v(62) " "Inferred latch for \"Result\[16\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] round_off.v(62) " "Inferred latch for \"Result\[17\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] round_off.v(62) " "Inferred latch for \"Result\[18\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] round_off.v(62) " "Inferred latch for \"Result\[19\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] round_off.v(62) " "Inferred latch for \"Result\[20\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] round_off.v(62) " "Inferred latch for \"Result\[21\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] round_off.v(62) " "Inferred latch for \"Result\[22\]\" at round_off.v(62)" {  } { { "round_off.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/round_off.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815232705 "|RISC_cpu|CPU:cpu1|data_path:d1|fp_main:fp1|fp_data_path:a10|round_off:a9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:cpu1\|data_path:d1\|mux2:b " "Elaborating entity \"mux2\" for hierarchy \"CPU:cpu1\|data_path:d1\|mux2:b\"" {  } { { "data_path.v" "b" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit CPU:cpu1\|data_path:d1\|alu_unit:u1 " "Elaborating entity \"alu_unit\" for hierarchy \"CPU:cpu1\|data_path:d1\|alu_unit:u1\"" {  } { { "data_path.v" "u1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_em CPU:cpu1\|data_path:d1\|pl_reg_em:em " "Elaborating entity \"pl_reg_em\" for hierarchy \"CPU:cpu1\|data_path:d1\|pl_reg_em:em\"" {  } { { "data_path.v" "em" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_mw CPU:cpu1\|data_path:d1\|pl_reg_mw:mw " "Elaborating entity \"pl_reg_mw\" for hierarchy \"CPU:cpu1\|data_path:d1\|pl_reg_mw:mw\"" {  } { { "data_path.v" "mw" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 CPU:cpu1\|data_path:d1\|mux8:m2 " "Elaborating entity \"mux8\" for hierarchy \"CPU:cpu1\|data_path:d1\|mux8:m2\"" {  } { { "data_path.v" "m2" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/data_path.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:ins1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:ins1\"" {  } { { "RISC_cpu.v" "ins1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232725 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "98 0 511 instruction_memory.v(13) " "Verilog HDL warning at instruction_memory.v(13): number of words (98) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "instruction_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/instruction_memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1748815232726 "|RISC_cpu|instruction_memory:ins1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instruction_memory.v(7) " "Net \"instr_ram.data_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748815232726 "|RISC_cpu|instruction_memory:ins1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instruction_memory.v(7) " "Net \"instr_ram.waddr_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748815232726 "|RISC_cpu|instruction_memory:ins1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instruction_memory.v(7) " "Net \"instr_ram.we_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748815232726 "|RISC_cpu|instruction_memory:ins1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data1\"" {  } { { "RISC_cpu.v" "data1" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815232727 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:cpu1\|data_path:d1\|register_file:a1\|reg_file " "RAM logic \"CPU:cpu1\|data_path:d1\|register_file:a1\|reg_file\" is uninferred due to asynchronous read logic" {  } { { "register_file.v" "reg_file" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/register_file.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748815241693 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748815241693 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intel_quartus/sem_6/risc_cpu_fpu/project/db/mini_project.ram0_instruction_memory_1451df1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intel_quartus/sem_6/risc_cpu_fpu/project/db/mini_project.ram0_instruction_memory_1451df1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1748815241706 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|Mult0\"" {  } { { "fp_mul.v" "Mult0" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748815254071 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748815254071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|lpm_mult:Mult0\"" {  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815254109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748815254110 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748815254110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748815254159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815254159 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748815255299 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1748815255368 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1748815255368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255444 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255444 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255444 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255446 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255447 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255448 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255448 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255448 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255448 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255449 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255449 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255449 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255449 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255450 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255450 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255450 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255450 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_s " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255451 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_s " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_s " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_s " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255452 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[1\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255453 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255453 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255453 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[0\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[3\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255454 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[2\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255456 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255456 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255456 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255456 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[4\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255456 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[5\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255457 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[6\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[7\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[8\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[8\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[8\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[8\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255458 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[9\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[9\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[9\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[9\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[10\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[10\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[10\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[10\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255459 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[11\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[11\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[11\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[11\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[12\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[12\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[12\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255460 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[12\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[13\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[13\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[13\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[13\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[14\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[14\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[14\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255461 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[14\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[15\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[15\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[15\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[15\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[16\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[16\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[16\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255462 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[16\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[17\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[17\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[17\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[17\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[18\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[18\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[18\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255463 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[18\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[19\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[19\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[19\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[19\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[20\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255464 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[20\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[20\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[20\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[21\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[21\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[21\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[21\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255465 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[22\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255466 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[22\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[9\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255466 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[22\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255466 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[22\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255466 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[23\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255468 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[23\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255468 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[23\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255468 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[23\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255468 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[24\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255468 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[24\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[24\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[25\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[25\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[25\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[26\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_sub:a3\|z_m\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_sub.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_sub.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[26\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|c_m\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255469 ""}  } { { "fp_mul.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[26\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_add:a2\|z_m\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|reset_ff:f1\|q\[3\]" {  } { { "reset_ff.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/reset_ff.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255470 ""}  } { { "fp_add.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_add.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[26\] " "Latch CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_div:a5\|c_m\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth " "Ports D and ENA on the latch are fed by the same signal CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|always0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748815255470 ""}  } { { "fp_div.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_div.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748815255470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[0\] GND " "Pin \"read_data_m\[0\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[1\] GND " "Pin \"read_data_m\[1\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[2\] GND " "Pin \"read_data_m\[2\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[3\] GND " "Pin \"read_data_m\[3\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[4\] GND " "Pin \"read_data_m\[4\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[5\] GND " "Pin \"read_data_m\[5\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[6\] GND " "Pin \"read_data_m\[6\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[7\] GND " "Pin \"read_data_m\[7\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[8\] GND " "Pin \"read_data_m\[8\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[9\] GND " "Pin \"read_data_m\[9\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[10\] GND " "Pin \"read_data_m\[10\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[11\] GND " "Pin \"read_data_m\[11\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[12\] GND " "Pin \"read_data_m\[12\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[13\] GND " "Pin \"read_data_m\[13\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[14\] GND " "Pin \"read_data_m\[14\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[15\] GND " "Pin \"read_data_m\[15\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[16\] GND " "Pin \"read_data_m\[16\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[17\] GND " "Pin \"read_data_m\[17\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[18\] GND " "Pin \"read_data_m\[18\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[19\] GND " "Pin \"read_data_m\[19\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[20\] GND " "Pin \"read_data_m\[20\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[21\] GND " "Pin \"read_data_m\[21\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[22\] GND " "Pin \"read_data_m\[22\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[23\] GND " "Pin \"read_data_m\[23\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[24\] GND " "Pin \"read_data_m\[24\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[25\] GND " "Pin \"read_data_m\[25\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[26\] GND " "Pin \"read_data_m\[26\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[27\] GND " "Pin \"read_data_m\[27\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[28\] GND " "Pin \"read_data_m\[28\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[29\] GND " "Pin \"read_data_m\[29\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[30\] GND " "Pin \"read_data_m\[30\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_m\[31\] GND " "Pin \"read_data_m\[31\]\" is stuck at GND" {  } { { "RISC_cpu.v" "" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/RISC_cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748815268871 "|RISC_cpu|read_data_m[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748815268871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748815269506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748815288406 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|Add6~0 " "Logic cell \"CPU:cpu1\|data_path:d1\|fp_main:fp1\|fp_data_path:a10\|fp_mul:a4\|Add6~0\"" {  } { { "fp_mul.v" "Add6~0" { Text "D:/intel_quartus/sem_6/risc_cpu_fpu/project/fp_mul.v" 189 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1748815288471 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1748815288471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intel_quartus/sem_6/risc_cpu_fpu/project/output_files/mini_project.map.smsg " "Generated suppressed messages file D:/intel_quartus/sem_6/risc_cpu_fpu/project/output_files/mini_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815288774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748815289329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748815289329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15078 " "Implemented 15078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748815290076 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748815290076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14843 " "Implemented 14843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748815290076 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748815290076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748815290076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 415 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 415 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748815290157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 03:31:30 2025 " "Processing ended: Mon Jun 02 03:31:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748815290157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748815290157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748815290157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748815290157 ""}
