

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1007|     1007|  5.035 us|  5.035 us|  1007|  1007|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |     1005|     1005|         7|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     293|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     293|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_96_p2      |         +|   0|  0|  13|          10|           1|
    |t_1_fu_157_p2          |         +|   0|  0|  13|          10|          10|
    |and_ln27_fu_148_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_90_p2     |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln27_1_fu_135_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln27_fu_129_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln27_fu_144_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 116|          96|          24|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   10|         20|
    |i_fu_48                  |   9|          2|   10|         20|
    |t_fu_44                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |hist_load_reg_196                 |  64|   0|   64|          0|
    |i_fu_48                           |  10|   0|   10|          0|
    |icmp_ln26_reg_187                 |   1|   0|    1|          0|
    |icmp_ln27_1_reg_207               |   1|   0|    1|          0|
    |icmp_ln27_reg_202                 |   1|   0|    1|          0|
    |t_fu_44                           |  10|   0|   10|          0|
    |tmp_3_reg_212                     |   1|   0|    1|          0|
    |icmp_ln26_reg_187                 |  64|  32|    1|          0|
    |icmp_ln27_1_reg_207               |  64|  32|    1|          0|
    |icmp_ln27_reg_202                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 293|  96|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_76_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_76_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_76_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_76_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|grp_fu_76_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_2|  return value|
|hist_address0       |  out|   10|   ap_memory|                           hist|         array|
|hist_ce0            |  out|    1|   ap_memory|                           hist|         array|
|hist_q0             |   in|   64|   ap_memory|                           hist|         array|
|t_out               |  out|   10|      ap_vld|                          t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                          t_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------+--------------+

