{"namespaces":{
  "corebit":{
    "modules":{
      "const":{
        "type":["Record",[
          ["out","Bit"]
        ]],
        "modparams":{"value":"Bool"}
      }
    }
  },
  "coreir":{
    "generators":{
      "const":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"},
        "modules":[
          [
            {"width":["Int",84]},
            {
              "type":["Record",[
                ["out",["Array",84,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",84]}
            }
          ]
        ]
      }
    },
    "typegens":{
      "singleOutType":[
        {"width":"Int"},
        "sparse",
        [
          [{"width":["Int",84]},["Record",[["out",["Array",84,"Bit"]]]]]
        ]
      ]
    }
  },
  "global":{
    "modules":{
      "PE":{
        "type":["Record",[
          ["inst",["Array",84,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]],
          ["O4",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "hcompute_add_stencil":{
        "type":["Record",[
          ["in0_hw_input_b_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_add_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_i2752_i489":{
            "modref":"global.PE"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0214e840000151bc800c0"]}
          },
          "c1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.out_add_stencil","add_i2752_i489.O0"],
          ["c1.out","add_i2752_i489.clk_en"],
          ["self.in0_hw_input_b_global_wrapper_stencil.0","add_i2752_i489.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_i2752_i489.data2"],
          ["c0.out","add_i2752_i489.inst"]
        ]
      },
      "hcompute_hw_input_b_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_b_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_b_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_b_global_wrapper_stencil","self.in0_hw_input_b_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_add_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_add_stencil.0"]
        ]
      }
    }
  }
}
}
