// Seed: 706770550
module module_0;
  wire id_1, id_2;
  wire id_3, id_4, id_5;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = id_3;
  initial begin : LABEL_0
    id_2 <= id_2;
    id_2 = -1;
  end
  uwire id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
  uwire id_7 = 1;
  always @(id_3) if (1 ? id_6 : id_7);
  id_8 :
  assert property (@(1) -1'h0) id_4 = -1;
  uwire id_9 = id_4;
endmodule
