// Seed: 3543893014
module module_0 (
    output tri1 id_0,
    input  wire id_1
);
  parameter id_3 = -1;
  assign module_1.id_4 = 0;
  logic id_4;
  ;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2
    , id_15,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply1 id_13
);
  logic id_16 = -1 > id_4;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
