INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Wed Oct 25 21:07:05 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.13 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 11.4 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.3 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 11.73 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top fpn_top -name=fpn_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_utils.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.69 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.09 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.64 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.83 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.72 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.61 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.91 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.7 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.59 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.75 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.86 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.59 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.59 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.67 seconds. CPU system time: 15.82 seconds. Elapsed time: 86.4 seconds; current allocated memory: 1.489 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.26 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.66 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.25 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fpn_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fpn_top -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fpn_top 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fpn_top -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,339 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,339 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 73,831 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 73,831 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43,675 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 43,675 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43,424 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 43,424 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'TILE_SLICE_WIDTH' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_3x3.cpp:42:21)
INFO: [HLS 214-291] Loop 'KERNEL_GROUP' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_3x3.cpp:50:25)
INFO: [HLS 214-291] Loop 'TILE_SLICE_WIDTH' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_1x1.cpp:27:21)
INFO: [HLS 214-291] Loop 'KERNEL_GROUP' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_1x1.cpp:35:25)
INFO: [HLS 214-186] Unrolling loop 'TILE_SLICE_WIDTH' (./fpn_conv_3x3.cpp:42:21) in function 'fpn_conv_3x3' completely with a factor of 20 (./fpn_conv_3x3.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'KERNEL_GROUP' (./fpn_conv_3x3.cpp:50:25) in function 'fpn_conv_3x3' completely with a factor of 16 (./fpn_conv_3x3.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<2048>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<1024>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<512>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<256>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'TILE_SLICE_WIDTH' (./fpn_conv_1x1.cpp:27:21) in function 'fpn_conv_1x1' completely with a factor of 20 (./fpn_conv_1x1.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'KERNEL_GROUP' (./fpn_conv_1x1.cpp:35:25) in function 'fpn_conv_1x1' completely with a factor of 16 (./fpn_conv_1x1.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<256, 184, 320, 8, 16>(float (*) [23][20], float (*) [184][320], int, int, int)' into 'fpn_tiled_conv_lateral_0(float (*) [184][320], float (*) [256][1][1], float*, float (*) [184][320])' (./fpn_tiled_conv_lateral_0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 184, 320>(float (*) [184][320], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_0(float (*) [184][320], float (*) [256][1][1], float*, float (*) [184][320])' (./fpn_tiled_conv_lateral_0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<512, 92, 160, 4, 8>(float (*) [23][20], float (*) [92][160], int, int, int)' into 'fpn_tiled_conv_lateral_1(float (*) [92][160], float (*) [512][1][1], float*, float (*) [92][160])' (./fpn_tiled_conv_lateral_1.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 92, 160>(float (*) [92][160], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_1(float (*) [92][160], float (*) [512][1][1], float*, float (*) [92][160])' (./fpn_tiled_conv_lateral_1.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<1024, 46, 80, 2, 4>(float (*) [23][20], float (*) [46][80], int, int, int)' into 'fpn_tiled_conv_lateral_2(float (*) [46][80], float (*) [1024][1][1], float*, float (*) [46][80])' (./fpn_tiled_conv_lateral_2.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 46, 80>(float (*) [46][80], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_2(float (*) [46][80], float (*) [1024][1][1], float*, float (*) [46][80])' (./fpn_tiled_conv_lateral_2.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<2048, 23, 40, 1, 2>(float (*) [23][20], float (*) [23][40], int, int, int)' into 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' (./fpn_tiled_conv_lateral_3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 23, 40>(float (*) [23][40], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' (./fpn_tiled_conv_lateral_3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 184, 320, 8, 16>(float (*) [25][22], float (*) [184][320], int, int, int)' into 'fpn_tiled_conv_fpn_0(float (*) [184][320], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_tiled_conv_fpn_0.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 184, 320>(float (*) [184][320], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_0(float (*) [184][320], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_tiled_conv_fpn_0.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 92, 160, 4, 8>(float (*) [25][22], float (*) [92][160], int, int, int)' into 'fpn_tiled_conv_fpn_1(float (*) [92][160], float (*) [256][3][3], float*, float (*) [92][160])' (./fpn_tiled_conv_fpn_1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 92, 160>(float (*) [92][160], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_1(float (*) [92][160], float (*) [256][3][3], float*, float (*) [92][160])' (./fpn_tiled_conv_fpn_1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 46, 80, 2, 4>(float (*) [25][22], float (*) [46][80], int, int, int)' into 'fpn_tiled_conv_fpn_2(float (*) [46][80], float (*) [256][3][3], float*, float (*) [46][80])' (./fpn_tiled_conv_fpn_2.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 46, 80>(float (*) [46][80], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_2(float (*) [46][80], float (*) [256][3][3], float*, float (*) [46][80])' (./fpn_tiled_conv_fpn_2.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 23, 40, 1, 2>(float (*) [25][22], float (*) [23][40], int, int, int)' into 'fpn_tiled_conv_fpn_3(float (*) [23][40], float (*) [256][3][3], float*, float (*) [23][40])' (./fpn_tiled_conv_fpn_3.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 23, 40>(float (*) [23][40], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_3(float (*) [23][40], float (*) [256][3][3], float*, float (*) [23][40])' (./fpn_tiled_conv_fpn_3.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' into 'fpn_top(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [46][80], float (*) [1024][1][1], float*, float (*) [92][160], float (*) [512][1][1], float*, float (*) [184][320], float (*) [256][1][1], float*, float (*) [256][3][3], float*, float (*) [23][40], float (*) [256][3][3], float*, float (*) [46][80], float (*) [256][3][3], float*, float (*) [92][160], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_top.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_0.cpp:26:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_0.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_1.cpp:24:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:27:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_1.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_2.cpp:24:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:27:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_2.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_0.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_0.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:43:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_1.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:36:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_1.cpp:39:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:44:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_2.cpp:31:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:37:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_2.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:45:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_3.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_3.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:43:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf.i': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_3.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:36:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf.i': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_3.cpp:39:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:44:7)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.06 seconds. CPU system time: 2.26 seconds. Elapsed time: 36.94 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.491 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fpn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 8.02 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.07 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 12.93 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.1 seconds; current allocated memory: 1.551 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (./fpn_utils.cpp:143) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:152) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (./fpn_top.cpp:85) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (./fpn_top.cpp:92) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_9' (./fpn_top.cpp:101) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_12' (./fpn_top.cpp:108) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_15' (./fpn_top.cpp:117) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_18' (./fpn_top.cpp:124) in function 'fpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<512>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<2048>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<1024>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<512>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<256>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<2048>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<1024>' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.1' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.2' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.3' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.4' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.5' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.6' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.7' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.8' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.9' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.10' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.11' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.12' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.13' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.14' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.15' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.1.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.2.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.3.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.4.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.5.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.6.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.7.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.8.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.9.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.10.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.11.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.12.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.13.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.14.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.15.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
Command         transform done; 25.32 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<512>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<256>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<2048>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<1024>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_conv_3x3.cpp:39:9) to (./fpn_conv_3x3.cpp:37:17) in function 'fpn_conv_3x3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_conv_1x1.cpp:24:9) to (./fpn_conv_1x1.cpp:22:17) in function 'fpn_conv_1x1'... converting 4 basic blocks.
Command         transform done; 3.43 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 27.15 seconds. CPU system time: 0.33 seconds. Elapsed time: 28.76 seconds; current allocated memory: 1.596 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_3.cpp:63:17) in function 'fpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_3.cpp:59:13) in function 'fpn_top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_3.cpp:52:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_2' (./fpn_top.cpp:84:26) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./fpn_top.cpp:83:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (./fpn_top.cpp:91:26) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (./fpn_top.cpp:90:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_8' (./fpn_top.cpp:100:27) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_7' (./fpn_top.cpp:99:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_11' (./fpn_top.cpp:107:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_10' (./fpn_top.cpp:106:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_14' (./fpn_top.cpp:116:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_13' (./fpn_top.cpp:115:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_17' (./fpn_top.cpp:123:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (./fpn_top.cpp:122:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_2.cpp:57:17) in function 'fpn_tiled_conv_lateral_2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_2.cpp:53:13) in function 'fpn_tiled_conv_lateral_2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_2.cpp:46:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_2.cpp:43:5) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_1.cpp:57:17) in function 'fpn_tiled_conv_lateral_1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_1.cpp:53:13) in function 'fpn_tiled_conv_lateral_1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_1.cpp:46:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_1.cpp:43:5) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_0.cpp:59:17) in function 'fpn_tiled_conv_lateral_0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_0.cpp:55:13) in function 'fpn_tiled_conv_lateral_0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_0.cpp:48:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_0.cpp:45:5) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_3'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_3.cpp:62:17) in function 'fpn_tiled_conv_fpn_3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_3'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_3.cpp:58:13) in function 'fpn_tiled_conv_fpn_3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_3.cpp:51:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_2.cpp:64:17) in function 'fpn_tiled_conv_fpn_2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_2.cpp:60:13) in function 'fpn_tiled_conv_fpn_2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_2.cpp:53:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_2.cpp:50:5) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_1.cpp:63:17) in function 'fpn_tiled_conv_fpn_1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_1.cpp:59:13) in function 'fpn_tiled_conv_fpn_1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_1.cpp:52:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_1.cpp:49:5) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_0.cpp:62:17) in function 'fpn_tiled_conv_fpn_0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_0.cpp:58:13) in function 'fpn_tiled_conv_fpn_0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_0.cpp:51:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_0.cpp:48:5) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (./fpn_utils.cpp:140:13) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:137:9) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:134:5) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>'.
INFO: [XFORM 203-541] Flattening a loop nest 'KERNEL_WIDTH' (./fpn_conv_3x3.cpp:34:13) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'KERNEL_HEIGHT' (./fpn_conv_3x3.cpp:31:9) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_SLICE_DEPTH' (./fpn_conv_3x3.cpp:28:5) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_SLICE_DEPTH' (./fpn_conv_1x1.cpp:13:5) in function 'fpn_conv_1x1'.
Execute           auto_get_db
Command         transform done; 34.8 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33.46 seconds. CPU system time: 0.53 seconds. Elapsed time: 34.8 seconds; current allocated memory: 2.258 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 84.81 sec.
Command     elaborate done; 208.24 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.2 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fpn_top' ...
Execute       ap_set_top_model fpn_top 
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' to 'fpn_load_layer_params_from_DRAM_1x1_256_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<256>' to 'fpn_save_partial_output_tile_block_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' to 'fpn_load_layer_params_from_DRAM_1x1_256_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<512>' to 'fpn_save_partial_output_tile_block_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' to 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<1024>' to 'fpn_save_partial_output_tile_block_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' to 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<2048>' to 'fpn_save_partial_output_tile_block_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_3x3<256, 256>18' to 'fpn_load_layer_params_from_DRAM_3x3_256_256_18'.
Command       ap_set_top_model done; 0.18 sec.
Execute       get_model_list fpn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fpn_top 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_3 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_2 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_1 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_0 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       preproc_iomode -model fpn_conv_3x3 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       preproc_iomode -model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       preproc_iomode -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       preproc_iomode -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model fpn_save_partial_output_tile_block<2048> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       preproc_iomode -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model fpn_top_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_2 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       preproc_iomode -model fpn_save_partial_output_tile_block<1024> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_1 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       preproc_iomode -model fpn_save_partial_output_tile_block<512> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_0 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       preproc_iomode -model fpn_save_partial_output_tile_block<256> 
Execute       preproc_iomode -model fpn_conv_1x1 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       preproc_iomode -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       preproc_iomode -model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       get_model_list fpn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 {fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 256>} fpn_conv_1x1 fpn_save_partial_output_tile_block<256> fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 512>} fpn_save_partial_output_tile_block<512> fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 {fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 1024>} fpn_save_partial_output_tile_block<1024> fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 {fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 2048>} fpn_save_partial_output_tile_block<2048> fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_3x3<256, 256>18} fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_0_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_0_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 256> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 256> 
INFO-FLOW: Configuring Module : fpn_conv_1x1 ...
Execute       set_default_model fpn_conv_1x1 
Execute       apply_spec_resource_limit fpn_conv_1x1 
INFO-FLOW: Configuring Module : fpn_save_partial_output_tile_block<256> ...
Execute       set_default_model fpn_save_partial_output_tile_block<256> 
Execute       apply_spec_resource_limit fpn_save_partial_output_tile_block<256> 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_0 ...
Execute       set_default_model fpn_tiled_conv_lateral_0 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_0 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_1_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_1_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 512> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 512> 
INFO-FLOW: Configuring Module : fpn_save_partial_output_tile_block<512> ...
Execute       set_default_model fpn_save_partial_output_tile_block<512> 
Execute       apply_spec_resource_limit fpn_save_partial_output_tile_block<512> 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_2_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_2_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 1024> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
INFO-FLOW: Configuring Module : fpn_save_partial_output_tile_block<1024> ...
Execute       set_default_model fpn_save_partial_output_tile_block<1024> 
Execute       apply_spec_resource_limit fpn_save_partial_output_tile_block<1024> 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_lateral_2 ...
Execute       set_default_model fpn_tiled_conv_lateral_2 
Execute       apply_spec_resource_limit fpn_tiled_conv_lateral_2 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_1 ...
Execute       set_default_model fpn_top_Pipeline_1 
Execute       apply_spec_resource_limit fpn_top_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_1x1<256, 2048> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
INFO-FLOW: Configuring Module : fpn_save_partial_output_tile_block<2048> ...
Execute       set_default_model fpn_save_partial_output_tile_block<2048> 
Execute       apply_spec_resource_limit fpn_save_partial_output_tile_block<2048> 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
INFO-FLOW: Configuring Module : fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       apply_spec_resource_limit fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_0_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_0_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
INFO-FLOW: Configuring Module : fpn_load_layer_params_from_DRAM_3x3<256, 256>18 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       apply_spec_resource_limit fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
INFO-FLOW: Configuring Module : fpn_conv_3x3 ...
Execute       set_default_model fpn_conv_3x3 
Execute       apply_spec_resource_limit fpn_conv_3x3 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_0 ...
Execute       set_default_model fpn_tiled_conv_fpn_0 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_0 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_1_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_1_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_2_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_2_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_2 ...
Execute       set_default_model fpn_tiled_conv_fpn_2 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_2 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_3_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_3_Pipeline_1 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Configuring Module : fpn_tiled_conv_fpn_3 ...
Execute       set_default_model fpn_tiled_conv_fpn_3 
Execute       apply_spec_resource_limit fpn_tiled_conv_fpn_3 
INFO-FLOW: Configuring Module : fpn_top ...
Execute       set_default_model fpn_top 
Execute       apply_spec_resource_limit fpn_top 
INFO-FLOW: Model list for preprocess: fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 {fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 256>} fpn_conv_1x1 fpn_save_partial_output_tile_block<256> fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 512>} fpn_save_partial_output_tile_block<512> fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 {fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 1024>} fpn_save_partial_output_tile_block<1024> fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 {fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 2048>} fpn_save_partial_output_tile_block<2048> fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_3x3<256, 256>18} fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_0_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 256> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 256> 
INFO-FLOW: Preprocessing Module: fpn_conv_1x1 ...
Execute       set_default_model fpn_conv_1x1 
Execute       cdfg_preprocess -model fpn_conv_1x1 
Command       cdfg_preprocess done; 0.19 sec.
Execute       rtl_gen_preprocess fpn_conv_1x1 
INFO-FLOW: Preprocessing Module: fpn_save_partial_output_tile_block<256> ...
Execute       set_default_model fpn_save_partial_output_tile_block<256> 
Execute       cdfg_preprocess -model fpn_save_partial_output_tile_block<256> 
Command       cdfg_preprocess done; 0.52 sec.
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<256> 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_0 ...
Execute       set_default_model fpn_tiled_conv_lateral_0 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_0 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_1_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 512> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 512> 
INFO-FLOW: Preprocessing Module: fpn_save_partial_output_tile_block<512> ...
Execute       set_default_model fpn_save_partial_output_tile_block<512> 
Execute       cdfg_preprocess -model fpn_save_partial_output_tile_block<512> 
Command       cdfg_preprocess done; 0.39 sec.
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<512> 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_2_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 1024> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
INFO-FLOW: Preprocessing Module: fpn_save_partial_output_tile_block<1024> ...
Execute       set_default_model fpn_save_partial_output_tile_block<1024> 
Execute       cdfg_preprocess -model fpn_save_partial_output_tile_block<1024> 
Command       cdfg_preprocess done; 0.48 sec.
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<1024> 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU ...
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_lateral_2 ...
Execute       set_default_model fpn_tiled_conv_lateral_2 
Execute       cdfg_preprocess -model fpn_tiled_conv_lateral_2 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_1 ...
Execute       set_default_model fpn_top_Pipeline_1 
Execute       cdfg_preprocess -model fpn_top_Pipeline_1 
Execute       rtl_gen_preprocess fpn_top_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_1x1<256, 2048> ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
INFO-FLOW: Preprocessing Module: fpn_save_partial_output_tile_block<2048> ...
Execute       set_default_model fpn_save_partial_output_tile_block<2048> 
Execute       cdfg_preprocess -model fpn_save_partial_output_tile_block<2048> 
Command       cdfg_preprocess done; 0.41 sec.
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<2048> 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
INFO-FLOW: Preprocessing Module: fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 ...
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       cdfg_preprocess -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_0_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: fpn_load_layer_params_from_DRAM_3x3<256, 256>18 ...
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       cdfg_preprocess -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
INFO-FLOW: Preprocessing Module: fpn_conv_3x3 ...
Execute       set_default_model fpn_conv_3x3 
Execute       cdfg_preprocess -model fpn_conv_3x3 
Command       cdfg_preprocess done; 0.22 sec.
Execute       rtl_gen_preprocess fpn_conv_3x3 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_0 ...
Execute       set_default_model fpn_tiled_conv_fpn_0 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_0 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_1_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_2_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_2 ...
Execute       set_default_model fpn_tiled_conv_fpn_2 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_2 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_3_Pipeline_1 ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_1 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU ...
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO-FLOW: Preprocessing Module: fpn_tiled_conv_fpn_3 ...
Execute       set_default_model fpn_tiled_conv_fpn_3 
Execute       cdfg_preprocess -model fpn_tiled_conv_fpn_3 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3 
INFO-FLOW: Preprocessing Module: fpn_top ...
Execute       set_default_model fpn_top 
Execute       cdfg_preprocess -model fpn_top 
Execute       rtl_gen_preprocess fpn_top 
INFO-FLOW: Model list for synthesis: fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 {fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 256>} fpn_conv_1x1 fpn_save_partial_output_tile_block<256> fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 512>} fpn_save_partial_output_tile_block<512> fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 {fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 1024>} fpn_save_partial_output_tile_block<1024> fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 {fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 2048>} fpn_save_partial_output_tile_block<2048> fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_3x3<256, 256>18} fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_lateral_0_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.31 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_0_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       bind -model fpn_tiled_conv_lateral_0_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.bind.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_0_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       schedule -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       bind -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 256>.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.286 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_conv_1x1 
Execute       schedule -model fpn_conv_1x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 22.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.33 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.sched.adb -f 
Command       db_write done; 0.41 sec.
INFO-FLOW: Finish scheduling fpn_conv_1x1.
Execute       set_default_model fpn_conv_1x1 
Execute       bind -model fpn_conv_1x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.6 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.307 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.bind.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish binding fpn_conv_1x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_save_partial_output_tile_block<256> 
Execute       schedule -model fpn_save_partial_output_tile_block<256> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 149.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 148.02 seconds. CPU system time: 0.15 seconds. Elapsed time: 149.78 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.sched.adb -f 
Command       db_write done; 0.45 sec.
INFO-FLOW: Finish scheduling fpn_save_partial_output_tile_block<256>.
Execute       set_default_model fpn_save_partial_output_tile_block<256> 
Execute       bind -model fpn_save_partial_output_tile_block<256> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.bind.adb -f 
Command       db_write done; 0.56 sec.
INFO-FLOW: Finish binding fpn_save_partial_output_tile_block<256>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       schedule -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
Execute       set_default_model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       bind -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_0 
Execute       schedule -model fpn_tiled_conv_lateral_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_0.
Execute       set_default_model fpn_tiled_conv_lateral_0 
Execute       bind -model fpn_tiled_conv_lateral_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.337 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_lateral_1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.23 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_1_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       bind -model fpn_tiled_conv_lateral_1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       schedule -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       bind -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 512>.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.346 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_save_partial_output_tile_block<512> 
Execute       schedule -model fpn_save_partial_output_tile_block<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_16', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 162.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 160.98 seconds. CPU system time: 0.12 seconds. Elapsed time: 162.36 seconds; current allocated memory: 2.377 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.sched.adb -f 
Command       db_write done; 0.54 sec.
INFO-FLOW: Finish scheduling fpn_save_partial_output_tile_block<512>.
Execute       set_default_model fpn_save_partial_output_tile_block<512> 
Execute       bind -model fpn_save_partial_output_tile_block<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.58 seconds; current allocated memory: 2.377 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.bind.adb -f 
Command       db_write done; 0.54 sec.
INFO-FLOW: Finish binding fpn_save_partial_output_tile_block<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       schedule -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.379 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
Execute       set_default_model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       bind -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.380 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_1 
Execute       schedule -model fpn_tiled_conv_lateral_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.383 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_1.
Execute       set_default_model fpn_tiled_conv_lateral_1 
Execute       bind -model fpn_tiled_conv_lateral_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.384 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_lateral_2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_2_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       bind -model fpn_tiled_conv_lateral_2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.bind.adb -f 
Command       db_write done; 0.26 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       schedule -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       bind -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 1024>.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.398 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 1024>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_save_partial_output_tile_block<1024> 
Execute       schedule -model fpn_save_partial_output_tile_block<1024> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 162.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 161.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 162.87 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.sched.adb -f 
Command       db_write done; 1.07 sec.
INFO-FLOW: Finish scheduling fpn_save_partial_output_tile_block<1024>.
Execute       set_default_model fpn_save_partial_output_tile_block<1024> 
Execute       bind -model fpn_save_partial_output_tile_block<1024> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.22 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.bind.adb -f 
Command       db_write done; 0.53 sec.
INFO-FLOW: Finish binding fpn_save_partial_output_tile_block<1024>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       schedule -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
Execute       set_default_model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       bind -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_lateral_2 
Execute       schedule -model fpn_tiled_conv_lateral_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_lateral_2.
Execute       set_default_model fpn_tiled_conv_lateral_2 
Execute       bind -model fpn_tiled_conv_lateral_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.428 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_lateral_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_1 
Execute       schedule -model fpn_top_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling fpn_top_Pipeline_1.
Execute       set_default_model fpn_top_Pipeline_1 
Execute       bind -model fpn_top_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding fpn_top_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       schedule -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_1x1<256, 2048>.
Execute       set_default_model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       bind -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.436 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_1x1<256, 2048>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_save_partial_output_tile_block<2048> 
Execute       schedule -model fpn_save_partial_output_tile_block<2048> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 163.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 162.36 seconds. CPU system time: 0.14 seconds. Elapsed time: 163.95 seconds; current allocated memory: 2.453 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.sched.adb -f 
Command       db_write done; 0.5 sec.
INFO-FLOW: Finish scheduling fpn_save_partial_output_tile_block<2048>.
Execute       set_default_model fpn_save_partial_output_tile_block<2048> 
Execute       bind -model fpn_save_partial_output_tile_block<2048> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 2.455 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.bind.adb -f 
Command       db_write done; 0.51 sec.
INFO-FLOW: Finish binding fpn_save_partial_output_tile_block<2048>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.457 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.458 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.459 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.459 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.1 seconds; current allocated memory: 2.460 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.460 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.460 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.461 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.83 seconds; current allocated memory: 2.461 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.461 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.462 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.462 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       schedule -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 14 seconds; current allocated memory: 2.462 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.
Execute       set_default_model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       bind -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.463 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.bind.adb -f 
INFO-FLOW: Finish binding fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_fpn_0_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_0_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       bind -model fpn_tiled_conv_fpn_0_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.bind.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_0_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       schedule -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       bind -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       schedule -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       bind -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       schedule -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS.
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       bind -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       schedule -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_load_layer_params_from_DRAM_3x3<256, 256>18.
Execute       set_default_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       bind -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.475 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.bind.adb -f 
INFO-FLOW: Finish binding fpn_load_layer_params_from_DRAM_3x3<256, 256>18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_conv_3x3 
Execute       schedule -model fpn_conv_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.81 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 23.94 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.sched.adb -f 
Command       db_write done; 0.36 sec.
INFO-FLOW: Finish scheduling fpn_conv_3x3.
Execute       set_default_model fpn_conv_3x3 
Execute       bind -model fpn_conv_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.bind.adb -f 
Command       db_write done; 0.5 sec.
INFO-FLOW: Finish binding fpn_conv_3x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       schedule -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
Execute       set_default_model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       bind -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_0 
Execute       schedule -model fpn_tiled_conv_fpn_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_0.
Execute       set_default_model fpn_tiled_conv_fpn_0 
Execute       bind -model fpn_tiled_conv_fpn_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.511 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_fpn_1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_1_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       bind -model fpn_tiled_conv_fpn_1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       schedule -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       bind -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       schedule -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
Execute       set_default_model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       bind -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.512 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_1 
Execute       schedule -model fpn_tiled_conv_fpn_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.514 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_1.
Execute       set_default_model fpn_tiled_conv_fpn_1 
Execute       bind -model fpn_tiled_conv_fpn_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.515 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_fpn_2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_2_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       bind -model fpn_tiled_conv_fpn_2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       schedule -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       bind -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       schedule -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
Execute       set_default_model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       bind -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_2 
Execute       schedule -model fpn_tiled_conv_fpn_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_2.
Execute       set_default_model fpn_tiled_conv_fpn_2 
Execute       bind -model fpn_tiled_conv_fpn_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       schedule -model fpn_tiled_conv_fpn_3_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_3_Pipeline_1.
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       bind -model fpn_tiled_conv_fpn_3_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.bind.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_3_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       schedule -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       bind -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       schedule -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
Execute       set_default_model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       bind -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.bind.adb -f 
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_tiled_conv_fpn_3 
Execute       schedule -model fpn_tiled_conv_fpn_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_tiled_conv_fpn_3.
Execute       set_default_model fpn_tiled_conv_fpn_3 
Execute       bind -model fpn_tiled_conv_fpn_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.542 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding fpn_tiled_conv_fpn_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fpn_top 
Execute       schedule -model fpn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.545 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.sched.adb -f 
INFO-FLOW: Finish scheduling fpn_top.
Execute       set_default_model fpn_top 
Execute       bind -model fpn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.546 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.77 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.bind.adb -f 
INFO-FLOW: Finish binding fpn_top.
Execute       get_model_list fpn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 256> 
Execute       rtl_gen_preprocess fpn_conv_1x1 
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<256> 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_0 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 512> 
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<512> 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 1024> 
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<1024> 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       rtl_gen_preprocess fpn_tiled_conv_lateral_2 
Execute       rtl_gen_preprocess fpn_top_Pipeline_1 
Execute       rtl_gen_preprocess fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_1x1<256, 2048> 
Execute       rtl_gen_preprocess fpn_save_partial_output_tile_block<2048> 
Execute       rtl_gen_preprocess fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       rtl_gen_preprocess fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS 
Execute       rtl_gen_preprocess fpn_load_layer_params_from_DRAM_3x3<256, 256>18 
Execute       rtl_gen_preprocess fpn_conv_3x3 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_0 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_2 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       rtl_gen_preprocess fpn_tiled_conv_fpn_3 
Execute       rtl_gen_preprocess fpn_top 
INFO-FLOW: Model list for RTL generation: fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 {fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 256>} fpn_conv_1x1 fpn_save_partial_output_tile_block<256> fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 512>} fpn_save_partial_output_tile_block<512> fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 {fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 1024>} fpn_save_partial_output_tile_block<1024> fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 {fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 2048>} fpn_save_partial_output_tile_block<2048> fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_3x3<256, 256>18} fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_0_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_0_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_1'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.552 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.adb 
Command       db_write done; 0.29 sec.
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_tiled_conv_lateral_0_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.29 seconds; current allocated memory: 2.569 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.adb 
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.572 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.575 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 256> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.579 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 256> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_256_s 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 256> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_256_s 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_256_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_256_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 256> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 256> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 256> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_conv_1x1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_conv_1x1' pipeline 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_conv_1x1' is 88264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_conv_1x1'.
Command       create_rtl_model done; 1.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.620 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_conv_1x1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_conv_1x1 
Execute       gen_rtl fpn_conv_1x1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_conv_1x1 
Command       gen_rtl done; 0.14 sec.
Execute       syn_report -csynth -model fpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_conv_1x1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 6.1 sec.
Execute       syn_report -rtlxml -model fpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_conv_1x1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.68 sec.
Execute       syn_report -verbosereport -model fpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.45 sec.
Execute       db_write -model fpn_conv_1x1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.adb 
Command       db_write done; 3.76 sec.
Execute       db_write -model fpn_conv_1x1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.64 sec.
Execute       gen_tb_info fpn_conv_1x1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_save_partial_output_tile_block<256> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_256_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_256_s' is 10528 from HDL expression: ((icmp_ln170_reg_11168 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_256_s'.
Command       create_rtl_model done; 1.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.74 seconds. CPU system time: 0.25 seconds. Elapsed time: 18.86 seconds; current allocated memory: 2.672 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_save_partial_output_tile_block<256> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_save_partial_output_tile_block_256_s 
Execute       gen_rtl fpn_save_partial_output_tile_block<256> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_save_partial_output_tile_block_256_s 
Execute       syn_report -csynth -model fpn_save_partial_output_tile_block<256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_256_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -rtlxml -model fpn_save_partial_output_tile_block<256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_256_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model fpn_save_partial_output_tile_block<256> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.49 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<256> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.adb 
Command       db_write done; 0.82 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<256> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info fpn_save_partial_output_tile_block<256> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.724 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       gen_rtl fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.adb 
Execute       db_write -model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_0 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_0' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.746 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_0 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_0 
Execute       gen_rtl fpn_tiled_conv_lateral_0 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_0 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.78 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_0_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.44 sec.
Execute       db_write -model fpn_tiled_conv_lateral_0 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model fpn_tiled_conv_lateral_0 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_0 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_1_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_1_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_1'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.9 seconds; current allocated memory: 2.766 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_tiled_conv_lateral_1_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.783 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.adb 
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.793 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.796 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 512> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.799 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 512> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_512_s 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 512> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_512_s 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_512_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_512_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 512> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 512> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 512> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_save_partial_output_tile_block<512> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_512_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_512_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_512_s'.
Command       create_rtl_model done; 1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.807 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_save_partial_output_tile_block<512> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_save_partial_output_tile_block_512_s 
Execute       gen_rtl fpn_save_partial_output_tile_block<512> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_save_partial_output_tile_block_512_s 
Execute       syn_report -csynth -model fpn_save_partial_output_tile_block<512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_512_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model fpn_save_partial_output_tile_block<512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_512_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.19 sec.
Execute       syn_report -verbosereport -model fpn_save_partial_output_tile_block<512> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<512> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.adb 
Command       db_write done; 1.04 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<512> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info fpn_save_partial_output_tile_block<512> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.860 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       gen_rtl fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.adb 
Execute       db_write -model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_1' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.882 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_1 
Execute       gen_rtl fpn_tiled_conv_lateral_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_1 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.86 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.9 sec.
Execute       db_write -model fpn_tiled_conv_lateral_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model fpn_tiled_conv_lateral_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_2_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_2_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_1'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.902 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.adb 
Command       db_write done; 0.34 sec.
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_2_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.921 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.adb 
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.936 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.936 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.936 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 1024> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_1024_s 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 1024> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_1024_s 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_1024_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_1024_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 1024> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 1024> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_save_partial_output_tile_block<1024> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_1024_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_1024_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_1024_s'.
Command       create_rtl_model done; 1.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.944 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_save_partial_output_tile_block<1024> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_save_partial_output_tile_block_1024_s 
Execute       gen_rtl fpn_save_partial_output_tile_block<1024> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_save_partial_output_tile_block_1024_s 
Execute       syn_report -csynth -model fpn_save_partial_output_tile_block<1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_1024_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.45 sec.
Execute       syn_report -rtlxml -model fpn_save_partial_output_tile_block<1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_1024_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model fpn_save_partial_output_tile_block<1024> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<1024> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.adb 
Command       db_write done; 0.75 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<1024> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info fpn_save_partial_output_tile_block<1024> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.996 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       gen_rtl fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.adb 
Execute       db_write -model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_lateral_2 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_3997_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4001_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4005_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4009_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4013_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4017_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4021_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4025_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4029_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4033_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4037_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4041_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4045_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4049_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4053_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4057_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_2' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.97 seconds; current allocated memory: 3.019 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_lateral_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_lateral_2 
Execute       gen_rtl fpn_tiled_conv_lateral_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_lateral_2 
Execute       syn_report -csynth -model fpn_tiled_conv_lateral_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.95 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_lateral_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_lateral_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_lateral_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.06 sec.
Execute       db_write -model fpn_tiled_conv_lateral_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.adb 
Command       db_write done; 0.59 sec.
Execute       db_write -model fpn_tiled_conv_lateral_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_tiled_conv_lateral_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_top_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_1'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.56 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.05 seconds; current allocated memory: 3.041 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_1 
Execute       gen_rtl fpn_top_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_1 
Execute       syn_report -csynth -model fpn_top_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model fpn_top_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.adb 
Command       db_write done; 0.26 sec.
Execute       db_write -model fpn_top_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info fpn_top_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.061 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.061 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.062 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.085 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 2048> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_2048_s 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_1x1<256, 2048> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_1x1_256_2048_s 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_2048_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_1x1_256_2048_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_1x1<256, 2048> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_1x1<256, 2048> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_save_partial_output_tile_block<2048> -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_2048_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_2048_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_2048_s'.
Command       create_rtl_model done; 1.09 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 3.090 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_save_partial_output_tile_block<2048> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_save_partial_output_tile_block_2048_s 
Execute       gen_rtl fpn_save_partial_output_tile_block<2048> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_save_partial_output_tile_block_2048_s 
Execute       syn_report -csynth -model fpn_save_partial_output_tile_block<2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_2048_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model fpn_save_partial_output_tile_block<2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_save_partial_output_tile_block_2048_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model fpn_save_partial_output_tile_block<2048> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<2048> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.adb 
Command       db_write done; 0.66 sec.
Execute       db_write -model fpn_save_partial_output_tile_block<2048> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info fpn_save_partial_output_tile_block<2048> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.93 seconds; current allocated memory: 3.133 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.148 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' pipeline 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.150 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' pipeline 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.153 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' pipeline 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.154 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' pipeline 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.157 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' pipeline 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.159 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       gen_rtl fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
Execute       syn_report -csynth -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.adb 
Execute       db_write -model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_0_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_0_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_1'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.161 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_0_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.adb 
Command       db_write done; 0.33 sec.
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_0_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.45 seconds; current allocated memory: 3.169 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.adb 
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.186 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.186 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x3_256_256_18'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.186 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_load_layer_params_from_DRAM_3x3_256_256_18 
Execute       gen_rtl fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_load_layer_params_from_DRAM_3x3_256_256_18 
Execute       syn_report -csynth -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x3_256_256_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_load_layer_params_from_DRAM_3x3_256_256_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.adb 
Execute       db_write -model fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info fpn_load_layer_params_from_DRAM_3x3<256, 256>18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_conv_3x3 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_conv_3x3' pipeline 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_conv_3x3' is 100630 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_conv_3x3'.
Command       create_rtl_model done; 2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.62 seconds; current allocated memory: 3.214 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_conv_3x3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_conv_3x3 
Execute       gen_rtl fpn_conv_3x3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_conv_3x3 
Execute       syn_report -csynth -model fpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_conv_3x3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 6.11 sec.
Execute       syn_report -rtlxml -model fpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_conv_3x3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.9 sec.
Execute       syn_report -verbosereport -model fpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.48 sec.
Execute       db_write -model fpn_conv_3x3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.adb 
Command       db_write done; 3.47 sec.
Execute       db_write -model fpn_conv_3x3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.78 sec.
Execute       gen_tb_info fpn_conv_3x3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 17.85 seconds; current allocated memory: 3.268 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       gen_rtl fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.adb 
Execute       db_write -model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_0 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_0' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.58 seconds; current allocated memory: 3.290 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_0 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_0 
Execute       gen_rtl fpn_tiled_conv_fpn_0 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_0 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.78 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_0_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.31 sec.
Execute       db_write -model fpn_tiled_conv_fpn_0 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.adb 
Command       db_write done; 0.48 sec.
Execute       db_write -model fpn_tiled_conv_fpn_0 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_0 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_1_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_1_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_1'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.2 seconds; current allocated memory: 3.311 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_1_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.adb 
Command       db_write done; 0.27 sec.
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_1_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_7ns_8s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.55 seconds; current allocated memory: 3.345 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.adb 
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.364 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       gen_rtl fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.adb 
Execute       db_write -model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_1' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.370 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_1 
Execute       gen_rtl fpn_tiled_conv_fpn_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_1 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.82 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.38 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.11 sec.
Execute       db_write -model fpn_tiled_conv_fpn_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.adb 
Command       db_write done; 0.67 sec.
Execute       db_write -model fpn_tiled_conv_fpn_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.28 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_2_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_2_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_1'.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.46 seconds; current allocated memory: 3.388 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_2_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.adb 
Command       db_write done; 0.23 sec.
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_2_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.43 seconds; current allocated memory: 3.429 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.adb 
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.436 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       gen_rtl fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.adb 
Execute       db_write -model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_2 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_2' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.58 seconds; current allocated memory: 3.444 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_2 
Execute       gen_rtl fpn_tiled_conv_fpn_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_2 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.83 sec.
Execute       db_write -model fpn_tiled_conv_fpn_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.adb 
Command       db_write done; 0.83 sec.
Execute       db_write -model fpn_tiled_conv_fpn_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_3_Pipeline_1 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_3_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_1'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.1 seconds; current allocated memory: 3.486 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_1 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_3_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_3_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_3_Pipeline_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.adb 
Command       db_write done; 0.26 sec.
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.28 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_3_Pipeline_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_5ns_6s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.52 seconds; current allocated memory: 3.499 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.adb 
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.35 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.26 seconds; current allocated memory: 3.499 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       gen_rtl fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.adb 
Execute       db_write -model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_tiled_conv_fpn_3 -top_prefix fpn_top_ -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_3' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.519 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_tiled_conv_fpn_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top_fpn_tiled_conv_fpn_3 
Execute       gen_rtl fpn_tiled_conv_fpn_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top_fpn_tiled_conv_fpn_3 
Execute       syn_report -csynth -model fpn_tiled_conv_fpn_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       syn_report -rtlxml -model fpn_tiled_conv_fpn_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_tiled_conv_fpn_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.29 sec.
Execute       syn_report -verbosereport -model fpn_tiled_conv_fpn_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.8 sec.
Execute       db_write -model fpn_tiled_conv_fpn_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.adb 
Command       db_write done; 0.48 sec.
Execute       db_write -model fpn_tiled_conv_fpn_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.29 sec.
Execute       gen_tb_info fpn_tiled_conv_fpn_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fpn_top -top_prefix  -sub_prefix fpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_top' is 13841 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 4.85 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.79 seconds; current allocated memory: 3.594 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fpn_top -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/fpn_top 
Command       gen_rtl done; 0.83 sec.
Execute       gen_rtl fpn_top -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/fpn_top 
Command       gen_rtl done; 0.37 sec.
Execute       syn_report -csynth -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.42 sec.
Execute       syn_report -rtlxml -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/fpn_top_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.38 sec.
Execute       syn_report -verbosereport -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.72 sec.
Execute       db_write -model fpn_top -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.adb 
Command       db_write done; 0.61 sec.
Execute       db_write -model fpn_top -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.35 sec.
Execute       gen_tb_info fpn_top -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top 
Command       gen_tb_info done; 0.43 sec.
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.constraint.tcl 
Execute       syn_report -designview -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.design.xml 
Command       syn_report done; 20.13 sec.
Execute       syn_report -csynthDesign -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -wcfg -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.protoinst 
Execute       sc_get_clocks fpn_top 
Execute       sc_get_portdomain fpn_top 
INFO-FLOW: Model list for RTL component generation: fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1 {fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 256>} fpn_conv_1x1 fpn_save_partial_output_tile_block<256> fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 512>} fpn_save_partial_output_tile_block<512> fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3 {fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 1024>} fpn_save_partial_output_tile_block<1024> fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2 {fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_1x1<256, 2048>} fpn_save_partial_output_tile_block<2048> fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS} {fpn_load_layer_params_from_DRAM_3x3<256, 256>18} fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_0_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model fpn_top_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO-FLOW: Found component fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1.
INFO-FLOW: Append model fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_256_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.compgen.tcl 
INFO-FLOW: Handling components in module [fpn_conv_1x1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.compgen.tcl 
INFO-FLOW: Found component fpn_top_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model fpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component fpn_top_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model fpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_save_partial_output_tile_block_256_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO-FLOW: Found component fpn_top_mux_16_4_32_1_1.
INFO-FLOW: Append model fpn_top_mux_16_4_32_1_1
INFO-FLOW: Found component fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_0] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_4ns_6ns_8_1_1.
INFO-FLOW: Append model fpn_top_mul_4ns_6ns_8_1_1
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_1_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_512_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [fpn_save_partial_output_tile_block_512_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_3ns_6ns_7_1_1.
INFO-FLOW: Append model fpn_top_mul_3ns_6ns_7_1_1
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_2_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_1024_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.compgen.tcl 
INFO-FLOW: Handling components in module [fpn_save_partial_output_tile_block_1024_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_lateral_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.compgen.tcl 
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_top_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_1x1_256_2048_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.compgen.tcl 
INFO-FLOW: Handling components in module [fpn_save_partial_output_tile_block_2048_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.compgen.tcl 
INFO-FLOW: Found component fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1.
INFO-FLOW: Append model fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: Found component fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1.
INFO-FLOW: Append model fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.compgen.tcl 
INFO-FLOW: Found component fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1.
INFO-FLOW: Append model fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.compgen.tcl 
INFO-FLOW: Found component fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_0_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_load_layer_params_from_DRAM_3x3_256_256_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.compgen.tcl 
INFO-FLOW: Handling components in module [fpn_conv_3x3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.compgen.tcl 
INFO-FLOW: Found component fpn_top_mux_3_2_32_1_1.
INFO-FLOW: Append model fpn_top_mux_3_2_32_1_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_0] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model fpn_top_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_1_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_3ns_6ns_8_1_1.
INFO-FLOW: Append model fpn_top_mul_3ns_6ns_8_1_1
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_2_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.compgen.tcl 
INFO-FLOW: Found component fpn_top_mul_2ns_6ns_7_1_1.
INFO-FLOW: Append model fpn_top_mul_2ns_6ns_7_1_1
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_3_Pipeline_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
INFO-FLOW: Found component fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1.
INFO-FLOW: Append model fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
INFO-FLOW: Found component fpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fpn_tiled_conv_fpn_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.compgen.tcl 
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fpn_top] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.compgen.tcl 
INFO-FLOW: Found component fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Append model fpn_tiled_conv_lateral_0_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_256_s
INFO-FLOW: Append model fpn_conv_1x1
INFO-FLOW: Append model fpn_save_partial_output_tile_block_256_s
INFO-FLOW: Append model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: Append model fpn_tiled_conv_lateral_0
INFO-FLOW: Append model fpn_tiled_conv_lateral_1_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_512_s
INFO-FLOW: Append model fpn_save_partial_output_tile_block_512_s
INFO-FLOW: Append model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: Append model fpn_tiled_conv_lateral_1
INFO-FLOW: Append model fpn_tiled_conv_lateral_2_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_1024_s
INFO-FLOW: Append model fpn_save_partial_output_tile_block_1024_s
INFO-FLOW: Append model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: Append model fpn_tiled_conv_lateral_2
INFO-FLOW: Append model fpn_top_Pipeline_1
INFO-FLOW: Append model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_1x1_256_2048_s
INFO-FLOW: Append model fpn_save_partial_output_tile_block_2048_s
INFO-FLOW: Append model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15
INFO-FLOW: Append model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18
INFO-FLOW: Append model fpn_tiled_conv_fpn_0_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS
INFO-FLOW: Append model fpn_load_layer_params_from_DRAM_3x3_256_256_18
INFO-FLOW: Append model fpn_conv_3x3
INFO-FLOW: Append model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: Append model fpn_tiled_conv_fpn_0
INFO-FLOW: Append model fpn_tiled_conv_fpn_1_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: Append model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: Append model fpn_tiled_conv_fpn_1
INFO-FLOW: Append model fpn_tiled_conv_fpn_2_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: Append model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: Append model fpn_tiled_conv_fpn_2
INFO-FLOW: Append model fpn_tiled_conv_fpn_3_Pipeline_1
INFO-FLOW: Append model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: Append model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: Append model fpn_tiled_conv_fpn_3
INFO-FLOW: Append model fpn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fpn_top_mul_9ns_11ns_19_1_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1 fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_fadd_32ns_32ns_32_4_full_dsp_1 fpn_top_fmul_32ns_32ns_32_3_max_dsp_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mux_16_4_32_1_1 fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mul_4ns_6ns_8_1_1 fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mul_3ns_6ns_7_1_1 fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1 fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mux_3_2_32_1_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mul_4ns_6ns_9_1_1 fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mul_3ns_6ns_8_1_1 fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_mul_2ns_6ns_7_1_1 fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_flow_control_loop_pipe_sequential_init fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1 fpn_top_flow_control_loop_pipe_sequential_init fpn_top_flow_control_loop_pipe_sequential_init fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W fpn_top_conv_in_buf_RAM_AUTO_1R1W fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W fpn_top_conv_out_buf_RAM_AUTO_1R1W fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W fpn_tiled_conv_lateral_0_Pipeline_1 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS fpn_load_layer_params_from_DRAM_1x1_256_256_s fpn_conv_1x1 fpn_save_partial_output_tile_block_256_s fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_0 fpn_tiled_conv_lateral_1_Pipeline_1 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS fpn_load_layer_params_from_DRAM_1x1_256_512_s fpn_save_partial_output_tile_block_512_s fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_1 fpn_tiled_conv_lateral_2_Pipeline_1 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS fpn_load_layer_params_from_DRAM_1x1_256_1024_s fpn_save_partial_output_tile_block_1024_s fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU fpn_tiled_conv_lateral_2 fpn_top_Pipeline_1 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS fpn_load_layer_params_from_DRAM_1x1_256_2048_s fpn_save_partial_output_tile_block_2048_s fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 fpn_tiled_conv_fpn_0_Pipeline_1 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS fpn_load_layer_params_from_DRAM_3x3_256_256_18 fpn_conv_3x3 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_0 fpn_tiled_conv_fpn_1_Pipeline_1 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_1 fpn_tiled_conv_fpn_2_Pipeline_1 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_2 fpn_tiled_conv_fpn_3_Pipeline_1 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU fpn_tiled_conv_fpn_3 fpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fpn_top_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model fpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mux_16_4_32_1_1
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mul_4ns_6ns_8_1_1
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mul_3ns_6ns_7_1_1
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
INFO-FLOW: To file: write model fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mux_3_2_32_1_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mul_3ns_6ns_8_1_1
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_mul_2ns_6ns_7_1_1
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_0_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_256_s
INFO-FLOW: To file: write model fpn_conv_1x1
INFO-FLOW: To file: write model fpn_save_partial_output_tile_block_256_s
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_0
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_1_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_512_s
INFO-FLOW: To file: write model fpn_save_partial_output_tile_block_512_s
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_1
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_2_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_1024_s
INFO-FLOW: To file: write model fpn_save_partial_output_tile_block_1024_s
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
INFO-FLOW: To file: write model fpn_tiled_conv_lateral_2
INFO-FLOW: To file: write model fpn_top_Pipeline_1
INFO-FLOW: To file: write model fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_1x1_256_2048_s
INFO-FLOW: To file: write model fpn_save_partial_output_tile_block_2048_s
INFO-FLOW: To file: write model fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15
INFO-FLOW: To file: write model fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_0_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS
INFO-FLOW: To file: write model fpn_load_layer_params_from_DRAM_3x3_256_256_18
INFO-FLOW: To file: write model fpn_conv_3x3
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_0
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_1_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_1
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_2_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_2
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_3_Pipeline_1
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
INFO-FLOW: To file: write model fpn_tiled_conv_fpn_3
INFO-FLOW: To file: write model fpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='fpn_top_mul_9ns_11ns_19_1_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1
fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fadd_32ns_32ns_32_4_full_dsp_1
fpn_top_fmul_32ns_32ns_32_3_max_dsp_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mux_16_4_32_1_1
fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_4ns_6ns_8_1_1
fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_3ns_6ns_7_1_1
fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mux_3_2_32_1_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_4ns_6ns_9_1_1
fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_3ns_6ns_8_1_1
fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_2ns_6ns_7_1_1
fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W
fpn_top_conv_in_buf_RAM_AUTO_1R1W
fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_conv_out_buf_RAM_AUTO_1R1W
fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_tiled_conv_lateral_0_Pipeline_1
fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1
fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_256_s
fpn_conv_1x1
fpn_save_partial_output_tile_block_256_s
fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_0
fpn_tiled_conv_lateral_1_Pipeline_1
fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP
fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_512_s
fpn_save_partial_output_tile_block_512_s
fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_1
fpn_tiled_conv_lateral_2_Pipeline_1
fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3
fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_1024_s
fpn_save_partial_output_tile_block_1024_s
fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_2
fpn_top_Pipeline_1
fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2
fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_2048_s
fpn_save_partial_output_tile_block_2048_s
fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3
fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6
fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9
fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12
fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15
fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18
fpn_tiled_conv_fpn_0_Pipeline_1
fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H
fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_3x3_256_256_18
fpn_conv_3x3
fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_0
fpn_tiled_conv_fpn_1_Pipeline_1
fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_1
fpn_tiled_conv_fpn_2_Pipeline_1
fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_2
fpn_tiled_conv_fpn_3_Pipeline_1
fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_3
fpn_top
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.17 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.2 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.26 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.17 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 28.44 seconds. CPU system time: 1.25 seconds. Elapsed time: 33.89 seconds; current allocated memory: 3.613 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fpn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fpn_load_layer_params_from_DRAM_1x1_256_256_s
INFO-FLOW: No bind nodes found for module_name fpn_load_layer_params_from_DRAM_1x1_256_512_s
INFO-FLOW: No bind nodes found for module_name fpn_load_layer_params_from_DRAM_1x1_256_1024_s
INFO-FLOW: No bind nodes found for module_name fpn_load_layer_params_from_DRAM_1x1_256_2048_s
INFO-FLOW: No bind nodes found for module_name fpn_load_layer_params_from_DRAM_3x3_256_256_18
INFO-FLOW: Done: create_csynth_xml bind info time: 1.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fpn_top_mul_9ns_11ns_19_1_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_4ns_5ns_5ns_8_4_1
fpn_top_ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fadd_32ns_32ns_32_4_full_dsp_1
fpn_top_fmul_32ns_32ns_32_3_max_dsp_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mux_16_4_32_1_1
fpn_top_ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_4ns_6ns_8_1_1
fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_3ns_6ns_7_1_1
fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_5ns_5ns_14_4_1
fpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_8ns_9s_17_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mux_3_2_32_1_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_4ns_6ns_9_1_1
fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_7ns_8s_16_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_3ns_6ns_8_1_1
fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_6ns_7s_15_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_mul_2ns_6ns_7_1_1
fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_ama_addmuladd_4ns_8ns_5ns_6s_14_4_1
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_flow_control_loop_pipe_sequential_init
fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W
fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W
fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W
fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W
fpn_top_conv_in_buf_RAM_AUTO_1R1W
fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W
fpn_top_conv_out_buf_RAM_AUTO_1R1W
fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W
fpn_tiled_conv_lateral_0_Pipeline_1
fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1
fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_256_s
fpn_conv_1x1
fpn_save_partial_output_tile_block_256_s
fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_0
fpn_tiled_conv_lateral_1_Pipeline_1
fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP
fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_512_s
fpn_save_partial_output_tile_block_512_s
fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_1
fpn_tiled_conv_lateral_2_Pipeline_1
fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3
fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_1024_s
fpn_save_partial_output_tile_block_1024_s
fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU
fpn_tiled_conv_lateral_2
fpn_top_Pipeline_1
fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2
fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_1x1_256_2048_s
fpn_save_partial_output_tile_block_2048_s
fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3
fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6
fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9
fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12
fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15
fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18
fpn_tiled_conv_fpn_0_Pipeline_1
fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H
fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS
fpn_load_layer_params_from_DRAM_3x3_256_256_18
fpn_conv_3x3
fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_0
fpn_tiled_conv_fpn_1_Pipeline_1
fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_1
fpn_tiled_conv_fpn_2_Pipeline_1
fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_2
fpn_tiled_conv_fpn_3_Pipeline_1
fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE
fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU
fpn_tiled_conv_fpn_3
fpn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_256_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_256_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_512_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_512_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_1024_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_1024_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_1x1_256_2048_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_save_partial_output_tile_block_2048_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_load_layer_params_from_DRAM_3x3_256_256_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.constraint.tcl 
Execute       sc_get_clocks fpn_top 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/fpn_top_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/fpn_top_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST fpn_top MODULE2INSTS {fpn_top fpn_top fpn_tiled_conv_lateral_0 grp_fpn_tiled_conv_lateral_0_fu_1743 fpn_tiled_conv_lateral_0_Pipeline_1 grp_fpn_tiled_conv_lateral_0_Pipeline_1_fu_1677 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2321 fpn_load_layer_params_from_DRAM_1x1_256_256_s grp_fpn_load_layer_params_from_DRAM_1x1_256_256_s_fu_2350 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_fu_340 fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS grp_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_fu_380 fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2392 fpn_conv_1x1 {grp_fpn_conv_1x1_fu_2417 grp_fpn_conv_1x1_fu_2421 grp_fpn_conv_1x1_fu_2409 grp_fpn_conv_1x1_fu_2525} fpn_save_partial_output_tile_block_256_s {grp_fpn_save_partial_output_tile_block_256_s_fu_2777 grp_fpn_save_partial_output_tile_block_256_s_fu_2761 grp_fpn_save_partial_output_tile_block_256_s_fu_2792 grp_fpn_save_partial_output_tile_block_256_s_fu_2801 grp_fpn_save_partial_output_tile_block_256_s_fu_2797} fpn_tiled_conv_lateral_1 grp_fpn_tiled_conv_lateral_1_fu_1755 fpn_tiled_conv_lateral_1_Pipeline_1 grp_fpn_tiled_conv_lateral_1_Pipeline_1_fu_1681 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2325 fpn_load_layer_params_from_DRAM_1x1_256_512_s grp_fpn_load_layer_params_from_DRAM_1x1_256_512_s_fu_2354 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_fu_340 fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS grp_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_fu_380 fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2396 fpn_save_partial_output_tile_block_512_s grp_fpn_save_partial_output_tile_block_512_s_fu_2781 fpn_tiled_conv_lateral_2 grp_fpn_tiled_conv_lateral_2_fu_1767 fpn_tiled_conv_lateral_2_Pipeline_1 grp_fpn_tiled_conv_lateral_2_Pipeline_1_fu_1667 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2311 fpn_load_layer_params_from_DRAM_1x1_256_1024_s grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_s_fu_2341 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_fu_340 fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_fu_380 fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2383 fpn_save_partial_output_tile_block_1024_s grp_fpn_save_partial_output_tile_block_1024_s_fu_2769 fpn_top_Pipeline_1 grp_fpn_top_Pipeline_1_fu_1779 fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 grp_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_fu_2423 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_2431 fpn_load_layer_params_from_DRAM_1x1_256_2048_s grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_s_fu_2459 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_fu_340 fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_fu_380 fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2501 fpn_save_partial_output_tile_block_2048_s grp_fpn_save_partial_output_tile_block_2048_s_fu_2885 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 grp_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_fu_3242 fpn_tiled_conv_fpn_3 grp_fpn_tiled_conv_fpn_3_fu_3250 fpn_tiled_conv_fpn_3_Pipeline_1 grp_fpn_tiled_conv_fpn_3_Pipeline_1_fu_1657 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2301 fpn_load_layer_params_from_DRAM_3x3_256_256_18 {grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2333 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2362 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2372 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2368} fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340} fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS {grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380} fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2375 fpn_conv_3x3 {grp_fpn_conv_3x3_fu_2399 grp_fpn_conv_3x3_fu_2430 grp_fpn_conv_3x3_fu_2439 grp_fpn_conv_3x3_fu_2435} fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 grp_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_fu_3262 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 grp_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_fu_3270 fpn_tiled_conv_fpn_2 grp_fpn_tiled_conv_fpn_2_fu_3278 fpn_tiled_conv_fpn_2_Pipeline_1 grp_fpn_tiled_conv_fpn_2_Pipeline_1_fu_1683 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2327 fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2404 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 grp_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_fu_3290 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 grp_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_fu_3298 fpn_tiled_conv_fpn_1 grp_fpn_tiled_conv_fpn_1_fu_3306 fpn_tiled_conv_fpn_1_Pipeline_1 grp_fpn_tiled_conv_fpn_1_Pipeline_1_fu_1693 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2337 fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2414 fpn_tiled_conv_fpn_0 grp_fpn_tiled_conv_fpn_0_fu_3318 fpn_tiled_conv_fpn_0_Pipeline_1 grp_fpn_tiled_conv_fpn_0_Pipeline_1_fu_1689 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2333 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2410} INST2MODULE {fpn_top fpn_top grp_fpn_tiled_conv_lateral_0_fu_1743 fpn_tiled_conv_lateral_0 grp_fpn_tiled_conv_lateral_0_Pipeline_1_fu_1677 fpn_tiled_conv_lateral_0_Pipeline_1 grp_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2321 fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_load_layer_params_from_DRAM_1x1_256_256_s_fu_2350 fpn_load_layer_params_from_DRAM_1x1_256_256_s grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_fu_340 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 grp_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_fu_380 fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS grp_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2392 fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_conv_1x1_fu_2417 fpn_conv_1x1 grp_fpn_save_partial_output_tile_block_256_s_fu_2777 fpn_save_partial_output_tile_block_256_s grp_fpn_tiled_conv_lateral_1_fu_1755 fpn_tiled_conv_lateral_1 grp_fpn_tiled_conv_lateral_1_Pipeline_1_fu_1681 fpn_tiled_conv_lateral_1_Pipeline_1 grp_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2325 fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_load_layer_params_from_DRAM_1x1_256_512_s_fu_2354 fpn_load_layer_params_from_DRAM_1x1_256_512_s grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_fu_340 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP grp_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_fu_380 fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS grp_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2396 fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_conv_1x1_fu_2421 fpn_conv_1x1 grp_fpn_save_partial_output_tile_block_512_s_fu_2781 fpn_save_partial_output_tile_block_512_s grp_fpn_tiled_conv_lateral_2_fu_1767 fpn_tiled_conv_lateral_2 grp_fpn_tiled_conv_lateral_2_Pipeline_1_fu_1667 fpn_tiled_conv_lateral_2_Pipeline_1 grp_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2311 fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_s_fu_2341 fpn_load_layer_params_from_DRAM_1x1_256_1024_s grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_fu_340 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_fu_380 fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS grp_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2383 fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU grp_fpn_conv_1x1_fu_2409 fpn_conv_1x1 grp_fpn_save_partial_output_tile_block_1024_s_fu_2769 fpn_save_partial_output_tile_block_1024_s grp_fpn_top_Pipeline_1_fu_1779 fpn_top_Pipeline_1 grp_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_fu_2423 fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 grp_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_2431 fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_s_fu_2459 fpn_load_layer_params_from_DRAM_1x1_256_2048_s grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_fu_340 fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_fu_380 fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS grp_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2501 fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_fpn_conv_1x1_fu_2525 fpn_conv_1x1 grp_fpn_save_partial_output_tile_block_2048_s_fu_2885 fpn_save_partial_output_tile_block_2048_s grp_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_fu_3242 fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 grp_fpn_tiled_conv_fpn_3_fu_3250 fpn_tiled_conv_fpn_3 grp_fpn_tiled_conv_fpn_3_Pipeline_1_fu_1657 fpn_tiled_conv_fpn_3_Pipeline_1 grp_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2301 fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2333 fpn_load_layer_params_from_DRAM_3x3_256_256_18 grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380 fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS grp_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2375 fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_conv_3x3_fu_2399 fpn_conv_3x3 grp_fpn_save_partial_output_tile_block_256_s_fu_2761 fpn_save_partial_output_tile_block_256_s grp_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_fu_3262 fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 grp_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_fu_3270 fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 grp_fpn_tiled_conv_fpn_2_fu_3278 fpn_tiled_conv_fpn_2 grp_fpn_tiled_conv_fpn_2_Pipeline_1_fu_1683 fpn_tiled_conv_fpn_2_Pipeline_1 grp_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2327 fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2362 fpn_load_layer_params_from_DRAM_3x3_256_256_18 grp_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2404 fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_conv_3x3_fu_2430 fpn_conv_3x3 grp_fpn_save_partial_output_tile_block_256_s_fu_2792 fpn_save_partial_output_tile_block_256_s grp_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_fu_3290 fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 grp_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_fu_3298 fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 grp_fpn_tiled_conv_fpn_1_fu_3306 fpn_tiled_conv_fpn_1 grp_fpn_tiled_conv_fpn_1_Pipeline_1_fu_1693 fpn_tiled_conv_fpn_1_Pipeline_1 grp_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2337 fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2372 fpn_load_layer_params_from_DRAM_3x3_256_256_18 grp_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2414 fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_conv_3x3_fu_2439 fpn_conv_3x3 grp_fpn_save_partial_output_tile_block_256_s_fu_2801 fpn_save_partial_output_tile_block_256_s grp_fpn_tiled_conv_fpn_0_fu_3318 fpn_tiled_conv_fpn_0 grp_fpn_tiled_conv_fpn_0_Pipeline_1_fu_1689 fpn_tiled_conv_fpn_0_Pipeline_1 grp_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2333 fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2368 fpn_load_layer_params_from_DRAM_3x3_256_256_18 grp_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2410 fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU grp_fpn_conv_3x3_fu_2435 fpn_conv_3x3 grp_fpn_save_partial_output_tile_block_256_s_fu_2797 fpn_save_partial_output_tile_block_256_s} INSTDATA {fpn_top {DEPTH 1 CHILDREN {grp_fpn_tiled_conv_lateral_0_fu_1743 grp_fpn_tiled_conv_lateral_1_fu_1755 grp_fpn_tiled_conv_lateral_2_fu_1767 grp_fpn_top_Pipeline_1_fu_1779 grp_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_fu_2423 grp_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_2431 grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_s_fu_2459 grp_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2501 grp_fpn_conv_1x1_fu_2525 grp_fpn_save_partial_output_tile_block_2048_s_fu_2885 grp_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_fu_3242 grp_fpn_tiled_conv_fpn_3_fu_3250 grp_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_fu_3262 grp_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_fu_3270 grp_fpn_tiled_conv_fpn_2_fu_3278 grp_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_fu_3290 grp_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_fu_3298 grp_fpn_tiled_conv_fpn_1_fu_3306 grp_fpn_tiled_conv_fpn_0_fu_3318}} grp_fpn_tiled_conv_lateral_0_fu_1743 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_lateral_0_Pipeline_1_fu_1677 grp_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2321 grp_fpn_load_layer_params_from_DRAM_1x1_256_256_s_fu_2350 grp_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2392 grp_fpn_conv_1x1_fu_2417 grp_fpn_save_partial_output_tile_block_256_s_fu_2777}} grp_fpn_tiled_conv_lateral_0_Pipeline_1_fu_1677 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2321 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_256_s_fu_2350 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_fu_340 grp_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_fu_380}} grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1_fu_340 {DEPTH 4 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS_fu_380 {DEPTH 4 CHILDREN {}} grp_fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2392 {DEPTH 3 CHILDREN {}} grp_fpn_conv_1x1_fu_2417 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_256_s_fu_2777 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_lateral_1_fu_1755 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_lateral_1_Pipeline_1_fu_1681 grp_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2325 grp_fpn_load_layer_params_from_DRAM_1x1_256_512_s_fu_2354 grp_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2396 grp_fpn_conv_1x1_fu_2421 grp_fpn_save_partial_output_tile_block_512_s_fu_2781}} grp_fpn_tiled_conv_lateral_1_Pipeline_1_fu_1681 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2325 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_512_s_fu_2354 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_fu_340 grp_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_fu_380}} grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_fu_340 {DEPTH 4 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS_fu_380 {DEPTH 4 CHILDREN {}} grp_fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2396 {DEPTH 3 CHILDREN {}} grp_fpn_conv_1x1_fu_2421 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_512_s_fu_2781 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_lateral_2_fu_1767 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_lateral_2_Pipeline_1_fu_1667 grp_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2311 grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_s_fu_2341 grp_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2383 grp_fpn_conv_1x1_fu_2409 grp_fpn_save_partial_output_tile_block_1024_s_fu_2769}} grp_fpn_tiled_conv_lateral_2_Pipeline_1_fu_1667 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B_fu_2311 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_s_fu_2341 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_fu_340 grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_fu_380}} grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3_fu_340 {DEPTH 4 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS_fu_380 {DEPTH 4 CHILDREN {}} grp_fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU_fu_2383 {DEPTH 3 CHILDREN {}} grp_fpn_conv_1x1_fu_2409 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_1024_s_fu_2769 {DEPTH 3 CHILDREN {}} grp_fpn_top_Pipeline_1_fu_1779 {DEPTH 2 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3_fu_2423 {DEPTH 2 CHILDREN {}} grp_fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_2431 {DEPTH 2 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_s_fu_2459 {DEPTH 2 CHILDREN {grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_fu_340 grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_fu_380}} grp_fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2_fu_340 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS_fu_380 {DEPTH 3 CHILDREN {}} grp_fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2501 {DEPTH 2 CHILDREN {}} grp_fpn_conv_1x1_fu_2525 {DEPTH 2 CHILDREN {}} grp_fpn_save_partial_output_tile_block_2048_s_fu_2885 {DEPTH 2 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6_fu_3242 {DEPTH 2 CHILDREN {}} grp_fpn_tiled_conv_fpn_3_fu_3250 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_fpn_3_Pipeline_1_fu_1657 grp_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2301 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2333 grp_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2375 grp_fpn_conv_3x3_fu_2399 grp_fpn_save_partial_output_tile_block_256_s_fu_2761}} grp_fpn_tiled_conv_fpn_3_Pipeline_1_fu_1657 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2301 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2333 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380}} grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 {DEPTH 4 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380 {DEPTH 4 CHILDREN {}} grp_fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2375 {DEPTH 3 CHILDREN {}} grp_fpn_conv_3x3_fu_2399 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_256_s_fu_2761 {DEPTH 3 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9_fu_3262 {DEPTH 2 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12_fu_3270 {DEPTH 2 CHILDREN {}} grp_fpn_tiled_conv_fpn_2_fu_3278 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_fpn_2_Pipeline_1_fu_1683 grp_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2327 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2362 grp_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2404 grp_fpn_conv_3x3_fu_2430 grp_fpn_save_partial_output_tile_block_256_s_fu_2792}} grp_fpn_tiled_conv_fpn_2_Pipeline_1_fu_1683 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2327 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2362 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380}} grp_fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2404 {DEPTH 3 CHILDREN {}} grp_fpn_conv_3x3_fu_2430 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_256_s_fu_2792 {DEPTH 3 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15_fu_3290 {DEPTH 2 CHILDREN {}} grp_fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18_fu_3298 {DEPTH 2 CHILDREN {}} grp_fpn_tiled_conv_fpn_1_fu_3306 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_fpn_1_Pipeline_1_fu_1693 grp_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2337 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2372 grp_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2414 grp_fpn_conv_3x3_fu_2439 grp_fpn_save_partial_output_tile_block_256_s_fu_2801}} grp_fpn_tiled_conv_fpn_1_Pipeline_1_fu_1693 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2337 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2372 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380}} grp_fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2414 {DEPTH 3 CHILDREN {}} grp_fpn_conv_3x3_fu_2439 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_256_s_fu_2801 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_fpn_0_fu_3318 {DEPTH 2 CHILDREN {grp_fpn_tiled_conv_fpn_0_Pipeline_1_fu_1689 grp_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2333 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2368 grp_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2410 grp_fpn_conv_3x3_fu_2435 grp_fpn_save_partial_output_tile_block_256_s_fu_2797}} grp_fpn_tiled_conv_fpn_0_Pipeline_1_fu_1689 {DEPTH 3 CHILDREN {}} grp_fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE_fu_2333 {DEPTH 3 CHILDREN {}} grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_fu_2368 {DEPTH 3 CHILDREN {grp_fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H_fu_340 grp_fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS_fu_380}} grp_fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU_fu_2410 {DEPTH 3 CHILDREN {}} grp_fpn_conv_3x3_fu_2435 {DEPTH 3 CHILDREN {}} grp_fpn_save_partial_output_tile_block_256_s_fu_2797 {DEPTH 3 CHILDREN {}}} MODULEDATA {fpn_tiled_conv_lateral_0_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_5282_p2 SOURCE {} VARIABLE empty_60 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U1 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem12_fu_5665_p2 SOURCE {} VARIABLE next_urem12 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_573_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_8_fu_500_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_8 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_509_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U323 SOURCE ./fpn_utils.cpp:61 VARIABLE mul_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1_U324 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_7 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1_U324 SOURCE ./fpn_utils.cpp:69 VARIABLE mul_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_611_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U323 SOURCE ./fpn_utils.cpp:61 VARIABLE empty_59 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_646_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1_U324 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69_10 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_706_p2 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_663_p2 SOURCE ./fpn_utils.cpp:67 VARIABLE add_ln67 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_537_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_4_fu_379_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_4 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_391_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_3_fu_427_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_3 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_437_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE empty LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_456_p2 SOURCE ./fpn_utils.cpp:97 VARIABLE add_ln97 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_611_p2 SOURCE ./fpn_utils.cpp:112 VARIABLE add_ln112 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_conv_1x1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_9578_p2 SOURCE ./fpn_conv_1x1.cpp:13 VARIABLE add_ln13_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_9590_p2 SOURCE ./fpn_conv_1x1.cpp:13 VARIABLE add_ln13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U1080 SOURCE ./fpn_conv_1x1.cpp:13 VARIABLE empty LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U1080 SOURCE ./fpn_conv_1x1.cpp:13 VARIABLE empty_129 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_34 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_35 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U764 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_36 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U765 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_37 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U766 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_38 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U767 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_39 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U768 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_40 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U769 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_41 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U770 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_42 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U771 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_43 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U772 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_44 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U773 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_45 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U774 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_46 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U775 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_47 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U776 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U777 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U778 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U779 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U780 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U781 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U782 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U783 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U784 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U785 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U786 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U787 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U788 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U789 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U790 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U791 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_1_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U792 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U793 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U794 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U795 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U796 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U797 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U798 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U799 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U800 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U801 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U802 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U803 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U804 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U805 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U806 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U807 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_2_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U808 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U809 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U810 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U811 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U812 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U813 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U814 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U815 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U816 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U817 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U818 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U819 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U820 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U821 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U822 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_3_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U834 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U835 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U836 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U837 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U838 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U839 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_4_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U840 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U841 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U842 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U843 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U844 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U845 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U846 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U847 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U848 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U849 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U850 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U851 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U852 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U853 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U854 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U855 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_5_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U860 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U863 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U864 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U865 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U866 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_6_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U876 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U877 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U878 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U879 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U880 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U881 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U882 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U883 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U884 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U885 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U886 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U887 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_7_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U888 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U889 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U890 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U891 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U892 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U893 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U894 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U895 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U896 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U897 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U898 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U899 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U900 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U901 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U902 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U903 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_8_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U904 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U905 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U906 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U907 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U908 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U909 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U910 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U911 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U912 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U913 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U914 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U915 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U916 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U917 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U918 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U919 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_9_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U920 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U921 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U922 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U923 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U924 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U925 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U926 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U927 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U928 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U929 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U930 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U931 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U932 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U933 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U934 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U935 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_10_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U936 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U937 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U938 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U939 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U940 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_11_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U963 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U964 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U965 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U966 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U967 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_12_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U968 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U969 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U970 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U971 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U972 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U973 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U974 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U975 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U976 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U977 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U978 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U979 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U980 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U981 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U982 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U983 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_13_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U984 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U985 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U986 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U987 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U988 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U989 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U990 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U991 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U992 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U993 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U994 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U995 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U996 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U997 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U998 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U999 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_14_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1000 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1001 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1002 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1003 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1004 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1005 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1006 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1007 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1008 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1009 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1010 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1011 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1012 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1013 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1014 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1015 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_15_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1016 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1017 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1018 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1019 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1020 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1021 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1022 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1023 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1024 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1025 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1026 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1027 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1028 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_16_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_17_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1061 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1062 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1063 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_18_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1064 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1065 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1066 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1067 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1068 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1069 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1070 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1071 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1072 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1073 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1074 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1075 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1076 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1077 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1078 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge18 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge17 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U442 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge16 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U443 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge15 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U444 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U445 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U446 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U447 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U451 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U452 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U453 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U454 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U455 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U456 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U457 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U458 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE storemerge LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U459 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U460 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U461 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_33 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U462 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_34 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U463 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_35 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U464 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_36 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U465 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_37 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U466 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_38 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U467 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_39 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U468 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_40 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U469 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_41 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U470 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_42 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U471 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_43 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U472 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_44 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_45 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_1_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_2_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U510 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U511 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U512 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U513 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U514 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U515 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U516 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U517 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U518 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_3_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U519 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U520 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U521 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U522 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U523 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U524 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U525 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U526 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U527 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U528 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U529 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U530 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U531 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U532 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U533 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_4_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U534 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U535 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U536 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U537 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U538 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U539 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U540 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U541 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U542 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U543 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U544 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U545 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U546 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U547 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U548 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_5_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U549 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U550 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U552 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U553 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U554 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U555 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U556 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U557 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_6_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_7_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U590 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U591 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U592 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U593 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_8_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U594 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U595 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U596 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U597 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U598 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U599 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U600 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U601 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U602 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U603 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U604 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U605 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U606 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U607 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U608 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_9_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U609 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U610 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U611 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U612 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U613 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U614 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U615 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U616 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U617 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U618 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U619 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U620 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U621 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U622 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U623 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_10_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U624 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U625 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U626 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U627 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U628 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U629 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U630 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U631 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U635 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U636 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U637 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U638 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_11_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U639 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U641 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U642 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U643 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U644 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U645 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U646 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U647 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U648 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U649 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U650 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U651 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U652 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U653 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_12_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U654 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U655 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U656 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U657 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U658 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U659 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U660 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U661 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U662 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U663 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U664 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U665 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U666 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U668 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_13_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U669 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U670 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U671 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U672 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U673 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U674 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U675 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U677 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U679 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U681 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U683 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_14_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U685 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U687 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U690 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U691 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U692 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U693 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U694 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U695 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U696 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U697 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U698 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_15_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U699 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U700 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U701 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U702 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U703 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U704 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U705 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U706 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U707 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U708 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U709 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U710 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U711 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U712 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U713 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_16_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U714 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U715 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U716 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U717 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U718 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U719 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U720 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U721 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U722 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U723 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U724 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U725 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U726 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U727 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U728 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_17_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U729 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U730 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U731 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U732 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U733 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U734 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U735 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U736 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_18_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_1 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_2 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_3 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_4 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_5 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_6 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_7 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_8 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_9 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_10 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_11 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_12 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_13 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_14 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1079 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE mul_19_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE ./fpn_conv_1x1.cpp:39 VARIABLE add50_19_s LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_9986_p2 SOURCE ./fpn_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1601 BRAM 0 URAM 0}} fpn_save_partial_output_tile_block_256_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_9468_p2 SOURCE ./fpn_utils.cpp:170 VARIABLE add_ln170 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_9818_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_17_fu_9925_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_18_fu_9950_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_19_fu_9975_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_19 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_20_fu_10000_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_20 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_21_fu_10025_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_21 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_22_fu_10050_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_22 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_23_fu_10075_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_23 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_24_fu_10100_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_24 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_25_fu_10125_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_25 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_26_fu_10150_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_26 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_27_fu_10175_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_27 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_28_fu_10200_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_28 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_29_fu_10225_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_29 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_30_fu_10250_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_30 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_31_fu_10275_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_31 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_32_fu_10300_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_32 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1439 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1440 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1441 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1442 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1443 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1444 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1445 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1446 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1447 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1448 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1449 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1450 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1451 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1452 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1453 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1454 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 32 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_477_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_8_fu_401_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_413_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U1809 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_7 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U1809 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_515_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid149_fu_572_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid149 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U1809 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_17 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_619_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_624_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_441_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:26 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_46_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_47_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_48_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_49_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_50_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_51_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_52_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_53_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_54_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_55_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_56_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_57_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_58_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_59_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_60_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:32 VARIABLE conv_wt_buf_0_0_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_958_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_959_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_960_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_961_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_962_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_963_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_964_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_965_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_966_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_967_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_968_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_969_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_970_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_970 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_971_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_972_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_973_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_974_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_975_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_976_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_977_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_978_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_979_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_979 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_980_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_980 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_981_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_982_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_983_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_984_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_985_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_986_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_987_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_988_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_989_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_990_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_991_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_992_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_993_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_994_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_995_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_995 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_996_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_997_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_998_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_999_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1000_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1001_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1002_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1003_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1004_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1005_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1006_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1007_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1008_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1009_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1010_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1011_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1012_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1013_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1014_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1015_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1016_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1017_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1018_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1019_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1020_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1021_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1022_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1023_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1024_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1025_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1026_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1027_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1028_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1029_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1030_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1031_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1032_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1033_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1034_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1035_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1036_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1037_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1038_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1039_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1040_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1041_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1042_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1043_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1044_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1044 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1045_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1046_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1047_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1048_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1048 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1049_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1050_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1051_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1051 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1052_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1053_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1054_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1055_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1055 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1056_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1057_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1058_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1059_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1060_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1061_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1062_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1063_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1064_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1065_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1066_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1066 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1067_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1068_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1069_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1069 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1070_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1071_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1072_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1073_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1074_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1075_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1076_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1076 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1077_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1078_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1079_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1080_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1081_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1081 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1082_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1083_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1084_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1084 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1085_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1086_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1087_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1087 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1088_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1089_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1090_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1091_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1092_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1093_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1093 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1094_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1095_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1096_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1097_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1098_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1099_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1100_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1101_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1102_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1103_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1104_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1105_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1106_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1107_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1108_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1109_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1110_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1111_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1112_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1113_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1114_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1115_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1116_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1117_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1118_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1119_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1120_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1121_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1122_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1123_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1124_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1125_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1126_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1127_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1128_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1129_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1130_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1131_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1132_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1133_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1134_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1135_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1136_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1137_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1138_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1139_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1140_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1141_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1142_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1143_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1144_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1145_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1146_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1147_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1148_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1149_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1150_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1151_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1152_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1153_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1154_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1155_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1156_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1157_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1158_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1159_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1160_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1161_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1162_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1163_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1164_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1165_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1166_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1167_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1168_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1169_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1170_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1171_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1172_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1173_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1174_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1175_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1176_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1177_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1178_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1179_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1180_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1181_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1182_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1183_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1184_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1185_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1186_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1187_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1188_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1189_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1190_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1191_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1192_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1193_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1194_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1195_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1196_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1197_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1198_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1199_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1200_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1201_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1202_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1203_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1204_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1205_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1206_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1207_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1208_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1209_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1210_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1211_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1212_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1213_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1214_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1215_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1216_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1217_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1218_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1219_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1220_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1221_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1222_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1223_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1224_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1225_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1226_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1227_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1228_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1229_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1230_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1231_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1232_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1233_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1234_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1235_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1236_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1237_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1238_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1239_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1240_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1241_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1242_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1243_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1244_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1245_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1246_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1247_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1248_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1249_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1250_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1251_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1252_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1253_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1254_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1255_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1256_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1257_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1258_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1259_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1260_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1261_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1262_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1263_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1264_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1265_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1266_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1267_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1268_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1269_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1270_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1271_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1272_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1273_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1274_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1275_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1276_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:35 VARIABLE conv_out_buf_1276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_lateral_0.cpp:40 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_3196_p2 SOURCE {} VARIABLE empty_66 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_3208_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:45 VARIABLE add_ln45_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_3220_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:45 VARIABLE add_ln45 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_8_1_1_U1832 SOURCE ./fpn_tiled_conv_lateral_0.cpp:48 VARIABLE mul_ln48 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3284_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:48 VARIABLE add_ln48 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_3332_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:48 VARIABLE p_mid181 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_3364_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:59 VARIABLE add_ln59 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_3456_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:55 VARIABLE add_ln55 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_3461_p2 SOURCE ./fpn_tiled_conv_lateral_0.cpp:48 VARIABLE add_ln48_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 52 URAM 0}} fpn_tiled_conv_lateral_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_5282_p2 SOURCE {} VARIABLE empty_50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U1842 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem12_fu_5665_p2 SOURCE {} VARIABLE next_urem12 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_573_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_6_fu_500_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_6 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_509_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U2163 SOURCE ./fpn_utils.cpp:61 VARIABLE mul_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1_U2164 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_5 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1_U2164 SOURCE ./fpn_utils.cpp:69 VARIABLE mul_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_611_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U2163 SOURCE ./fpn_utils.cpp:61 VARIABLE empty_49 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_646_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1_U2164 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69_7 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_706_p2 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_663_p2 SOURCE ./fpn_utils.cpp:67 VARIABLE add_ln67 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_537_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_2_fu_381_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_2 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_393_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_429_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_439_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE empty LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_458_p2 SOURCE ./fpn_utils.cpp:97 VARIABLE add_ln97 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_611_p2 SOURCE ./fpn_utils.cpp:112 VARIABLE add_ln112 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_save_partial_output_tile_block_512_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_9470_p2 SOURCE ./fpn_utils.cpp:170 VARIABLE add_ln170 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_9820_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_9927_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_9952_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_3_fu_9977_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_4_fu_10002_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_5_fu_10027_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_6_fu_10052_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_7_fu_10077_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_8_fu_10102_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_9_fu_10127_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_10_fu_10152_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_11_fu_10177_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_12_fu_10202_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_13_fu_10227_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_14_fu_10252_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_15_fu_10277_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_16_fu_10302_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_1 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_2 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_3 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_4 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_5 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_6 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_7 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_8 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_9 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_s LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_10 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_11 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_12 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_13 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_14 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_15 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_16 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_17 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2279 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge15_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2280 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge14_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2281 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge13_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2282 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge12_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2283 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge11_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2284 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge10_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2285 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge9_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2286 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge8_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2287 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge7_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2288 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge6_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2289 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge5_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2290 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge4_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2291 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge3_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2292 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge2_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2293 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge1_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2294 SOURCE ./fpn_utils.cpp:170 VARIABLE storemerge_18 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 32 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_475_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_6_fu_399_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_6 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_411_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U2649 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U2649 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_513_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid149_fu_570_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid149 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U2649 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_12 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_698_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_617_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_3_fu_439_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:24 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_31_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_32_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_33_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_34_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_35_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_36_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_37_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_38_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_39_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_40_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_41_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_42_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_43_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_44_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_45_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:30 VARIABLE conv_wt_buf_0_0_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_639_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_640_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_641_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_642_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_643_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_644_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_645_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_646_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_647_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_648_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_649_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_650_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_651_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_652_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_653_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_654_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_655_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_656_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_657_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_658_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_659_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_660_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_661_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_662_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_663_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_664_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_665_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_666_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_667_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_668_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_669_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_670_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_671_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_672_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_673_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_674_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_675_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_676_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_677_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_678_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_679_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_680_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_681_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_682_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_683_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_684_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_685_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_686_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_687_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_688_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_689_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_690_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_691_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_692_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_693_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_694_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_695_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_696_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_697_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_698_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_699_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_700_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_701_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_702_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_703_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_704_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_705_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_706_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_707_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_708_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_709_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_710_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_711_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_712_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_713_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_714_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_715_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_716_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_717_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_718_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_719_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_720_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_721_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_722_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_723_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_724_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_725_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_726_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_727_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_728_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_729_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_730_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_731_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_732_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_733_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_734_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_735_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_736_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_737_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_738_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_739_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_740_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_741_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_742_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_743_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_744_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_745_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_746_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_747_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_748_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_749_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_750_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_751_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_752_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_753_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_754_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_755_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_756_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_757_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_758_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_759_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_760_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_761_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_762_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_763_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_764_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_765_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_766_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_767_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_768_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_769_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_770_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_771_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_772_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_773_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_774_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_775_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_776_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_777_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_778_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_779_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_780_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_781_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_782_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_783_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_784_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_785_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_786_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_787_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_788_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_789_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_790_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_791_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_792_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_793_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_794_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_795_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_796_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_797_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_798_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_799_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_800_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_801_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_802_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_803_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_804_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_805_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_806_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_807_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_808_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_809_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_810_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_811_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_812_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_813_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_814_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_815_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_816_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_817_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_818_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_819_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_820_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_821_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_822_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_823_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_824_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_825_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_826_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_827_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_828_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_829_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_830_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_831_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_832_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_833_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_834_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_835_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_836_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_837_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_838_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_839_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_840_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_841_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_842_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_843_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_844_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_845_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_846_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_847_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_848_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_849_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_850_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_851_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_852_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_853_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_854_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_855_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_856_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_857_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_858_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_859_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_860_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_861_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_862_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_863_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_864_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_865_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_866_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_867_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_868_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_869_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_869 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_870_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_871_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_872_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_873_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_874_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_875_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_876_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_877_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_878_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_879_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_880_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_881_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_882_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_883_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_884_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_885_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_886_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_887_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_888_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_889_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_890_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_891_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_892_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_893_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_894_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_895_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_896_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_897_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_898_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_899_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_900_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_901_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_902_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_903_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_904_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_905_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_906_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_907_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_908_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_909_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_910_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_911_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_912_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_913_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_914_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_915_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_916_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_917_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_918_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_919_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_920_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_921_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_922_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_923_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_923 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_924_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_925_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_926_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_927_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_928_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_929_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_930_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_931_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_932_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_933_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_934_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_935_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_936_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_937_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_938_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_939_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_940_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_941_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_941 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_942_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_943_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_944_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_945_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_946_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_947_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_948_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_949_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_950_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_951_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_952_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_953_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_954_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_955_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_956_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_957_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:33 VARIABLE conv_out_buf_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_lateral_1.cpp:38 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_3200_p2 SOURCE {} VARIABLE empty_56 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_3212_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:43 VARIABLE add_ln43_2 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_3224_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:43 VARIABLE add_ln43 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_7_1_1_U2671 SOURCE ./fpn_tiled_conv_lateral_1.cpp:46 VARIABLE mul_ln46 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_3288_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_3336_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:46 VARIABLE p_mid181 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_3368_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:57 VARIABLE add_ln57 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_3460_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:53 VARIABLE add_ln53 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_3465_p2 SOURCE ./fpn_tiled_conv_lateral_1.cpp:46 VARIABLE add_ln46_2 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 52 URAM 0}} fpn_tiled_conv_lateral_2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_5282_p2 SOURCE {} VARIABLE empty_40 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2681 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem11_fu_5665_p2 SOURCE {} VARIABLE next_urem11 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_593_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_4_fu_520_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_529_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U3002 SOURCE ./fpn_utils.cpp:61 VARIABLE mul_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1_U3003 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1_U3003 SOURCE ./fpn_utils.cpp:69 VARIABLE mul_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_631_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U3002 SOURCE ./fpn_utils.cpp:61 VARIABLE empty_39 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_666_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1_U3003 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_726_p2 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_683_p2 SOURCE ./fpn_utils.cpp:67 VARIABLE add_ln67 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_557_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_1_fu_381_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_393_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_2_fu_429_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_2 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_439_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE empty LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_458_p2 SOURCE ./fpn_utils.cpp:97 VARIABLE add_ln97 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_611_p2 SOURCE ./fpn_utils.cpp:112 VARIABLE add_ln112 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_save_partial_output_tile_block_1024_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_9470_p2 SOURCE ./fpn_utils.cpp:170 VARIABLE add_ln170 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_9820_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_49_fu_9927_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_49 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_50_fu_9952_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_50 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_51_fu_9977_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_51 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_52_fu_10002_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_52 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_53_fu_10027_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_53 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_54_fu_10052_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_54 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_55_fu_10077_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_55 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_56_fu_10102_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_56 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_57_fu_10127_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_57 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_58_fu_10152_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_58 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_59_fu_10177_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_59 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_60_fu_10202_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_60 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_61_fu_10227_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_61 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_62_fu_10252_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_62 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_63_fu_10277_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_63 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_64_fu_10302_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_64 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_497_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_421_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_433_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U3489 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U3489 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_535_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid149_fu_592_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid149 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U3489 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_7 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_720_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_639_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_461_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_2 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_lateral_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:24 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_16_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_17_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_18_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_19_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_20_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_21_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_22_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_23_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_24_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_25_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_26_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_27_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_28_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_29_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_30_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:30 VARIABLE conv_wt_buf_0_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_320_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_321_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_322_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_323_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_324_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_325_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_326_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_327_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_328_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_329_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_330_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_331_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_332_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_333_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_334_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_335_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_336_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_337_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_338_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_339_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_340_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_341_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_342_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_343_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_344_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_345_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_346_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_347_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_348_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_349_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_350_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_351_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_352_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_353_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_354_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_355_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_356_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_357_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_358_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_359_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_360_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_361_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_362_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_363_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_364_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_365_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_366_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_367_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_368_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_369_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_370_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_371_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_372_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_373_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_374_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_375_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_376_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_377_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_378_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_379_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_380_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_381_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_382_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_383_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_384_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_385_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_386_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_387_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_388_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_389_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_390_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_391_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_392_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_393_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_394_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_395_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_396_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_397_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_398_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_399_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_400_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_401_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_402_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_403_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_404_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_405_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_406_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_407_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_408_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_409_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_410_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_411_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_412_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_413_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_414_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_415_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_416_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_417_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_418_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_419_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_420_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_421_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_422_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_423_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_424_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_425_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_426_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_427_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_428_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_429_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_430_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_431_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_432_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_433_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_434_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_435_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_436_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_437_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_438_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_439_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_440_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_441_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_442_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_443_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_444_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_445_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_446_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_447_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_448_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_449_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_450_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_451_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_452_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_453_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_454_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_455_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_456_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_457_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_458_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_459_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_460_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_461_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_462_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_463_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_464_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_465_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_466_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_467_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_468_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_469_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_470_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_471_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_472_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_473_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_474_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_475_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_476_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_477_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_478_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_479_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_480_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_481_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_482_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_483_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_484_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_485_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_486_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_487_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_488_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_489_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_490_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_491_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_492_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_493_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_494_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_495_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_496_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_497_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_498_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_499_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_500_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_501_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_502_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_503_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_504_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_505_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_506_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_507_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_508_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_509_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_510_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_511_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_512_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_513_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_514_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_515_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_516_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_517_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_518_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_519_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_520_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_521_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_522_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_523_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_524_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_525_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_526_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_527_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_528_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_529_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_530_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_531_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_532_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_533_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_534_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_535_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_536_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_537_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_538_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_539_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_540_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_541_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_542_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_543_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_544_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_545_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_546_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_547_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_548_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_549_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_550_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_551_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_552_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_553_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_554_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_555_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_556_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_557_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_558_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_559_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_560_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_561_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_562_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_563_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_564_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_565_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_566_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_567_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_568_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_569_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_570_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_571_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_572_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_573_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_574_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_575_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_576_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_577_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_578_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_579_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_580_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_581_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_582_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_583_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_584_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_585_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_586_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_587_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_588_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_589_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_590_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_591_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_592_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_593_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_594_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_595_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_596_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_597_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_598_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_599_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_600_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_601_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_602_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_603_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_604_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_605_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_606_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_607_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_608_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_609_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_610_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_611_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_612_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_613_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_614_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_615_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_616_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_617_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_618_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_619_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_620_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_621_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_622_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_623_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_624_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_625_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_626_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_627_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_628_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_629_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_630_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_631_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_632_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_633_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_634_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_635_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_636_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_637_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_638_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:33 VARIABLE conv_out_buf_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_lateral_2.cpp:38 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_3207_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:43 VARIABLE add_ln43_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_3216_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:43 VARIABLE add_ln43 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_3302_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_3362_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:57 VARIABLE add_ln57 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_3454_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:53 VARIABLE add_ln53 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_3459_p2 SOURCE ./fpn_tiled_conv_lateral_2.cpp:46 VARIABLE add_ln46_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1605 BRAM 52 URAM 0}} fpn_top_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_5282_p2 SOURCE {} VARIABLE empty_32 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U3536 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem29_fu_5665_p2 SOURCE {} VARIABLE next_urem29 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_494_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_503_p2 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U3857 SOURCE ./fpn_utils.cpp:61 VARIABLE mul_ln61 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1_U3858 SOURCE ./fpn_utils.cpp:61 VARIABLE add_ln61_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1_U3858 SOURCE ./fpn_utils.cpp:69 VARIABLE mul_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_590_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1_U3858 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U3857 SOURCE ./fpn_utils.cpp:61 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_668_p2 SOURCE ./fpn_utils.cpp:69 VARIABLE add_ln69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_625_p2 SOURCE ./fpn_utils.cpp:67 VARIABLE add_ln67 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_531_p2 SOURCE ./fpn_utils.cpp:64 VARIABLE add_ln64_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_3_fu_381_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_3 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_393_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_4_fu_429_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE add_ln94_4 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_439_p2 SOURCE ./fpn_utils.cpp:94 VARIABLE empty LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_458_p2 SOURCE ./fpn_utils.cpp:97 VARIABLE add_ln97 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_611_p2 SOURCE ./fpn_utils.cpp:112 VARIABLE add_ln112 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_save_partial_output_tile_block_2048_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_9470_p2 SOURCE ./fpn_utils.cpp:170 VARIABLE add_ln170 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_9820_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_33_fu_9927_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_33 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_34_fu_9952_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_34 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_35_fu_9977_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_35 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_36_fu_10002_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_36 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_37_fu_10027_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_37 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_38_fu_10052_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_38 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_39_fu_10077_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_39 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_40_fu_10102_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_40 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_41_fu_10127_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_41 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_42_fu_10152_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_42 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_43_fu_10177_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_43 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_44_fu_10202_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_44 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_45_fu_10227_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_45 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_46_fu_10252_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_46 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_47_fu_10277_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_47 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_48_fu_10302_p2 SOURCE ./fpn_utils.cpp:185 VARIABLE add_ln185_48 LOOP PARTIAL_OUTPUT_BUFFER_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_2_fu_395_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_2 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_407_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U4342 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U4342 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_494_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U4342 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_585_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_590_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_435_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_163_p2 SOURCE ./fpn_top.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_175_p2 SOURCE ./fpn_top.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U4363 SOURCE ./fpn_top.cpp:86 VARIABLE mul_ln86 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4364 SOURCE ./fpn_top.cpp:86 VARIABLE mul_ln86_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_279_p2 SOURCE ./fpn_top.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4364 SOURCE ./fpn_top.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_5ns_14_4_1_U4363 SOURCE ./fpn_top.cpp:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_342_p2 SOURCE ./fpn_top.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_203_p2 SOURCE ./fpn_top.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_152_p2 SOURCE ./fpn_top.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_164_p2 SOURCE ./fpn_top.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4370 SOURCE ./fpn_top.cpp:93 VARIABLE mul_ln93 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_247_p2 SOURCE ./fpn_top.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4370 SOURCE ./fpn_top.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_278_p2 SOURCE ./fpn_top.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_188_p2 SOURCE ./fpn_top.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_1_fu_163_p2 SOURCE ./fpn_top.cpp:99 VARIABLE add_ln99_1 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_175_p2 SOURCE ./fpn_top.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4373 SOURCE ./fpn_top.cpp:102 VARIABLE mul_ln102 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4374 SOURCE ./fpn_top.cpp:102 VARIABLE mul_ln102_1 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_279_p2 SOURCE ./fpn_top.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4374 SOURCE ./fpn_top.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U4373 SOURCE ./fpn_top.cpp:102 VARIABLE add_ln102_2 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_342_p2 SOURCE ./fpn_top.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_203_p2 SOURCE ./fpn_top.cpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_152_p2 SOURCE ./fpn_top.cpp:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_164_p2 SOURCE ./fpn_top.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4379 SOURCE ./fpn_top.cpp:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_247_p2 SOURCE ./fpn_top.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4379 SOURCE ./fpn_top.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_278_p2 SOURCE ./fpn_top.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_188_p2 SOURCE ./fpn_top.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_159_p2 SOURCE ./fpn_top.cpp:115 VARIABLE add_ln115_1 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_171_p2 SOURCE ./fpn_top.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4382 SOURCE ./fpn_top.cpp:118 VARIABLE mul_ln118 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U4383 SOURCE ./fpn_top.cpp:118 VARIABLE mul_ln118_1 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_275_p2 SOURCE ./fpn_top.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U4383 SOURCE ./fpn_top.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U4382 SOURCE ./fpn_top.cpp:118 VARIABLE add_ln118_2 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_338_p2 SOURCE ./fpn_top.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_199_p2 SOURCE ./fpn_top.cpp:116 VARIABLE add_ln116_1 LOOP VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_148_p2 SOURCE ./fpn_top.cpp:122 VARIABLE add_ln122_1 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_160_p2 SOURCE ./fpn_top.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U4388 SOURCE ./fpn_top.cpp:125 VARIABLE mul_ln125 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_243_p2 SOURCE ./fpn_top.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U4388 SOURCE ./fpn_top.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_274_p2 SOURCE ./fpn_top.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_184_p2 SOURCE ./fpn_top.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_0_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_5282_p2 SOURCE {} VARIABLE empty_95 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U4391 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem14_fu_5665_p2 SOURCE {} VARIABLE next_urem14 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_691_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_8_fu_618_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_8 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_627_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U4712 SOURCE ./fpn_utils.cpp:17 VARIABLE mul_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_9s_17_4_1_U4713 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_7 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_9s_17_4_1_U4713 SOURCE ./fpn_utils.cpp:41 VARIABLE mul_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_759_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U4712 SOURCE ./fpn_utils.cpp:17 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_mid1_fu_794_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_6_fu_812_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_6 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_8ns_9s_17_4_1_U4713 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_11 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_12_fu_931_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_12 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_940_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_950_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_13_fu_959_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_13 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_893_p2 SOURCE ./fpn_utils.cpp:23 VARIABLE add_ln23 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_7_fu_655_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_7 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_445_p2 SOURCE ./fpn_utils.cpp:137 VARIABLE empty LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_456_p2 SOURCE ./fpn_utils.cpp:134 VARIABLE add_ln134_2 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_474_p2 SOURCE ./fpn_utils.cpp:134 VARIABLE add_ln134 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_510_p2 SOURCE ./fpn_utils.cpp:134 VARIABLE add_ln134_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_546_p2 SOURCE ./fpn_utils.cpp:137 VARIABLE add_ln137 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln145_fu_590_p2 SOURCE ./fpn_utils.cpp:145 VARIABLE sub_ln145 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_604_p2 SOURCE ./fpn_utils.cpp:137 VARIABLE p_mid1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln145_1_fu_643_p2 SOURCE ./fpn_utils.cpp:145 VARIABLE sub_ln145_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_677_p2 SOURCE ./fpn_utils.cpp:140 VARIABLE add_ln140 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_719_p2 SOURCE ./fpn_utils.cpp:145 VARIABLE add_ln145 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_747_p2 SOURCE ./fpn_utils.cpp:145 VARIABLE add_ln145_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_793_p2 SOURCE ./fpn_utils.cpp:143 VARIABLE add_ln143 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_799_p2 SOURCE ./fpn_utils.cpp:140 VARIABLE add_ln140_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_813_p2 SOURCE ./fpn_utils.cpp:137 VARIABLE add_ln137_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_611_p2 SOURCE ./fpn_utils.cpp:152 VARIABLE add_ln152 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fpn_conv_3x3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_9701_p2 SOURCE {} VARIABLE empty LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_9719_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_105 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_9797_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE add_ln28_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_9812_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE add_ln28 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U5494 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_113 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_114_fu_9864_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_114 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_9894_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_116 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_9950_p2 SOURCE ./fpn_conv_3x3.cpp:31 VARIABLE add_ln31 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_9974_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_118 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_121_fu_9996_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_121 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_10014_p2 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_122 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1908_fu_10110_p2 SOURCE ./fpn_conv_3x3.cpp:31 VARIABLE indvars_iv_next1908 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_12852_p2 SOURCE ./fpn_conv_3x3.cpp:34 VARIABLE empty_127 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U5494 SOURCE ./fpn_conv_3x3.cpp:28 VARIABLE empty_128 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5154 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5155 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5156 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_20 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5157 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_21 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5158 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_22 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5159 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_23 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5160 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_24 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5161 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_25 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5162 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_26 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5163 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_27 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5164 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_28 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5165 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_29 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5166 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_30 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5167 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_31 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5168 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_32 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5169 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_33 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5170 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5171 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5172 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5173 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5174 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5175 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5176 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5177 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5178 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5179 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5180 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5181 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5182 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5183 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5184 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5185 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_1_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5186 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5187 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5188 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5189 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5190 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5191 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5192 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5193 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5194 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5195 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5196 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5197 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5198 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5199 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5200 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5201 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_2_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5202 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5203 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5204 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5205 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5206 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5207 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5208 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5209 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5210 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5211 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5212 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5213 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5214 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5215 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5216 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5217 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_3_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5218 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5219 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5220 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5221 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5222 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5223 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5224 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5225 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5226 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5227 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5228 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5229 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5230 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5231 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5232 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5233 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_4_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5234 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5235 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5236 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5237 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5238 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5239 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5240 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5241 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5242 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5243 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5244 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5245 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5246 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5247 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5248 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5249 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_5_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5250 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5251 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5252 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5253 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5254 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5255 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5256 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5257 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5258 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5259 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5260 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5261 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5262 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5263 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5264 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5265 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_6_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5266 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5267 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5268 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5269 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5270 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5271 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5272 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5273 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5274 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5275 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5276 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5277 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5278 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5279 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5280 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5281 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_7_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5282 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5283 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5284 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5285 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5286 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5287 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5288 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5289 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5290 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5291 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5292 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5293 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5294 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5295 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5296 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5297 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_8_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5298 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5299 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5300 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5301 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5302 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5303 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5304 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5305 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5306 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5307 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5308 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5309 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5310 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5311 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5312 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5313 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_9_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5314 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5315 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5316 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5317 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5318 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5319 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5320 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5321 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5322 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5323 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5324 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5325 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5326 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5327 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5328 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5329 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_10_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5330 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5331 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5332 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5333 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5334 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5335 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5336 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5337 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5338 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5339 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5340 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5341 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5342 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5343 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5344 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5345 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_11_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5346 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5347 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5348 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5349 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5350 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5351 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5352 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5353 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5354 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5355 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5356 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5357 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5358 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5359 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5360 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5361 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_12_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5362 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5363 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5364 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5365 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5366 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5367 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5368 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5369 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5370 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5371 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5372 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5373 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5374 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5375 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5376 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5377 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_13_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5378 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5379 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5380 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5381 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5382 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5383 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5384 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5385 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5386 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5387 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5388 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5389 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5390 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5391 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5392 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5393 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_14_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5394 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5395 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5396 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5397 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5398 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5399 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5400 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5401 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5402 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5403 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5404 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5405 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5406 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5407 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5408 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5409 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_15_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5410 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5411 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5412 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5413 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5414 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5415 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5416 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5417 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5418 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5419 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5420 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5421 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5422 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5423 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5424 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5425 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_16_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5426 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5427 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5428 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5429 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5430 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5431 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5432 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5433 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5434 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5435 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5436 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5437 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5438 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5439 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5440 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5441 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_17_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5442 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5443 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5444 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5445 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5446 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5447 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5448 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5449 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5450 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5451 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5452 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5453 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5454 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5455 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5456 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5457 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_18_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5458 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5459 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5460 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5461 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5462 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5463 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5464 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5465 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5466 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5467 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5468 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5469 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5470 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5471 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5472 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4834 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge18 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4835 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge17 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4836 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge16 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4837 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge15 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4838 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4839 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4840 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4841 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4842 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4843 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4844 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4845 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4846 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4847 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4848 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4849 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4850 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4851 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4852 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE storemerge LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4853 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4854 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4855 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_20 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4856 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_21 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4857 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_22 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4858 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_23 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4859 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_24 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4860 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_25 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4861 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_26 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4862 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_27 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4863 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_28 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4864 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_29 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4865 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_30 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4866 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_31 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4867 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_32 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4868 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4869 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4870 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4871 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4872 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4873 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4874 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4875 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4876 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4877 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4878 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4879 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4880 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4881 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4882 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_1_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4883 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4884 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4885 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4886 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4887 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4888 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4889 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4890 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4891 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4892 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4893 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4894 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4895 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4896 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4897 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_2_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4898 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4899 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4900 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4901 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4902 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4903 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4904 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4905 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4906 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4907 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4908 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4909 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4910 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4911 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4912 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_3_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4913 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4914 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4915 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4916 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4917 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4918 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4919 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4920 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4921 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4922 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4923 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4924 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4925 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4926 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4927 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_4_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4928 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4929 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4930 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4931 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4932 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4933 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4934 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4935 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4936 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4937 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4938 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4939 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4940 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4941 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4942 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_5_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4943 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4944 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4945 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4946 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4947 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4948 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4949 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4950 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4951 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4952 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4953 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4954 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4955 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4956 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4957 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_6_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4958 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4959 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4960 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4961 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4962 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4963 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4964 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4965 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4966 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4967 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4968 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4969 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4970 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4971 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4972 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_7_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4973 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4974 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4975 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4976 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4977 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4978 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4979 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4980 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4981 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4982 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4983 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4984 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4985 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4986 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4987 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_8_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4988 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4989 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4990 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4991 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4992 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4993 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4994 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4995 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4996 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4997 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4998 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4999 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5000 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5001 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5002 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_9_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5003 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5004 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5005 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5006 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5007 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5008 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5009 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5010 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5011 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5012 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5013 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5014 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5015 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5016 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5017 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_10_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5018 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5019 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5020 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5021 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5022 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5023 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5024 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5025 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5026 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5027 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5028 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5029 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5030 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5031 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5032 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_11_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5033 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5034 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5035 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5036 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5037 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5038 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5039 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5040 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5041 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5042 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5043 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5044 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5045 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5046 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5047 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_12_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5048 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5049 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5050 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5051 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5052 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5053 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5054 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5055 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5056 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5057 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5058 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5059 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5060 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5061 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5062 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_13_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5063 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5064 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5065 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5066 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5067 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5068 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5069 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5070 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5071 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5072 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5073 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5074 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5075 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5076 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5077 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_14_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5078 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5079 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5080 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5081 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5082 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5083 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5084 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5085 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5086 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5087 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5088 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5089 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5090 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5091 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5092 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_15_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5093 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5094 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5095 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5096 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5097 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5098 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5099 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5100 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5101 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5102 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5103 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5104 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5105 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5106 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5107 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_16_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5108 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5109 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5110 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5111 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5112 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5113 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5114 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5115 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5116 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5117 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5118 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5119 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5120 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5121 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5122 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_17_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5123 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5124 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5125 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5126 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5127 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5128 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5129 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5130 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5131 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5132 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5133 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5134 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5135 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5136 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5137 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_18_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5138 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5139 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5140 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_2 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5141 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_3 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5142 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_4 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5143 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_5 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5144 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_6 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5145 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_7 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5146 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_8 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5147 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_9 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5148 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_s LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5149 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_10 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5150 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_11 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5151 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_12 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5152 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_13 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5473 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE mul_19_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U5153 SOURCE ./fpn_conv_3x3.cpp:54 VARIABLE add50_19_14 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_10540_p2 SOURCE ./fpn_conv_3x3.cpp:37 VARIABLE add_ln37 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_10546_p2 SOURCE ./fpn_conv_3x3.cpp:34 VARIABLE add_ln34 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_10560_p2 SOURCE ./fpn_conv_3x3.cpp:31 VARIABLE add_ln31_1 LOOP TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1601 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_483_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_16_fu_407_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_16 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_419_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U5855 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_15 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U5855 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_521_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1107_fu_578_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid1107 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1_U5855 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_37 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_625_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_630_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_8_fu_447_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:29 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_1_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_2_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_3_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_4_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_5_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_6_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_7_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_8_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_9_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_10_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_11_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_12_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_13_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_14_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_15_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:35 VARIABLE conv_wt_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2234_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2235_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2236_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2237_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2238_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2239_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2240_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2241_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2242_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2243_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2244_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2245_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2246_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2247_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2248_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2249_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2250_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2251_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2252_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2253_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2254_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2255_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2256_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2257_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2258_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2259_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2260_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2261_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2262_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2263_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2264_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2265_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2266_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2267_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2268_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2269_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2270_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2271_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2272_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2273_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2274_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2275_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2276_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2277_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2278_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2279_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2280_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2281_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2282_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2283_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2284_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2285_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2286_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2287_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2288_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2289_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2290_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2291_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2292_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2293_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2294_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2295_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2296_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2297_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2298_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2299_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2300_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2301_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2302_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2303_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2304_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2305_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2306_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2307_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2308_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2309_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2310_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2311_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2312_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2313_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2314_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2315_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2316_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2317_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2318_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2319_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2320_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2321_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2322_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2323_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2324_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2325_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2326_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2327_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2328_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2329_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2330_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2331_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2332_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2333_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2334_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2335_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2336_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2337_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2338_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2339_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2340_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2341_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2342_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2343_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2344_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2345_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2346_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2347_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2348_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2349_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2350_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2351_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2352_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2353_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2354_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2355_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2356_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2357_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2358_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2359_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2360_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2361_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2362_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2363_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2364_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2365_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2366_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2367_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2368_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2369_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2370_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2371_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2372_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2373_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2374_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2375_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2376_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2377_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2378_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2379_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2380_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2381_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2382_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2383_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2384_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2385_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2386_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2387_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2388_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2389_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2390_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2391_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2392_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2393_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2394_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2395_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2396_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2397_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2398_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2399_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2400_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2401_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2402_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2403_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2404_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2405_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2406_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2407_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2408_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2409_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2410_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2411_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2412_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2413_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2414_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2415_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2416_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2417_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2418_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2419_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2420_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2421_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2422_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2423_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2424_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2425_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2426_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2427_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2428_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2429_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2430_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2431_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2432_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2433_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2434_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2435_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2436_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2437_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2438_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2439_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2440_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2441_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2442_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2443_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2444_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2445_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2446_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2447_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2448_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2449_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2450_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2451_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2452_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2453_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2454_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2455_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2456_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2457_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2458_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2459_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2460_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2461_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2462_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2463_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2464_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2465_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2466_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2467_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2468_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2469_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2470_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2471_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2472_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2473_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2474_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2475_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2476_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2477_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2478_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2479_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2480_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2481_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2482_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2483_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2484_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2485_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2486_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2487_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2488_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2489_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2490_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2491_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2492_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2493_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2494_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2495_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2496_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2497_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2498_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2499_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2500_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2501_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2502_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2503_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2504_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2505_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2506_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2507_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2508_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2509_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2510_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2511_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2512_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2513_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2514_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2515_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2516_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2517_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2518_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2519_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2520_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2521_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2522_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2523_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2524_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2525_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2526_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2527_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2528_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2529_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2530_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2531_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2532_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2533_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2534_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2535_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2536_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2537_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2538_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2539_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2540_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2541_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2542_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2543_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2544_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2545_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2546_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2547_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2548_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2549_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2550_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2551_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2552_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:38 VARIABLE conv_out_buf_2552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_fpn_0.cpp:43 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_3216_p2 SOURCE {} VARIABLE empty_101 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_3234_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:48 VARIABLE add_ln48_2 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3246_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:48 VARIABLE add_ln48 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U5876 SOURCE ./fpn_tiled_conv_fpn_0.cpp:48 VARIABLE mul_ln48 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_3360_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:51 VARIABLE add_ln51 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1139_fu_3408_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:51 VARIABLE p_mid1139 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_3454_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:62 VARIABLE add_ln62 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_3546_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:58 VARIABLE add_ln58 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_3551_p2 SOURCE ./fpn_tiled_conv_fpn_0.cpp:51 VARIABLE add_ln51_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 70 URAM 0}} fpn_tiled_conv_fpn_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_5282_p2 SOURCE {} VARIABLE empty_86 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U5886 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem14_fu_5665_p2 SOURCE {} VARIABLE next_urem14 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_685_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_6_fu_612_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_6 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_621_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6207 SOURCE ./fpn_utils.cpp:17 VARIABLE mul_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_7ns_8s_16_4_1_U6208 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_5 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_7ns_8s_16_4_1_U6208 SOURCE ./fpn_utils.cpp:41 VARIABLE mul_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_753_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6207 SOURCE ./fpn_utils.cpp:17 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_mid1_fu_788_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_4_fu_806_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_7ns_8s_16_4_1_U6208 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_8 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_9_fu_925_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_9 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_934_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_944_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_10_fu_953_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_10 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_887_p2 SOURCE ./fpn_utils.cpp:23 VARIABLE add_ln23 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_5_fu_649_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_5 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_481_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_14_fu_405_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_14 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_417_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U6241 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_13 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U6241 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_519_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1107_fu_576_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid1107 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1_U6241 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_32 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_703_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_623_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_7_fu_445_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_7 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:30 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_1_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_2_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_3_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_4_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_5_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_6_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_7_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_8_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_9_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_10_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_11_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_12_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_13_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_14_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_15_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:36 VARIABLE conv_wt_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1915_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1916_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1917_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1918_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1919_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1920_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1921_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1922_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1923_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1923 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1924_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1925_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1926_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1927_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1928_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1929_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1930_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1931_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1932_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1933_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1934_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1935_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1936_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1937_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1938_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1939_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1940_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1941_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1941 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1942_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1943_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1944_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1945_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1946_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1947_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1948_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1949_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1950_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1951_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1952_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1953_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1954_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1955_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1956_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1957_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1958_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1959_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1960_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1961_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1962_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1963_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1964_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1965_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1966_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1967_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1968_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1969_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1970_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1970 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1971_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1972_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1973_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1974_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1975_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1976_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1977_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1978_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1979_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1979 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1980_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1980 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1981_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1982_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1983_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1984_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1985_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1986_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1987_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1988_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1989_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1990_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1991_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1992_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1993_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1994_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1995_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1995 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1996_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1997_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1998_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1999_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_1999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2000_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2001_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2002_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2003_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2004_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2005_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2006_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2007_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2008_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2009_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2010_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2011_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2012_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2013_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2014_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2015_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2016_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2017_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2018_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2019_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2020_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2021_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2022_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2023_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2024_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2025_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2026_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2027_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2028_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2029_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2030_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2031_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2032_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2033_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2034_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2035_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2036_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2037_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2038_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2039_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2040_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2041_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2042_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2043_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2044_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2044 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2045_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2046_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2047_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2048_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2048 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2049_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2050_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2051_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2051 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2052_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2053_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2054_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2055_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2055 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2056_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2057_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2058_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2059_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2060_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2061_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2062_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2063_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2064_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2065_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2066_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2066 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2067_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2068_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2069_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2069 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2070_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2071_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2072_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2073_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2074_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2075_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2076_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2076 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2077_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2078_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2079_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2080_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2081_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2081 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2082_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2083_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2084_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2084 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2085_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2086_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2087_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2087 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2088_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2089_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2090_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2091_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2092_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2093_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2093 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2094_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2095_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2096_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2097_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2098_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2099_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2100_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2101_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2102_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2103_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2104_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2105_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2106_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2107_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2108_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2109_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2110_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2111_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2112_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2113_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2114_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2115_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2116_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2117_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2118_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2119_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2120_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2121_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2122_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2123_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2124_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2125_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2126_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2127_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2128_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2129_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2130_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2131_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2132_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2133_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2134_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2135_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2136_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2137_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2138_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2139_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2140_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2141_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2142_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2143_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2144_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2145_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2146_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2147_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2148_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2149_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2150_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2151_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2152_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2153_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2154_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2155_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2156_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2157_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2158_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2159_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2160_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2161_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2162_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2163_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2164_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2165_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2166_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2167_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2168_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2169_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2170_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2171_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2172_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2173_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2174_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2175_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2176_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2177_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2178_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2179_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2180_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2181_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2182_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2183_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2184_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2185_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2186_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2187_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2188_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2189_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2190_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2191_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2192_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2193_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2194_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2195_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2196_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2197_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2198_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2199_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2200_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2201_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2202_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2203_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2204_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2205_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2206_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2207_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2208_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2209_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2210_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2211_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2212_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2213_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2214_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2215_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2216_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2217_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2218_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2219_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2220_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2221_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2222_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2223_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2224_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2225_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2226_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2227_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2228_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2229_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2230_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2231_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2232_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2233_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:39 VARIABLE conv_out_buf_2233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_fpn_1.cpp:44 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_3220_p2 SOURCE {} VARIABLE empty_92 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_3244_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:49 VARIABLE add_ln49_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_3256_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:49 VARIABLE add_ln49 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_8_1_1_U6262 SOURCE ./fpn_tiled_conv_fpn_1.cpp:49 VARIABLE mul_ln49 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_3376_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:52 VARIABLE add_ln52 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1139_fu_3424_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:52 VARIABLE p_mid1139 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_3484_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:63 VARIABLE add_ln63 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_3576_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:59 VARIABLE add_ln59 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_3581_p2 SOURCE ./fpn_tiled_conv_fpn_1.cpp:52 VARIABLE add_ln52_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 70 URAM 0}} fpn_tiled_conv_fpn_2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_5282_p2 SOURCE {} VARIABLE empty_78 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U6272 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem13_fu_5665_p2 SOURCE {} VARIABLE next_urem13 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_689_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_616_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_625_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6593 SOURCE ./fpn_utils.cpp:17 VARIABLE mul_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_6ns_7s_15_4_1_U6594 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_6ns_7s_15_4_1_U6594 SOURCE ./fpn_utils.cpp:41 VARIABLE mul_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_757_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6593 SOURCE ./fpn_utils.cpp:17 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_mid1_fu_792_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE tmp1_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_810_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_6ns_7s_15_4_1_U6594 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_5 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_6_fu_929_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_6 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_938_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_948_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_7_fu_957_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_7 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_891_p2 SOURCE ./fpn_utils.cpp:23 VARIABLE add_ln23 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_3_fu_653_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_503_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_12_fu_427_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_12 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_439_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U6627 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_11 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U6627 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_541_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1107_fu_598_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE p_mid1107 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1_U6627 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_27 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_725_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_645_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_6_fu_467_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_6 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:31 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_1_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_2_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_3_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_4_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_5_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_6_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_7_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_8_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_9_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_10_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_11_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_12_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_13_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_14_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_15_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:37 VARIABLE conv_wt_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1596_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1597_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1598_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1599_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1600_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1601_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1602_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1603_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1604_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1605_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1606_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1607_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1608_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1609_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1610_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1611_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1612_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1613_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1614_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1615_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1616_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1617_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1618_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1619_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1620_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1621_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1622_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1623_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1624_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1625_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1626_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1627_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1628_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1629_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1630_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1631_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1632_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1633_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1634_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1635_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1636_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1637_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1638_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1639_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1640_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1641_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1642_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1643_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1644_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1645_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1646_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1647_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1648_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1649_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1650_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1651_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1652_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1653_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1654_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1655_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1656_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1657_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1658_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1659_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1660_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1661_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1662_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1663_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1664_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1665_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1666_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1667_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1668_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1669_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1670_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1671_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1672_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1673_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1674_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1675_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1676_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1677_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1678_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1679_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1680_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1681_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1682_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1683_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1684_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1685_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1686_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1687_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1688_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1689_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1690_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1691_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1692_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1693_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1694_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1695_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1696_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1697_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1698_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1699_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1700_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1701_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1702_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1703_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1704_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1705_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1706_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1707_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1708_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1709_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1710_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1711_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1712_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1713_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1714_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1715_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1716_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1717_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1718_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1719_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1720_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1721_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1722_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1723_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1724_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1725_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1726_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1727_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1728_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1729_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1730_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1731_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1732_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1733_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1734_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1735_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1736_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1737_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1738_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1739_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1740_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1741_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1742_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1743_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1744_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1745_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1746_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1747_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1748_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1749_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1750_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1751_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1752_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1753_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1754_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1755_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1756_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1757_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1758_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1759_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1760_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1761_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1762_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1763_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1764_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1765_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1766_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1767_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1768_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1769_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1770_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1771_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1772_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1773_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1774_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1775_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1776_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1777_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1778_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1779_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1780_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1781_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1782_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1783_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1784_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1785_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1786_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1787_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1788_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1789_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1790_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1791_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1792_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1793_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1794_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1795_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1796_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1797_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1798_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1799_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1800_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1801_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1802_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1803_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1804_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1805_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1806_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1807_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1808_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1809_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1810_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1811_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1812_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1813_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1814_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1815_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1816_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1817_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1818_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1819_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1820_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1821_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1822_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1823_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1824_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1825_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1826_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1827_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1828_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1829_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1830_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1831_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1832_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1833_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1834_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1835_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1836_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1837_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1838_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1839_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1840_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1841_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1842_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1843_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1844_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1845_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1846_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1847_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1848_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1849_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1850_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1851_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1852_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1853_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1854_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1855_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1856_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1857_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1858_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1859_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1860_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1861_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1862_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1863_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1864_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1865_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1866_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1867_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1868_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1869_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1869 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1870_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1871_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1872_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1873_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1874_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1875_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1876_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1877_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1878_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1879_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1880_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1881_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1882_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1883_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1884_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1885_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1886_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1887_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1888_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1889_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1890_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1891_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1892_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1893_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1894_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1895_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1896_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1897_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1898_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1899_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1900_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1901_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1902_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1903_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1904_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1905_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1906_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1907_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1908_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1909_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1910_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1911_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1912_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1913_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1914_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:40 VARIABLE conv_out_buf_1914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_fpn_2.cpp:45 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_3215_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:50 VARIABLE add_ln50_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_3227_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:50 VARIABLE add_ln50 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_6ns_7_1_1_U6649 SOURCE ./fpn_tiled_conv_fpn_2.cpp:50 VARIABLE mul_ln50 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_3341_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:53 VARIABLE add_ln53 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_3429_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:64 VARIABLE add_ln64 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_3521_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:60 VARIABLE add_ln60 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_3526_p2 SOURCE ./fpn_tiled_conv_fpn_2.cpp:53 VARIABLE add_ln53_1 LOOP TILE_ROW_TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 70 URAM 0}} fpn_tiled_conv_fpn_3_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_5282_p2 SOURCE {} VARIABLE empty_70 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_5294_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U6659 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem12_fu_5665_p2 SOURCE {} VARIABLE next_urem12 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_5685_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_663_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_590_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_599_p2 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6980 SOURCE ./fpn_utils.cpp:17 VARIABLE mul_ln17 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_5ns_6s_14_4_1_U6981 SOURCE ./fpn_utils.cpp:17 VARIABLE add_ln17_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_5ns_6s_14_4_1_U6981 SOURCE ./fpn_utils.cpp:41 VARIABLE mul_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_726_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_5ns_5ns_8_4_1_U6980 SOURCE ./fpn_utils.cpp:17 VARIABLE empty_69 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_789_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_4ns_8ns_5ns_6s_14_4_1_U6981 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_879_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_3 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_888_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_898_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_907_p2 SOURCE ./fpn_utils.cpp:41 VARIABLE add_ln41_4 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_841_p2 SOURCE ./fpn_utils.cpp:23 VARIABLE add_ln23 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_627_p2 SOURCE ./fpn_utils.cpp:20 VARIABLE add_ln20_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_10_fu_401_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_10 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_413_p2 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U7011 SOURCE ./fpn_utils.cpp:209 VARIABLE add_ln209_9 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U7011 SOURCE ./fpn_utils.cpp:217 VARIABLE mul_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_500_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1_U7011 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217_21 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_591_p2 SOURCE ./fpn_utils.cpp:217 VARIABLE add_ln217 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_596_p2 SOURCE ./fpn_utils.cpp:215 VARIABLE add_ln215 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_5_fu_441_p2 SOURCE ./fpn_utils.cpp:212 VARIABLE add_ln212_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} fpn_tiled_conv_fpn_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:29 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_1_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_2_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_3_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_4_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_5_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_6_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_7_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_8_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_9_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_10_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_11_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_12_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_13_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_14_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_15_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:35 VARIABLE conv_wt_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1277_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1278_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1279_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1280_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1281_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1282_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1283_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1284_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1285_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1286_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1287_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1288_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1289_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1290_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1291_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1292_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1293_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1294_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1295_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1296_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1297_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1298_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1299_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1300_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1301_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1302_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1303_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1304_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1305_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1306_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1307_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1308_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1309_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1310_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1311_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1312_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1313_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1314_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1315_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1316_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1317_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1318_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1319_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1320_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1321_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1322_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1323_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1324_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1325_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1326_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1327_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1328_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1329_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1330_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1331_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1332_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1333_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1334_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1335_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1336_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1337_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1338_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1339_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1340_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1341_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1342_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1343_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1344_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1345_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1346_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1347_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1348_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1349_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1350_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1351_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1352_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1353_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1354_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1355_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1356_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1357_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1358_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1359_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1360_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1361_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1362_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1363_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1364_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1365_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1366_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1367_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1368_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1369_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1370_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1371_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1372_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1373_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1374_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1375_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1376_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1377_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1378_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1379_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1380_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1381_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1382_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1383_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1384_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1385_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1386_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1387_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1388_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1389_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1390_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1391_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1392_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1393_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1394_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1395_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1396_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1397_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1398_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1399_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1400_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1401_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1402_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1403_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1404_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1405_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1406_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1407_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1408_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1409_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1410_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1411_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1412_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1413_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1414_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1415_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1416_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1417_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1418_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1419_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1420_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1421_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1422_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1423_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1424_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1425_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1426_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1427_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1428_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1429_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1430_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1431_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1432_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1433_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1434_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1435_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1436_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1437_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1438_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1439_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1440_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1441_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1442_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1443_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1444_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1445_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1446_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1447_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1448_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1449_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1450_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1451_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1452_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1453_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1454_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1455_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1456_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1457_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1458_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1459_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1460_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1461_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1462_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1463_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1464_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1465_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1466_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1467_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1468_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1469_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1470_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1471_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1472_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1473_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1474_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1475_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1476_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1477_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1478_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1479_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1480_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1481_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1482_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1483_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1484_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1485_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1486_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1487_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1488_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1489_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1490_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1491_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1492_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1493_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1494_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1495_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1496_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1497_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1498_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1499_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1500_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1501_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1502_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1503_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1504_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1505_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1506_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1507_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1508_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1509_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1510_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1511_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1512_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1513_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1514_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1515_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1516_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1517_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1518_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1519_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1520_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1521_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1522_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1523_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1524_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1525_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1526_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1527_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1528_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1529_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1530_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1531_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1532_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1533_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1534_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1535_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1536_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1537_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1538_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1539_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1540_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1541_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1542_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1543_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1544_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1545_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1546_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1547_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1548_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1549_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1550_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1551_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1552_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1553_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1554_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1555_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1556_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1557_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1558_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1559_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1560_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1561_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1562_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1563_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1564_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1565_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1566_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1567_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1568_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1569_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1570_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1571_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1572_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1573_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1574_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1575_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1576_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1577_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1578_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1579_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1580_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1581_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1582_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1583_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1584_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1585_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1586_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1587_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1588_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1589_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1590_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1591_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1592_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1593_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1594_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1595_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:38 VARIABLE conv_out_buf_1595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_fpn_3.cpp:43 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_3173_p2 SOURCE ./fpn_tiled_conv_fpn_3.cpp:51 VARIABLE add_ln51 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_3182_p2 SOURCE ./fpn_tiled_conv_fpn_3.cpp:53 VARIABLE add_ln53 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_3266_p2 SOURCE ./fpn_tiled_conv_fpn_3.cpp:62 VARIABLE add_ln62 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_3358_p2 SOURCE ./fpn_tiled_conv_fpn_3.cpp:58 VARIABLE add_ln58 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1637 BRAM 70 URAM 0}} fpn_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:30 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_1_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_2_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_3_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_4_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_5_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_6_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_7_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_8_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_9_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_10_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_11_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_12_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_13_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_14_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_0_0_15_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:36 VARIABLE conv_wt_buf_0_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_3_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_4_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_5_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_6_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_7_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_8_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_9_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_10_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_11_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_12_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_13_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_14_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_15_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_16_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_17_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_18_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_19_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_20_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_21_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_22_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_23_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_24_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_25_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_26_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_27_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_28_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_29_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_30_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_31_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_32_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_33_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_34_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_35_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_36_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_37_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_38_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_39_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_40_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_41_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_42_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_43_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_44_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_45_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_46_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_47_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_48_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_49_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_50_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_51_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_52_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_53_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_54_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_55_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_56_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_57_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_58_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_59_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_60_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_61_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_62_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_63_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_64_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_65_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_66_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_67_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_68_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_69_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_70_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_71_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_72_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_73_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_74_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_75_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_76_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_77_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_78_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_79_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_80_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_81_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_82_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_83_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_84_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_85_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_86_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_87_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_88_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_89_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_90_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_91_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_92_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_93_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_94_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_95_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_96_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_97_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_98_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_99_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_100_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_101_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_102_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_103_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_104_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_105_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_106_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_107_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_108_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_109_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_110_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_111_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_112_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_113_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_114_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_115_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_116_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_117_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_118_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_119_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_120_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_121_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_122_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_123_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_124_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_125_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_126_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_127_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_128_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_129_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_130_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_131_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_132_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_133_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_134_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_135_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_136_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_137_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_138_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_139_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_140_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_141_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_142_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_143_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_144_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_145_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_146_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_147_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_148_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_149_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_150_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_151_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_152_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_153_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_154_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_155_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_156_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_157_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_158_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_159_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_160_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_161_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_162_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_163_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_164_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_165_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_166_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_167_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_168_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_169_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_170_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_171_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_172_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_173_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_174_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_175_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_176_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_177_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_178_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_179_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_180_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_181_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_182_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_183_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_184_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_185_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_186_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_187_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_188_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_189_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_190_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_191_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_192_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_193_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_194_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_195_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_196_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_197_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_198_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_199_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_200_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_201_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_202_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_203_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_204_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_205_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_206_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_207_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_208_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_209_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_210_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_211_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_212_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_213_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_214_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_215_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_216_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_217_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_218_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_219_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_220_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_221_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_222_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_223_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_224_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_225_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_226_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_227_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_228_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_229_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_230_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_231_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_232_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_233_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_234_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_235_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_236_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_237_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_238_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_239_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_240_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_241_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_242_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_243_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_244_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_245_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_246_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_247_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_248_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_249_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_250_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_251_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_252_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_253_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_254_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_255_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_256_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_257_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_258_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_259_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_260_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_261_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_262_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_263_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_264_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_265_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_266_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_267_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_268_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_269_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_270_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_271_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_272_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_273_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_274_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_275_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_276_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_277_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_278_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_279_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_280_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_281_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_282_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_283_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_284_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_285_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_286_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_287_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_288_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_289_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_290_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_291_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_292_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_293_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_294_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_295_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_296_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_297_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_298_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_299_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_300_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_301_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_302_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_303_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_304_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_305_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_306_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_307_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_308_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_309_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_310_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_311_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_312_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_313_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_314_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_315_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_316_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_317_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_318_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_319_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:39 VARIABLE conv_out_buf_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_2_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_3_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_4_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_5_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_6_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_7_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_8_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_9_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_10_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_11_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_12_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_13_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_14_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME partial_out_fm_buf_15_U SOURCE ./fpn_tiled_conv_lateral_3.cpp:44 VARIABLE partial_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_3373_p2 SOURCE ./fpn_tiled_conv_lateral_3.cpp:52 VARIABLE add_ln52 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_3382_p2 SOURCE ./fpn_tiled_conv_lateral_3.cpp:54 VARIABLE add_ln54 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_3444_p2 SOURCE ./fpn_tiled_conv_lateral_3.cpp:63 VARIABLE add_ln63 LOOP TILE_CUBE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_3536_p2 SOURCE ./fpn_tiled_conv_lateral_3.cpp:59 VARIABLE add_ln59 LOOP TILE_COL_FILTER_SIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lateral_0_output_feature_map_U SOURCE {} VARIABLE lateral_0_output_feature_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 26680 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lateral_1_output_feature_map_U SOURCE {} VARIABLE lateral_1_output_feature_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6670 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lateral_2_output_feature_map_U SOURCE {} VARIABLE lateral_2_output_feature_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1668 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME lateral_3_output_feature_map_U SOURCE {} VARIABLE lateral_3_output_feature_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 420 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nn_interpl_out_3_2_U SOURCE {} VARIABLE nn_interpl_out_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1668 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nn_interpl_out_2_1_U SOURCE {} VARIABLE nn_interpl_out_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6670 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nn_interpl_out_1_0_U SOURCE {} VARIABLE nn_interpl_out_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 26680 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 13073 BRAM 70944 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_256_s {AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_512_s {AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_1024_s {AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_1x1_256_2048_s {AREA {DSP 0 BRAM 0 URAM 0}} fpn_load_layer_params_from_DRAM_3x3_256_256_18 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.4 seconds. CPU system time: 0.51 seconds. Elapsed time: 19.51 seconds; current allocated memory: 3.723 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fpn_top.
Execute       syn_report -model fpn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.10 MHz
Command     autosyn done; 999.43 sec.
Command   csynth_design done; 1208.02 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1114.78 seconds. CPU system time: 31.62 seconds. Elapsed time: 1208.02 seconds; current allocated memory: 2.240 GB.
Execute   cleanup_all 
Command   cleanup_all done; 1.63 sec.
