// Seed: 75908090
module module_0 ();
  id_1 :
  assert property (@(posedge -1) id_1)
  else $signed(50);
  ;
  assign module_2.id_1 = 0;
  initial id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_5 = id_3;
endmodule
module module_2 (
    input wand id_0,
    input wand id_1
    , id_5,
    input tri0 id_2,
    input wire id_3
);
  parameter id_6 = 1'h0;
  wire id_7;
  ;
  module_0 modCall_1 ();
  wire id_8;
endmodule
