:wq# conf:set_string "lefdef.rect_inpath" "mag"
# conf:set_string "lefdef.rect_outdir" "final_rect"

# set initial rect output directory
conf:set_string "lefdef.rect_outinitdir" "init_rect"

# -- Input files
  # read in the lab4 act file
act:read "expander.act"
  # add the cells file to the design
act:merge "cells.act"

  # expand the design, substituting all parameters
act:expand
  # set the top-level process to the expanded accum
act:top "expander"

# -- Circuit generation
  # map all the production rules to the cells
ckt:cell-map
  # generate the transistor-level circuit
ckt:map

# -- Placement flow

  # load layout generation modules
load-scm "phydb.scm"

  # set the layout density, and calculate the area multiplier
define density 0.5    
define area (* 1.05 (/ 1 density))

  # create the layout problem with aspect ratio 1.0
phydb:create area 1.0 "output.lef"

  # emit .rect files for all the cells needed
act:layout:rect

  # initialize Dali, the cell placer
dali:init 3
  # place the design with the specified density
dali:place-design density  
  # place I/Os on metal1
dali:place-io "m1"
  # export placement information to the layout db
dali:export-phydb
  # end placer
dali:close

# -- Write outputs
phydb:write-def "output.def"
phydb:write-aux-rect "output"
phydb:update-lef "output"