
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011894  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001468  08011a78  08011a78  00021a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012ee0  08012ee0  00031e80  2**0
                  CONTENTS
  4 .ARM          00000000  08012ee0  08012ee0  00031e80  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012ee0  08012ee0  00031e80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012ee0  08012ee0  00022ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012ee4  08012ee4  00022ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e80  20000000  08012ee8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000acc  20001e80  08014d68  00031e80  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000294c  08014d68  0003294c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00044a9d  00000000  00000000  00031eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000775b  00000000  00000000  0007694d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002238  00000000  00000000  0007e0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001df0  00000000  00000000  000802e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035313  00000000  00000000  000820d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002edb5  00000000  00000000  000b73e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001266c0  00000000  00000000  000e6198  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020c858  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009630  00000000  00000000  0020c8d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e80 	.word	0x20001e80
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011a5c 	.word	0x08011a5c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e84 	.word	0x20001e84
 800021c:	08011a5c 	.word	0x08011a5c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00c f89a 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f8f0 	bl	8000ef8 <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08011a78 	.word	0x08011a78

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00c f8cf 	bl	800ceca <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00c fd25 	bl	800d77c <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00c fb07 	bl	800d348 <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4807      	ldr	r0, [pc, #28]	; (8000d74 <DM_PostInit+0x34>)
 8000d58:	f00c f876 	bl	800ce48 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f006 fe90 	bl	8007a84 <HAL_Delay>

	  DM_RefreshScreen();
 8000d64:	f000 fb88 	bl	8001478 <DM_RefreshScreen>
#ifdef SWV_DEBUG_ENABLED
	  printf("Init Completed\n");
 8000d68:	4803      	ldr	r0, [pc, #12]	; (8000d78 <DM_PostInit+0x38>)
 8000d6a:	f00d fc09 	bl	800e580 <puts>
#endif


}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	08011a84 	.word	0x08011a84
 8000d78:	08011a94 	.word	0x08011a94

08000d7c <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d82:	f003 fed3 	bl	8004b2c <ToplevelMenu_getStatus>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d018      	beq.n	8000dbe <DM_UpdateDisplay+0x42>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000d8c:	4854      	ldr	r0, [pc, #336]	; (8000ee0 <DM_UpdateDisplay+0x164>)
 8000d8e:	f00d fbf7 	bl	800e580 <puts>
		#endif

		switch(ToplevelMenu_getStatus())
 8000d92:	f003 fecb 	bl	8004b2c <ToplevelMenu_getStatus>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d008      	beq.n	8000dae <DM_UpdateDisplay+0x32>
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d00a      	beq.n	8000db6 <DM_UpdateDisplay+0x3a>
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d000      	beq.n	8000da6 <DM_UpdateDisplay+0x2a>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000da4:	e089      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f002 fdce 	bl	8003948 <ToplevelMenu_DrawMenu>
				break;
 8000dac:	e085      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000dae:	2002      	movs	r0, #2
 8000db0:	f002 fdca 	bl	8003948 <ToplevelMenu_DrawMenu>
				break;
 8000db4:	e081      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000db6:	2003      	movs	r0, #3
 8000db8:	f002 fdc6 	bl	8003948 <ToplevelMenu_DrawMenu>
				break;
 8000dbc:	e07d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000dbe:	f003 fcad 	bl	800471c <FuncMenu_getStatus>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d018      	beq.n	8000dfa <DM_UpdateDisplay+0x7e>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FuncMenu_DrawMenu\n");
 8000dc8:	4845      	ldr	r0, [pc, #276]	; (8000ee0 <DM_UpdateDisplay+0x164>)
 8000dca:	f00d fbd9 	bl	800e580 <puts>
		#endif

		switch(FuncMenu_getStatus())
 8000dce:	f003 fca5 	bl	800471c <FuncMenu_getStatus>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d008      	beq.n	8000dea <DM_UpdateDisplay+0x6e>
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d00a      	beq.n	8000df2 <DM_UpdateDisplay+0x76>
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d000      	beq.n	8000de2 <DM_UpdateDisplay+0x66>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);

				break;

			default:
				break;
 8000de0:	e06b      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000de2:	2001      	movs	r0, #1
 8000de4:	f002 f8f6 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000de8:	e067      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dea:	2002      	movs	r0, #2
 8000dec:	f002 f8f2 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000df0:	e063      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				FuncMenu_DrawMenu(ENABLE_FUNC_SYNC_MENU);
 8000df2:	2003      	movs	r0, #3
 8000df4:	f002 f8ee 	bl	8002fd4 <FuncMenu_DrawMenu>
				break;
 8000df8:	e05f      	b.n	8000eba <DM_UpdateDisplay+0x13e>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000dfa:	f003 fd95 	bl	8004928 <GainMenu_getStatus>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d018      	beq.n	8000e36 <DM_UpdateDisplay+0xba>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("GainMenu_DrawMenu\n");
 8000e04:	4837      	ldr	r0, [pc, #220]	; (8000ee4 <DM_UpdateDisplay+0x168>)
 8000e06:	f00d fbbb 	bl	800e580 <puts>
		#endif

		switch(GainMenu_getStatus())
 8000e0a:	f003 fd8d 	bl	8004928 <GainMenu_getStatus>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d008      	beq.n	8000e26 <DM_UpdateDisplay+0xaa>
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d00a      	beq.n	8000e2e <DM_UpdateDisplay+0xb2>
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d000      	beq.n	8000e1e <DM_UpdateDisplay+0xa2>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);

				break;

			default:
				break;
 8000e1c:	e04d      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f002 fd04 	bl	800382c <GainMenu_DrawMenu>
				break;
 8000e24:	e049      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e26:	2002      	movs	r0, #2
 8000e28:	f002 fd00 	bl	800382c <GainMenu_DrawMenu>
				break;
 8000e2c:	e045      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				GainMenu_DrawMenu(ENABLE_GAIN_SYNC_MENU);
 8000e2e:	2003      	movs	r0, #3
 8000e30:	f002 fcfc 	bl	800382c <GainMenu_DrawMenu>
				break;
 8000e34:	e041      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e36:	f003 fc65 	bl	8004704 <FreqMenu_getStatus>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d023      	beq.n	8000e88 <DM_UpdateDisplay+0x10c>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("FreqMenu_DrawMenu\n");
 8000e40:	4829      	ldr	r0, [pc, #164]	; (8000ee8 <DM_UpdateDisplay+0x16c>)
 8000e42:	f00d fb9d 	bl	800e580 <puts>
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e46:	f003 fc5d 	bl	8004704 <FreqMenu_getStatus>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d832      	bhi.n	8000eb8 <DM_UpdateDisplay+0x13c>
 8000e52:	a201      	add	r2, pc, #4	; (adr r2, 8000e58 <DM_UpdateDisplay+0xdc>)
 8000e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e58:	08000e69 	.word	0x08000e69
 8000e5c:	08000e71 	.word	0x08000e71
 8000e60:	08000e79 	.word	0x08000e79
 8000e64:	08000e81 	.word	0x08000e81
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f000 fb5d 	bl	8001528 <FreqMenu_DrawMenu>

				break;
 8000e6e:	e024      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e70:	2002      	movs	r0, #2
 8000e72:	f000 fb59 	bl	8001528 <FreqMenu_DrawMenu>
				break;
 8000e76:	e020      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 fb55 	bl	8001528 <FreqMenu_DrawMenu>

				break;
 8000e7e:	e01c      	b.n	8000eba <DM_UpdateDisplay+0x13e>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e80:	2004      	movs	r0, #4
 8000e82:	f000 fb51 	bl	8001528 <FreqMenu_DrawMenu>
				break;
 8000e86:	e018      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e88:	f002 fe18 	bl	8003abc <BiasMenu_getStatus>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <DM_UpdateDisplay+0x124>
	{

		#ifdef SWV_DEBUG_ENABLED
			  printf("BiasMenu_DrawMenu\n");
 8000e92:	4816      	ldr	r0, [pc, #88]	; (8000eec <DM_UpdateDisplay+0x170>)
 8000e94:	f00d fb74 	bl	800e580 <puts>
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ff1d 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e9e:	e00c      	b.n	8000eba <DM_UpdateDisplay+0x13e>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ea0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ea4:	9301      	str	r3, [sp, #4]
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2232      	movs	r2, #50	; 0x32
 8000eae:	210a      	movs	r1, #10
 8000eb0:	480f      	ldr	r0, [pc, #60]	; (8000ef0 <DM_UpdateDisplay+0x174>)
 8000eb2:	f00b ffc9 	bl	800ce48 <ILI9341_Draw_Text>
 8000eb6:	e000      	b.n	8000eba <DM_UpdateDisplay+0x13e>
				break;
 8000eb8:	bf00      	nop
		char encoder_value[50] = "";
		snprintf(encoder_value, sizeof(encoder_value), "SWEEP_TIMER->ARR: %5lu - ENCODER: %5lu", SWEEP_TIMER->ARR, ENCODER_TIMER->CNT);
		ILI9341_Draw_Text(encoder_value, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <DM_UpdateDisplay+0x178>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d00a      	beq.n	8000ed8 <DM_UpdateDisplay+0x15c>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ec2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	2301      	movs	r3, #1
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	22be      	movs	r2, #190	; 0xbe
 8000ed0:	210a      	movs	r1, #10
 8000ed2:	4808      	ldr	r0, [pc, #32]	; (8000ef4 <DM_UpdateDisplay+0x178>)
 8000ed4:	f00b ffb8 	bl	800ce48 <ILI9341_Draw_Text>

}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	08011aa4 	.word	0x08011aa4
 8000ee4:	08011ab8 	.word	0x08011ab8
 8000ee8:	08011acc 	.word	0x08011acc
 8000eec:	08011ae0 	.word	0x08011ae0
 8000ef0:	08011af4 	.word	0x08011af4
 8000ef4:	20001e9c 	.word	0x20001e9c

08000ef8 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b09f      	sub	sp, #124	; 0x7c
 8000efc:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f04:	2300      	movs	r3, #0
 8000f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f16:	238c      	movs	r3, #140	; 0x8c
 8000f18:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f1c:	2328      	movs	r3, #40	; 0x28
 8000f1e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f34:	23af      	movs	r3, #175	; 0xaf
 8000f36:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f3a:	2346      	movs	r3, #70	; 0x46
 8000f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f52:	238a      	movs	r3, #138	; 0x8a
 8000f54:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f58:	2364      	movs	r3, #100	; 0x64
 8000f5a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f5e:	4bc4      	ldr	r3, [pc, #784]	; (8001270 <DM_DisplayFormattedOutput+0x378>)
 8000f60:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000f70:	23a1      	movs	r3, #161	; 0xa1
 8000f72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000f76:	2382      	movs	r3, #130	; 0x82
 8000f78:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f7c:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000f80:	b299      	uxth	r1, r3
 8000f82:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	2200      	movs	r2, #0
 8000f8a:	9201      	str	r2, [sp, #4]
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000f92:	460a      	mov	r2, r1
 8000f94:	2103      	movs	r1, #3
 8000f96:	48b7      	ldr	r0, [pc, #732]	; (8001274 <DM_DisplayFormattedOutput+0x37c>)
 8000f98:	f00b ff56 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000f9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	9201      	str	r2, [sp, #4]
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fb2:	460a      	mov	r2, r1
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	48b0      	ldr	r0, [pc, #704]	; (8001278 <DM_DisplayFormattedOutput+0x380>)
 8000fb8:	f00b ff46 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fbc:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000fc0:	b299      	uxth	r1, r3
 8000fc2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2200      	movs	r2, #0
 8000fca:	9201      	str	r2, [sp, #4]
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fd2:	460a      	mov	r2, r1
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	48a9      	ldr	r0, [pc, #676]	; (800127c <DM_DisplayFormattedOutput+0x384>)
 8000fd8:	f00b ff36 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fdc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000fe0:	b299      	uxth	r1, r3
 8000fe2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	2200      	movs	r2, #0
 8000fea:	9201      	str	r2, [sp, #4]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000ff2:	460a      	mov	r2, r1
 8000ff4:	2103      	movs	r1, #3
 8000ff6:	48a2      	ldr	r0, [pc, #648]	; (8001280 <DM_DisplayFormattedOutput+0x388>)
 8000ff8:	f00b ff26 	bl	800ce48 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8000ffc:	f004 fda8 	bl	8005b50 <SM_GetOutputInHertz>
 8001000:	ee10 3a10 	vmov	r3, s0
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fac7 	bl	8000598 <__aeabi_f2d>
 800100a:	4603      	mov	r3, r0
 800100c:	460c      	mov	r4, r1
 800100e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001012:	e9cd 3400 	strd	r3, r4, [sp]
 8001016:	4a9b      	ldr	r2, [pc, #620]	; (8001284 <DM_DisplayFormattedOutput+0x38c>)
 8001018:	210f      	movs	r1, #15
 800101a:	f00d fab9 	bl	800e590 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800101e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001022:	b299      	uxth	r1, r3
 8001024:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8001028:	b29c      	uxth	r4, r3
 800102a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800102e:	b29b      	uxth	r3, r3
 8001030:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001034:	2200      	movs	r2, #0
 8001036:	9201      	str	r2, [sp, #4]
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800103e:	4622      	mov	r2, r4
 8001040:	f00b ff02 	bl	800ce48 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001044:	2000      	movs	r0, #0
 8001046:	f004 fd51 	bl	8005aec <SM_GetOutputChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001050:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01d      	beq.n	8001094 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001058:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa9b 	bl	8000598 <__aeabi_f2d>
 8001062:	4603      	mov	r3, r0
 8001064:	460c      	mov	r4, r1
 8001066:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800106a:	e9cd 3400 	strd	r3, r4, [sp]
 800106e:	4a86      	ldr	r2, [pc, #536]	; (8001288 <DM_DisplayFormattedOutput+0x390>)
 8001070:	2112      	movs	r1, #18
 8001072:	f00d fa8d 	bl	800e590 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 8001076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fa8c 	bl	8000598 <__aeabi_f2d>
 8001080:	4603      	mov	r3, r0
 8001082:	460c      	mov	r4, r1
 8001084:	f107 0014 	add.w	r0, r7, #20
 8001088:	e9cd 3400 	strd	r3, r4, [sp]
 800108c:	4a7f      	ldr	r2, [pc, #508]	; (800128c <DM_DisplayFormattedOutput+0x394>)
 800108e:	2114      	movs	r1, #20
 8001090:	f00d fa7e 	bl	800e590 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001094:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001098:	b299      	uxth	r1, r3
 800109a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800109e:	b29c      	uxth	r4, r3
 80010a0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010aa:	2200      	movs	r2, #0
 80010ac:	9201      	str	r2, [sp, #4]
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010b4:	4622      	mov	r2, r4
 80010b6:	f00b fec7 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010ba:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010be:	b299      	uxth	r1, r3
 80010c0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010c4:	b29c      	uxth	r4, r3
 80010c6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	f107 0014 	add.w	r0, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	9201      	str	r2, [sp, #4]
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010da:	4622      	mov	r2, r4
 80010dc:	f00b feb4 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010e0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	3380      	adds	r3, #128	; 0x80
 80010e8:	b299      	uxth	r1, r3
 80010ea:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010ee:	b298      	uxth	r0, r3
 80010f0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	2200      	movs	r2, #0
 80010f8:	9201      	str	r2, [sp, #4]
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001100:	4602      	mov	r2, r0
 8001102:	4863      	ldr	r0, [pc, #396]	; (8001290 <DM_DisplayFormattedOutput+0x398>)
 8001104:	f00b fea0 	bl	800ce48 <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8001108:	f003 ff40 	bl	8004f8c <BO_GetOutputBias>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d103      	bne.n	800111a <DM_DisplayFormattedOutput+0x222>
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	667b      	str	r3, [r7, #100]	; 0x64
 8001118:	e00b      	b.n	8001132 <DM_DisplayFormattedOutput+0x23a>
 800111a:	f003 ff37 	bl	8004f8c <BO_GetOutputBias>
 800111e:	ee07 0a90 	vmov	s15, r0
 8001122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001126:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800112a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001132:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001134:	f7ff fa30 	bl	8000598 <__aeabi_f2d>
 8001138:	4603      	mov	r3, r0
 800113a:	460c      	mov	r4, r1
 800113c:	f107 0008 	add.w	r0, r7, #8
 8001140:	e9cd 3400 	strd	r3, r4, [sp]
 8001144:	4a53      	ldr	r2, [pc, #332]	; (8001294 <DM_DisplayFormattedOutput+0x39c>)
 8001146:	210c      	movs	r1, #12
 8001148:	f00d fa22 	bl	800e590 <sniprintf>
	if(BO_GetBiasPolarity())
 800114c:	f003 febe 	bl	8004ecc <BO_GetBiasPolarity>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d022      	beq.n	800119c <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 8001156:	4a50      	ldr	r2, [pc, #320]	; (8001298 <DM_DisplayFormattedOutput+0x3a0>)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	4611      	mov	r1, r2
 800115e:	8019      	strh	r1, [r3, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	0c12      	lsrs	r2, r2, #16
 8001164:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f00d fa42 	bl	800e5f8 <strcat>
 8001174:	4604      	mov	r4, r0
 8001176:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800117a:	b299      	uxth	r1, r3
 800117c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001180:	b298      	uxth	r0, r3
 8001182:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001186:	b29b      	uxth	r3, r3
 8001188:	2200      	movs	r2, #0
 800118a:	9201      	str	r2, [sp, #4]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001192:	4602      	mov	r2, r0
 8001194:	4620      	mov	r0, r4
 8001196:	f00b fe57 	bl	800ce48 <ILI9341_Draw_Text>
 800119a:	e021      	b.n	80011e0 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 800119c:	4a3f      	ldr	r2, [pc, #252]	; (800129c <DM_DisplayFormattedOutput+0x3a4>)
 800119e:	463b      	mov	r3, r7
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	4611      	mov	r1, r2
 80011a4:	8019      	strh	r1, [r3, #0]
 80011a6:	3302      	adds	r3, #2
 80011a8:	0c12      	lsrs	r2, r2, #16
 80011aa:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	463b      	mov	r3, r7
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f00d fa1f 	bl	800e5f8 <strcat>
 80011ba:	4604      	mov	r4, r0
 80011bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011c0:	b299      	uxth	r1, r3
 80011c2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011c6:	b298      	uxth	r0, r3
 80011c8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	2200      	movs	r2, #0
 80011d0:	9201      	str	r2, [sp, #4]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011d8:	4602      	mov	r2, r0
 80011da:	4620      	mov	r0, r4
 80011dc:	f00b fe34 	bl	800ce48 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011e0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	2200      	movs	r2, #0
 80011e8:	9201      	str	r2, [sp, #4]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011f0:	22aa      	movs	r2, #170	; 0xaa
 80011f2:	2103      	movs	r1, #3
 80011f4:	482a      	ldr	r0, [pc, #168]	; (80012a0 <DM_DisplayFormattedOutput+0x3a8>)
 80011f6:	f00b fe27 	bl	800ce48 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80011fa:	2000      	movs	r0, #0
 80011fc:	f004 fc76 	bl	8005aec <SM_GetOutputChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 800120c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001210:	2b06      	cmp	r3, #6
 8001212:	f200 8091 	bhi.w	8001338 <DM_DisplayFormattedOutput+0x440>
 8001216:	a201      	add	r2, pc, #4	; (adr r2, 800121c <DM_DisplayFormattedOutput+0x324>)
 8001218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121c:	08001239 	.word	0x08001239
 8001220:	08001255 	.word	0x08001255
 8001224:	080012ad 	.word	0x080012ad
 8001228:	080012c9 	.word	0x080012c9
 800122c:	080012e5 	.word	0x080012e5
 8001230:	08001301 	.word	0x08001301
 8001234:	0800131d 	.word	0x0800131d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001238:	233c      	movs	r3, #60	; 0x3c
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <DM_DisplayFormattedOutput+0x3ac>)
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	2364      	movs	r3, #100	; 0x64
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001248:	2203      	movs	r2, #3
 800124a:	218c      	movs	r1, #140	; 0x8c
 800124c:	2050      	movs	r0, #80	; 0x50
 800124e:	f00b fc57 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 8001252:	e071      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001254:	233c      	movs	r3, #60	; 0x3c
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <DM_DisplayFormattedOutput+0x3b0>)
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	23c8      	movs	r3, #200	; 0xc8
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001264:	2203      	movs	r2, #3
 8001266:	21a0      	movs	r1, #160	; 0xa0
 8001268:	2050      	movs	r0, #80	; 0x50
 800126a:	f00b fc49 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 800126e:	e063      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
 8001270:	3a449ba6 	.word	0x3a449ba6
 8001274:	08011b18 	.word	0x08011b18
 8001278:	08011b28 	.word	0x08011b28
 800127c:	08011b38 	.word	0x08011b38
 8001280:	08011b48 	.word	0x08011b48
 8001284:	08011b58 	.word	0x08011b58
 8001288:	08011b68 	.word	0x08011b68
 800128c:	08011b74 	.word	0x08011b74
 8001290:	08011b80 	.word	0x08011b80
 8001294:	08011b88 	.word	0x08011b88
 8001298:	08011ba8 	.word	0x08011ba8
 800129c:	08011bac 	.word	0x08011bac
 80012a0:	08011b94 	.word	0x08011b94
 80012a4:	20000e9c 	.word	0x20000e9c
 80012a8:	20000f8c 	.word	0x20000f8c
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012ac:	233c      	movs	r3, #60	; 0x3c
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	4b6a      	ldr	r3, [pc, #424]	; (800145c <DM_DisplayFormattedOutput+0x564>)
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	23c8      	movs	r3, #200	; 0xc8
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012bc:	2203      	movs	r2, #3
 80012be:	21a0      	movs	r1, #160	; 0xa0
 80012c0:	2050      	movs	r0, #80	; 0x50
 80012c2:	f00b fc1d 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80012c6:	e037      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012c8:	233c      	movs	r3, #60	; 0x3c
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	4b64      	ldr	r3, [pc, #400]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	23c8      	movs	r3, #200	; 0xc8
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012d8:	2203      	movs	r2, #3
 80012da:	21a0      	movs	r1, #160	; 0xa0
 80012dc:	2050      	movs	r0, #80	; 0x50
 80012de:	f00b fc0f 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80012e2:	e029      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80012e4:	233c      	movs	r3, #60	; 0x3c
 80012e6:	9302      	str	r3, [sp, #8]
 80012e8:	4b5e      	ldr	r3, [pc, #376]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	23c8      	movs	r3, #200	; 0xc8
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012f4:	2203      	movs	r2, #3
 80012f6:	21a0      	movs	r1, #160	; 0xa0
 80012f8:	2050      	movs	r0, #80	; 0x50
 80012fa:	f00b fc01 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80012fe:	e01b      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001300:	233c      	movs	r3, #60	; 0x3c
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	4b57      	ldr	r3, [pc, #348]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	23c8      	movs	r3, #200	; 0xc8
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001310:	2203      	movs	r2, #3
 8001312:	21a0      	movs	r1, #160	; 0xa0
 8001314:	2050      	movs	r0, #80	; 0x50
 8001316:	f00b fbf3 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 800131a:	e00d      	b.n	8001338 <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800131c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001320:	b29b      	uxth	r3, r3
 8001322:	2200      	movs	r2, #0
 8001324:	9201      	str	r2, [sp, #4]
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	f240 23fd 	movw	r3, #765	; 0x2fd
 800132c:	22aa      	movs	r2, #170	; 0xaa
 800132e:	2150      	movs	r1, #80	; 0x50
 8001330:	484d      	ldr	r0, [pc, #308]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 8001332:	f00b fd89 	bl	800ce48 <ILI9341_Draw_Text>
			break;
 8001336:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001338:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800133c:	b29b      	uxth	r3, r3
 800133e:	2200      	movs	r2, #0
 8001340:	9201      	str	r2, [sp, #4]
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001348:	22aa      	movs	r2, #170	; 0xaa
 800134a:	21b4      	movs	r1, #180	; 0xb4
 800134c:	4847      	ldr	r0, [pc, #284]	; (800146c <DM_DisplayFormattedOutput+0x574>)
 800134e:	f00b fd7b 	bl	800ce48 <ILI9341_Draw_Text>
	eOutput_mode sync_output_func = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 8001352:	2001      	movs	r0, #1
 8001354:	f004 fbca 	bl	8005aec <SM_GetOutputChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(sync_output_func)
 8001364:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001368:	2b06      	cmp	r3, #6
 800136a:	d873      	bhi.n	8001454 <DM_DisplayFormattedOutput+0x55c>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <DM_DisplayFormattedOutput+0x47c>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001391 	.word	0x08001391
 8001378:	080013ad 	.word	0x080013ad
 800137c:	080013c9 	.word	0x080013c9
 8001380:	080013e5 	.word	0x080013e5
 8001384:	08001401 	.word	0x08001401
 8001388:	0800141d 	.word	0x0800141d
 800138c:	08001439 	.word	0x08001439
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, SYNC_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001390:	233c      	movs	r3, #60	; 0x3c
 8001392:	9302      	str	r3, [sp, #8]
 8001394:	4b36      	ldr	r3, [pc, #216]	; (8001470 <DM_DisplayFormattedOutput+0x578>)
 8001396:	9301      	str	r3, [sp, #4]
 8001398:	2364      	movs	r3, #100	; 0x64
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013a0:	2203      	movs	r2, #3
 80013a2:	218c      	movs	r1, #140	; 0x8c
 80013a4:	20f5      	movs	r0, #245	; 0xf5
 80013a6:	f00b fbab 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80013aa:	e053      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013ac:	233c      	movs	r3, #60	; 0x3c
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	4b30      	ldr	r3, [pc, #192]	; (8001474 <DM_DisplayFormattedOutput+0x57c>)
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	23c8      	movs	r3, #200	; 0xc8
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013bc:	2203      	movs	r2, #3
 80013be:	21a0      	movs	r1, #160	; 0xa0
 80013c0:	20f5      	movs	r0, #245	; 0xf5
 80013c2:	f00b fb9d 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80013c6:	e045      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013c8:	233c      	movs	r3, #60	; 0x3c
 80013ca:	9302      	str	r3, [sp, #8]
 80013cc:	4b23      	ldr	r3, [pc, #140]	; (800145c <DM_DisplayFormattedOutput+0x564>)
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	23c8      	movs	r3, #200	; 0xc8
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013d8:	2203      	movs	r2, #3
 80013da:	21a0      	movs	r1, #160	; 0xa0
 80013dc:	20f5      	movs	r0, #245	; 0xf5
 80013de:	f00b fb8f 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80013e2:	e037      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80013e4:	233c      	movs	r3, #60	; 0x3c
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <DM_DisplayFormattedOutput+0x568>)
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	23c8      	movs	r3, #200	; 0xc8
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013f4:	2203      	movs	r2, #3
 80013f6:	21a0      	movs	r1, #160	; 0xa0
 80013f8:	20f5      	movs	r0, #245	; 0xf5
 80013fa:	f00b fb81 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 80013fe:	e029      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001400:	233c      	movs	r3, #60	; 0x3c
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	4b17      	ldr	r3, [pc, #92]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	23c8      	movs	r3, #200	; 0xc8
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001410:	2203      	movs	r2, #3
 8001412:	21a0      	movs	r1, #160	; 0xa0
 8001414:	20f5      	movs	r0, #245	; 0xf5
 8001416:	f00b fb73 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 800141a:	e01b      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, SYNC_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 800141c:	233c      	movs	r3, #60	; 0x3c
 800141e:	9302      	str	r3, [sp, #8]
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <DM_DisplayFormattedOutput+0x56c>)
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	23c8      	movs	r3, #200	; 0xc8
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800142c:	2203      	movs	r2, #3
 800142e:	21a0      	movs	r1, #160	; 0xa0
 8001430:	20f5      	movs	r0, #245	; 0xf5
 8001432:	f00b fb65 	bl	800cb00 <ILI9341_Draw_Wave>
			break;
 8001436:	e00d      	b.n	8001454 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, SYNC_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001438:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800143c:	b29b      	uxth	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	9201      	str	r2, [sp, #4]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001448:	22aa      	movs	r2, #170	; 0xaa
 800144a:	21f5      	movs	r1, #245	; 0xf5
 800144c:	4806      	ldr	r0, [pc, #24]	; (8001468 <DM_DisplayFormattedOutput+0x570>)
 800144e:	f00b fcfb 	bl	800ce48 <ILI9341_Draw_Text>
			break;
 8001452:	bf00      	nop
	}



}
 8001454:	bf00      	nop
 8001456:	376c      	adds	r7, #108	; 0x6c
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	20000cbc 	.word	0x20000cbc
 8001460:	20000dac 	.word	0x20000dac
 8001464:	2000107c 	.word	0x2000107c
 8001468:	08011b9c 	.word	0x08011b9c
 800146c:	08011ba0 	.word	0x08011ba0
 8001470:	20000e9c 	.word	0x20000e9c
 8001474:	20000f8c 	.word	0x20000f8c

08001478 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 800147e:	4820      	ldr	r0, [pc, #128]	; (8001500 <DM_RefreshScreen+0x88>)
 8001480:	f00a f964 	bl	800b74c <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 8001484:	2000      	movs	r0, #0
 8001486:	f00b ff5f 	bl	800d348 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 800148a:	2300      	movs	r3, #0
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	2302      	movs	r3, #2
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	2328      	movs	r3, #40	; 0x28
 800149a:	2250      	movs	r2, #80	; 0x50
 800149c:	21c8      	movs	r1, #200	; 0xc8
 800149e:	2000      	movs	r0, #0
 80014a0:	f00b fb6f 	bl	800cb82 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 80014a4:	2300      	movs	r3, #0
 80014a6:	9302      	str	r3, [sp, #8]
 80014a8:	2302      	movs	r3, #2
 80014aa:	9301      	str	r3, [sp, #4]
 80014ac:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2328      	movs	r3, #40	; 0x28
 80014b4:	2250      	movs	r2, #80	; 0x50
 80014b6:	21c8      	movs	r1, #200	; 0xc8
 80014b8:	2050      	movs	r0, #80	; 0x50
 80014ba:	f00b fb62 	bl	800cb82 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80014be:	2300      	movs	r3, #0
 80014c0:	9302      	str	r3, [sp, #8]
 80014c2:	2302      	movs	r3, #2
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2328      	movs	r3, #40	; 0x28
 80014ce:	2250      	movs	r2, #80	; 0x50
 80014d0:	21c8      	movs	r1, #200	; 0xc8
 80014d2:	20a0      	movs	r0, #160	; 0xa0
 80014d4:	f00b fb55 	bl	800cb82 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80014d8:	2300      	movs	r3, #0
 80014da:	9302      	str	r3, [sp, #8]
 80014dc:	2302      	movs	r3, #2
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	2328      	movs	r3, #40	; 0x28
 80014e8:	2250      	movs	r2, #80	; 0x50
 80014ea:	21c8      	movs	r1, #200	; 0xc8
 80014ec:	20f0      	movs	r0, #240	; 0xf0
 80014ee:	f00b fb48 	bl	800cb82 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 80014f2:	4803      	ldr	r0, [pc, #12]	; (8001500 <DM_RefreshScreen+0x88>)
 80014f4:	f00a f8f4 	bl	800b6e0 <HAL_TIM_Base_Start_IT>


}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	2000277c 	.word	0x2000277c

08001504 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a04      	ldr	r2, [pc, #16]	; (8001520 <DM_SetErrorDebugMsg+0x1c>)
 8001510:	212d      	movs	r1, #45	; 0x2d
 8001512:	4804      	ldr	r0, [pc, #16]	; (8001524 <DM_SetErrorDebugMsg+0x20>)
 8001514:	f00d f83c 	bl	800e590 <sniprintf>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	08011c2c 	.word	0x08011c2c
 8001524:	20001e9c 	.word	0x20001e9c

08001528 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	3b01      	subs	r3, #1
 8001536:	2b03      	cmp	r3, #3
 8001538:	d816      	bhi.n	8001568 <FreqMenu_DrawMenu+0x40>
 800153a:	a201      	add	r2, pc, #4	; (adr r2, 8001540 <FreqMenu_DrawMenu+0x18>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	08001551 	.word	0x08001551
 8001544:	08001557 	.word	0x08001557
 8001548:	0800155d 	.word	0x0800155d
 800154c:	08001563 	.word	0x08001563
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 8001550:	f000 f810 	bl	8001574 <FreqMenu_DrawMainMenu>
			break;
 8001554:	e009      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 8001556:	f000 f849 	bl	80015ec <FreqMenu_DrawPresetMenu>
			break;
 800155a:	e006      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 800155c:	f001 faf4 	bl	8002b48 <FreqMenu_DrawAdjustMenu>
			break;
 8001560:	e003      	b.n	800156a <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 8001562:	f001 fb07 	bl	8002b74 <FreqMenu_DrawSweepMenu>
			break;
 8001566:	e000      	b.n	800156a <FreqMenu_DrawMenu+0x42>

		default:
			break;
 8001568:	bf00      	nop

	}
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop

08001574 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800157a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	2302      	movs	r3, #2
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2300      	movs	r3, #0
 8001586:	220a      	movs	r2, #10
 8001588:	2105      	movs	r1, #5
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <FreqMenu_DrawMainMenu+0x68>)
 800158c:	f00b fc5c 	bl	800ce48 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 8001590:	f7ff fcb2 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8001594:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	2302      	movs	r3, #2
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2300      	movs	r3, #0
 80015a0:	22d2      	movs	r2, #210	; 0xd2
 80015a2:	2105      	movs	r1, #5
 80015a4:	480e      	ldr	r0, [pc, #56]	; (80015e0 <FreqMenu_DrawMainMenu+0x6c>)
 80015a6:	f00b fc4f 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80015aa:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	2302      	movs	r3, #2
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	2300      	movs	r3, #0
 80015b6:	22d2      	movs	r2, #210	; 0xd2
 80015b8:	2157      	movs	r1, #87	; 0x57
 80015ba:	480a      	ldr	r0, [pc, #40]	; (80015e4 <FreqMenu_DrawMainMenu+0x70>)
 80015bc:	f00b fc44 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  174, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80015c0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	2302      	movs	r3, #2
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2300      	movs	r3, #0
 80015cc:	22d2      	movs	r2, #210	; 0xd2
 80015ce:	21ae      	movs	r1, #174	; 0xae
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <FreqMenu_DrawMainMenu+0x74>)
 80015d2:	f00b fc39 	bl	800ce48 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	08011c30 	.word	0x08011c30
 80015e0:	08011c3c 	.word	0x08011c3c
 80015e4:	08011c44 	.word	0x08011c44
 80015e8:	08011c4c 	.word	0x08011c4c

080015ec <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f6:	9301      	str	r3, [sp, #4]
 80015f8:	2302      	movs	r3, #2
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2300      	movs	r3, #0
 80015fe:	220a      	movs	r2, #10
 8001600:	2105      	movs	r1, #5
 8001602:	4886      	ldr	r0, [pc, #536]	; (800181c <FreqMenu_DrawPresetMenu+0x230>)
 8001604:	f00b fc20 	bl	800ce48 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001608:	2328      	movs	r3, #40	; 0x28
 800160a:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 800160c:	233c      	movs	r3, #60	; 0x3c
 800160e:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 8001610:	2350      	movs	r3, #80	; 0x50
 8001612:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001614:	2364      	movs	r3, #100	; 0x64
 8001616:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001618:	2378      	movs	r3, #120	; 0x78
 800161a:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 800161c:	238c      	movs	r3, #140	; 0x8c
 800161e:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 8001620:	23a0      	movs	r3, #160	; 0xa0
 8001622:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001624:	f003 fe74 	bl	8005310 <FreqO_GetFPresetObject>
 8001628:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	f001 825d 	beq.w	8002aec <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f240 22ee 	movw	r2, #750	; 0x2ee
 800163a:	4293      	cmp	r3, r2
 800163c:	f000 849a 	beq.w	8001f74 <FreqMenu_DrawPresetMenu+0x988>
 8001640:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001644:	4293      	cmp	r3, r2
 8001646:	d817      	bhi.n	8001678 <FreqMenu_DrawPresetMenu+0x8c>
 8001648:	2b32      	cmp	r3, #50	; 0x32
 800164a:	f000 81b3 	beq.w	80019b4 <FreqMenu_DrawPresetMenu+0x3c8>
 800164e:	2b32      	cmp	r3, #50	; 0x32
 8001650:	d806      	bhi.n	8001660 <FreqMenu_DrawPresetMenu+0x74>
 8001652:	2b01      	cmp	r3, #1
 8001654:	d038      	beq.n	80016c8 <FreqMenu_DrawPresetMenu+0xdc>
 8001656:	2b0a      	cmp	r3, #10
 8001658:	f000 8102 	beq.w	8001860 <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 800165c:	f001 ba52 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001660:	2bfa      	cmp	r3, #250	; 0xfa
 8001662:	f000 8317 	beq.w	8001c94 <FreqMenu_DrawPresetMenu+0x6a8>
 8001666:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800166a:	f000 83d9 	beq.w	8001e20 <FreqMenu_DrawPresetMenu+0x834>
 800166e:	2b64      	cmp	r3, #100	; 0x64
 8001670:	f000 8266 	beq.w	8001b40 <FreqMenu_DrawPresetMenu+0x554>
}
 8001674:	f001 ba46 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 8001678:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800167c:	4293      	cmp	r3, r2
 800167e:	f000 8758 	beq.w	8002532 <FreqMenu_DrawPresetMenu+0xf46>
 8001682:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001686:	4293      	cmp	r3, r2
 8001688:	d80f      	bhi.n	80016aa <FreqMenu_DrawPresetMenu+0xbe>
 800168a:	f241 3288 	movw	r2, #5000	; 0x1388
 800168e:	4293      	cmp	r3, r2
 8001690:	f000 85e0 	beq.w	8002254 <FreqMenu_DrawPresetMenu+0xc68>
 8001694:	f242 7210 	movw	r2, #10000	; 0x2710
 8001698:	4293      	cmp	r3, r2
 800169a:	f000 86a1 	beq.w	80023e0 <FreqMenu_DrawPresetMenu+0xdf4>
 800169e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016a2:	f000 852d 	beq.w	8002100 <FreqMenu_DrawPresetMenu+0xb14>
}
 80016a6:	f001 ba2d 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016aa:	4a5d      	ldr	r2, [pc, #372]	; (8001820 <FreqMenu_DrawPresetMenu+0x234>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	f001 80ae 	beq.w	800280e <FreqMenu_DrawPresetMenu+0x1222>
 80016b2:	4a5c      	ldr	r2, [pc, #368]	; (8001824 <FreqMenu_DrawPresetMenu+0x238>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	f001 816f 	beq.w	8002998 <FreqMenu_DrawPresetMenu+0x13ac>
 80016ba:	f24c 3250 	movw	r2, #50000	; 0xc350
 80016be:	4293      	cmp	r3, r2
 80016c0:	f000 87fc 	beq.w	80026bc <FreqMenu_DrawPresetMenu+0x10d0>
}
 80016c4:	f001 ba1e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	2302      	movs	r3, #2
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2300      	movs	r3, #0
 80016d8:	2105      	movs	r1, #5
 80016da:	4853      	ldr	r0, [pc, #332]	; (8001828 <FreqMenu_DrawPresetMenu+0x23c>)
 80016dc:	f00b fbb4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80016e0:	7bbb      	ldrb	r3, [r7, #14]
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	2300      	movs	r3, #0
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	2302      	movs	r3, #2
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80016f0:	2105      	movs	r1, #5
 80016f2:	484e      	ldr	r0, [pc, #312]	; (800182c <FreqMenu_DrawPresetMenu+0x240>)
 80016f4:	f00b fba8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80016f8:	7b7b      	ldrb	r3, [r7, #13]
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	2300      	movs	r3, #0
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	2302      	movs	r3, #2
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001708:	2105      	movs	r1, #5
 800170a:	4849      	ldr	r0, [pc, #292]	; (8001830 <FreqMenu_DrawPresetMenu+0x244>)
 800170c:	f00b fb9c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001710:	7b3b      	ldrb	r3, [r7, #12]
 8001712:	b29a      	uxth	r2, r3
 8001714:	2300      	movs	r3, #0
 8001716:	9301      	str	r3, [sp, #4]
 8001718:	2302      	movs	r3, #2
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001720:	2105      	movs	r1, #5
 8001722:	4844      	ldr	r0, [pc, #272]	; (8001834 <FreqMenu_DrawPresetMenu+0x248>)
 8001724:	f00b fb90 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001728:	7afb      	ldrb	r3, [r7, #11]
 800172a:	b29a      	uxth	r2, r3
 800172c:	2300      	movs	r3, #0
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	2302      	movs	r3, #2
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001738:	2105      	movs	r1, #5
 800173a:	483f      	ldr	r0, [pc, #252]	; (8001838 <FreqMenu_DrawPresetMenu+0x24c>)
 800173c:	f00b fb84 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001740:	7abb      	ldrb	r3, [r7, #10]
 8001742:	b29a      	uxth	r2, r3
 8001744:	2300      	movs	r3, #0
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	2302      	movs	r3, #2
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001750:	2105      	movs	r1, #5
 8001752:	483a      	ldr	r0, [pc, #232]	; (800183c <FreqMenu_DrawPresetMenu+0x250>)
 8001754:	f00b fb78 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001758:	7a7b      	ldrb	r3, [r7, #9]
 800175a:	b29a      	uxth	r2, r3
 800175c:	2300      	movs	r3, #0
 800175e:	9301      	str	r3, [sp, #4]
 8001760:	2302      	movs	r3, #2
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001768:	2105      	movs	r1, #5
 800176a:	4835      	ldr	r0, [pc, #212]	; (8001840 <FreqMenu_DrawPresetMenu+0x254>)
 800176c:	f00b fb6c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	b29a      	uxth	r2, r3
 8001774:	2300      	movs	r3, #0
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	2302      	movs	r3, #2
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001780:	2178      	movs	r1, #120	; 0x78
 8001782:	4830      	ldr	r0, [pc, #192]	; (8001844 <FreqMenu_DrawPresetMenu+0x258>)
 8001784:	f00b fb60 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001788:	7bbb      	ldrb	r3, [r7, #14]
 800178a:	b29a      	uxth	r2, r3
 800178c:	2300      	movs	r3, #0
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	2302      	movs	r3, #2
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001798:	2178      	movs	r1, #120	; 0x78
 800179a:	482b      	ldr	r0, [pc, #172]	; (8001848 <FreqMenu_DrawPresetMenu+0x25c>)
 800179c:	f00b fb54 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017a0:	7b7b      	ldrb	r3, [r7, #13]
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	2300      	movs	r3, #0
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	2302      	movs	r3, #2
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017b0:	2178      	movs	r1, #120	; 0x78
 80017b2:	4826      	ldr	r0, [pc, #152]	; (800184c <FreqMenu_DrawPresetMenu+0x260>)
 80017b4:	f00b fb48 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017b8:	7b3b      	ldrb	r3, [r7, #12]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	2300      	movs	r3, #0
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	2302      	movs	r3, #2
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017c8:	2178      	movs	r1, #120	; 0x78
 80017ca:	4821      	ldr	r0, [pc, #132]	; (8001850 <FreqMenu_DrawPresetMenu+0x264>)
 80017cc:	f00b fb3c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	2300      	movs	r3, #0
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	2302      	movs	r3, #2
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017e0:	2178      	movs	r1, #120	; 0x78
 80017e2:	481c      	ldr	r0, [pc, #112]	; (8001854 <FreqMenu_DrawPresetMenu+0x268>)
 80017e4:	f00b fb30 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017e8:	7abb      	ldrb	r3, [r7, #10]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	2300      	movs	r3, #0
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	2302      	movs	r3, #2
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017f8:	2178      	movs	r1, #120	; 0x78
 80017fa:	4817      	ldr	r0, [pc, #92]	; (8001858 <FreqMenu_DrawPresetMenu+0x26c>)
 80017fc:	f00b fb24 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001800:	7a7b      	ldrb	r3, [r7, #9]
 8001802:	b29a      	uxth	r2, r3
 8001804:	2300      	movs	r3, #0
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	2302      	movs	r3, #2
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001810:	2178      	movs	r1, #120	; 0x78
 8001812:	4812      	ldr	r0, [pc, #72]	; (800185c <FreqMenu_DrawPresetMenu+0x270>)
 8001814:	f00b fb18 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8001818:	f001 b974 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 800181c:	08011c54 	.word	0x08011c54
 8001820:	000124f8 	.word	0x000124f8
 8001824:	000186a0 	.word	0x000186a0
 8001828:	08011c68 	.word	0x08011c68
 800182c:	08011c70 	.word	0x08011c70
 8001830:	08011c78 	.word	0x08011c78
 8001834:	08011c80 	.word	0x08011c80
 8001838:	08011c88 	.word	0x08011c88
 800183c:	08011c90 	.word	0x08011c90
 8001840:	08011c98 	.word	0x08011c98
 8001844:	08011ca0 	.word	0x08011ca0
 8001848:	08011ca8 	.word	0x08011ca8
 800184c:	08011cb0 	.word	0x08011cb0
 8001850:	08011cb8 	.word	0x08011cb8
 8001854:	08011cc0 	.word	0x08011cc0
 8001858:	08011cc8 	.word	0x08011cc8
 800185c:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001860:	7bfb      	ldrb	r3, [r7, #15]
 8001862:	b29a      	uxth	r2, r3
 8001864:	2300      	movs	r3, #0
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	2302      	movs	r3, #2
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001870:	2105      	movs	r1, #5
 8001872:	48a5      	ldr	r0, [pc, #660]	; (8001b08 <FreqMenu_DrawPresetMenu+0x51c>)
 8001874:	f00b fae8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	b29a      	uxth	r2, r3
 800187c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	2302      	movs	r3, #2
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2300      	movs	r3, #0
 8001888:	2105      	movs	r1, #5
 800188a:	48a0      	ldr	r0, [pc, #640]	; (8001b0c <FreqMenu_DrawPresetMenu+0x520>)
 800188c:	f00b fadc 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001890:	7b7b      	ldrb	r3, [r7, #13]
 8001892:	b29a      	uxth	r2, r3
 8001894:	2300      	movs	r3, #0
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	2302      	movs	r3, #2
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018a0:	2105      	movs	r1, #5
 80018a2:	489b      	ldr	r0, [pc, #620]	; (8001b10 <FreqMenu_DrawPresetMenu+0x524>)
 80018a4:	f00b fad0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018a8:	7b3b      	ldrb	r3, [r7, #12]
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	2300      	movs	r3, #0
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2302      	movs	r3, #2
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018b8:	2105      	movs	r1, #5
 80018ba:	4896      	ldr	r0, [pc, #600]	; (8001b14 <FreqMenu_DrawPresetMenu+0x528>)
 80018bc:	f00b fac4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018c0:	7afb      	ldrb	r3, [r7, #11]
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	2300      	movs	r3, #0
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	2302      	movs	r3, #2
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018d0:	2105      	movs	r1, #5
 80018d2:	4891      	ldr	r0, [pc, #580]	; (8001b18 <FreqMenu_DrawPresetMenu+0x52c>)
 80018d4:	f00b fab8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018d8:	7abb      	ldrb	r3, [r7, #10]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	2300      	movs	r3, #0
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	2302      	movs	r3, #2
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018e8:	2105      	movs	r1, #5
 80018ea:	488c      	ldr	r0, [pc, #560]	; (8001b1c <FreqMenu_DrawPresetMenu+0x530>)
 80018ec:	f00b faac 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018f0:	7a7b      	ldrb	r3, [r7, #9]
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	2300      	movs	r3, #0
 80018f6:	9301      	str	r3, [sp, #4]
 80018f8:	2302      	movs	r3, #2
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001900:	2105      	movs	r1, #5
 8001902:	4887      	ldr	r0, [pc, #540]	; (8001b20 <FreqMenu_DrawPresetMenu+0x534>)
 8001904:	f00b faa0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	b29a      	uxth	r2, r3
 800190c:	2300      	movs	r3, #0
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	2302      	movs	r3, #2
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001918:	2178      	movs	r1, #120	; 0x78
 800191a:	4882      	ldr	r0, [pc, #520]	; (8001b24 <FreqMenu_DrawPresetMenu+0x538>)
 800191c:	f00b fa94 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001920:	7bbb      	ldrb	r3, [r7, #14]
 8001922:	b29a      	uxth	r2, r3
 8001924:	2300      	movs	r3, #0
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	2302      	movs	r3, #2
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001930:	2178      	movs	r1, #120	; 0x78
 8001932:	487d      	ldr	r0, [pc, #500]	; (8001b28 <FreqMenu_DrawPresetMenu+0x53c>)
 8001934:	f00b fa88 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001938:	7b7b      	ldrb	r3, [r7, #13]
 800193a:	b29a      	uxth	r2, r3
 800193c:	2300      	movs	r3, #0
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	2302      	movs	r3, #2
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001948:	2178      	movs	r1, #120	; 0x78
 800194a:	4878      	ldr	r0, [pc, #480]	; (8001b2c <FreqMenu_DrawPresetMenu+0x540>)
 800194c:	f00b fa7c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001950:	7b3b      	ldrb	r3, [r7, #12]
 8001952:	b29a      	uxth	r2, r3
 8001954:	2300      	movs	r3, #0
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	2302      	movs	r3, #2
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001960:	2178      	movs	r1, #120	; 0x78
 8001962:	4873      	ldr	r0, [pc, #460]	; (8001b30 <FreqMenu_DrawPresetMenu+0x544>)
 8001964:	f00b fa70 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001968:	7afb      	ldrb	r3, [r7, #11]
 800196a:	b29a      	uxth	r2, r3
 800196c:	2300      	movs	r3, #0
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	2302      	movs	r3, #2
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001978:	2178      	movs	r1, #120	; 0x78
 800197a:	486e      	ldr	r0, [pc, #440]	; (8001b34 <FreqMenu_DrawPresetMenu+0x548>)
 800197c:	f00b fa64 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001980:	7abb      	ldrb	r3, [r7, #10]
 8001982:	b29a      	uxth	r2, r3
 8001984:	2300      	movs	r3, #0
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	2302      	movs	r3, #2
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001990:	2178      	movs	r1, #120	; 0x78
 8001992:	4869      	ldr	r0, [pc, #420]	; (8001b38 <FreqMenu_DrawPresetMenu+0x54c>)
 8001994:	f00b fa58 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001998:	7a7b      	ldrb	r3, [r7, #9]
 800199a:	b29a      	uxth	r2, r3
 800199c:	2300      	movs	r3, #0
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	2302      	movs	r3, #2
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019a8:	2178      	movs	r1, #120	; 0x78
 80019aa:	4864      	ldr	r0, [pc, #400]	; (8001b3c <FreqMenu_DrawPresetMenu+0x550>)
 80019ac:	f00b fa4c 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80019b0:	f001 b8a8 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	2300      	movs	r3, #0
 80019ba:	9301      	str	r3, [sp, #4]
 80019bc:	2302      	movs	r3, #2
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019c4:	2105      	movs	r1, #5
 80019c6:	4850      	ldr	r0, [pc, #320]	; (8001b08 <FreqMenu_DrawPresetMenu+0x51c>)
 80019c8:	f00b fa3e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	2300      	movs	r3, #0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	2302      	movs	r3, #2
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019dc:	2105      	movs	r1, #5
 80019de:	484b      	ldr	r0, [pc, #300]	; (8001b0c <FreqMenu_DrawPresetMenu+0x520>)
 80019e0:	f00b fa32 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80019e4:	7b7b      	ldrb	r3, [r7, #13]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2302      	movs	r3, #2
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	2105      	movs	r1, #5
 80019f6:	4846      	ldr	r0, [pc, #280]	; (8001b10 <FreqMenu_DrawPresetMenu+0x524>)
 80019f8:	f00b fa26 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019fc:	7b3b      	ldrb	r3, [r7, #12]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	2300      	movs	r3, #0
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	2302      	movs	r3, #2
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a0c:	2105      	movs	r1, #5
 8001a0e:	4841      	ldr	r0, [pc, #260]	; (8001b14 <FreqMenu_DrawPresetMenu+0x528>)
 8001a10:	f00b fa1a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a14:	7afb      	ldrb	r3, [r7, #11]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a24:	2105      	movs	r1, #5
 8001a26:	483c      	ldr	r0, [pc, #240]	; (8001b18 <FreqMenu_DrawPresetMenu+0x52c>)
 8001a28:	f00b fa0e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a2c:	7abb      	ldrb	r3, [r7, #10]
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	2300      	movs	r3, #0
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	2302      	movs	r3, #2
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a3c:	2105      	movs	r1, #5
 8001a3e:	4837      	ldr	r0, [pc, #220]	; (8001b1c <FreqMenu_DrawPresetMenu+0x530>)
 8001a40:	f00b fa02 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a44:	7a7b      	ldrb	r3, [r7, #9]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a54:	2105      	movs	r1, #5
 8001a56:	4832      	ldr	r0, [pc, #200]	; (8001b20 <FreqMenu_DrawPresetMenu+0x534>)
 8001a58:	f00b f9f6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	2300      	movs	r3, #0
 8001a62:	9301      	str	r3, [sp, #4]
 8001a64:	2302      	movs	r3, #2
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a6c:	2178      	movs	r1, #120	; 0x78
 8001a6e:	482d      	ldr	r0, [pc, #180]	; (8001b24 <FreqMenu_DrawPresetMenu+0x538>)
 8001a70:	f00b f9ea 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a74:	7bbb      	ldrb	r3, [r7, #14]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	2300      	movs	r3, #0
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a84:	2178      	movs	r1, #120	; 0x78
 8001a86:	4828      	ldr	r0, [pc, #160]	; (8001b28 <FreqMenu_DrawPresetMenu+0x53c>)
 8001a88:	f00b f9de 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a8c:	7b7b      	ldrb	r3, [r7, #13]
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	2302      	movs	r3, #2
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a9c:	2178      	movs	r1, #120	; 0x78
 8001a9e:	4823      	ldr	r0, [pc, #140]	; (8001b2c <FreqMenu_DrawPresetMenu+0x540>)
 8001aa0:	f00b f9d2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001aa4:	7b3b      	ldrb	r3, [r7, #12]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	2302      	movs	r3, #2
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ab4:	2178      	movs	r1, #120	; 0x78
 8001ab6:	481e      	ldr	r0, [pc, #120]	; (8001b30 <FreqMenu_DrawPresetMenu+0x544>)
 8001ab8:	f00b f9c6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001abc:	7afb      	ldrb	r3, [r7, #11]
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001acc:	2178      	movs	r1, #120	; 0x78
 8001ace:	4819      	ldr	r0, [pc, #100]	; (8001b34 <FreqMenu_DrawPresetMenu+0x548>)
 8001ad0:	f00b f9ba 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ad4:	7abb      	ldrb	r3, [r7, #10]
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	2300      	movs	r3, #0
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	2302      	movs	r3, #2
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ae4:	2178      	movs	r1, #120	; 0x78
 8001ae6:	4814      	ldr	r0, [pc, #80]	; (8001b38 <FreqMenu_DrawPresetMenu+0x54c>)
 8001ae8:	f00b f9ae 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001aec:	7a7b      	ldrb	r3, [r7, #9]
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	2300      	movs	r3, #0
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	2302      	movs	r3, #2
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001afc:	2178      	movs	r1, #120	; 0x78
 8001afe:	480f      	ldr	r0, [pc, #60]	; (8001b3c <FreqMenu_DrawPresetMenu+0x550>)
 8001b00:	f00b f9a2 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8001b04:	f000 bffe 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8001b08:	08011c68 	.word	0x08011c68
 8001b0c:	08011c70 	.word	0x08011c70
 8001b10:	08011c78 	.word	0x08011c78
 8001b14:	08011c80 	.word	0x08011c80
 8001b18:	08011c88 	.word	0x08011c88
 8001b1c:	08011c90 	.word	0x08011c90
 8001b20:	08011c98 	.word	0x08011c98
 8001b24:	08011ca0 	.word	0x08011ca0
 8001b28:	08011ca8 	.word	0x08011ca8
 8001b2c:	08011cb0 	.word	0x08011cb0
 8001b30:	08011cb8 	.word	0x08011cb8
 8001b34:	08011cc0 	.word	0x08011cc0
 8001b38:	08011cc8 	.word	0x08011cc8
 8001b3c:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	2300      	movs	r3, #0
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	2302      	movs	r3, #2
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b50:	2105      	movs	r1, #5
 8001b52:	48a5      	ldr	r0, [pc, #660]	; (8001de8 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001b54:	f00b f978 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b58:	7bbb      	ldrb	r3, [r7, #14]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	2302      	movs	r3, #2
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	48a0      	ldr	r0, [pc, #640]	; (8001dec <FreqMenu_DrawPresetMenu+0x800>)
 8001b6c:	f00b f96c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b70:	7b7b      	ldrb	r3, [r7, #13]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	2300      	movs	r3, #0
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	2302      	movs	r3, #2
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b80:	2105      	movs	r1, #5
 8001b82:	489b      	ldr	r0, [pc, #620]	; (8001df0 <FreqMenu_DrawPresetMenu+0x804>)
 8001b84:	f00b f960 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001b88:	7b3b      	ldrb	r3, [r7, #12]
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	2302      	movs	r3, #2
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	2300      	movs	r3, #0
 8001b98:	2105      	movs	r1, #5
 8001b9a:	4896      	ldr	r0, [pc, #600]	; (8001df4 <FreqMenu_DrawPresetMenu+0x808>)
 8001b9c:	f00b f954 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ba0:	7afb      	ldrb	r3, [r7, #11]
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	2302      	movs	r3, #2
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bb0:	2105      	movs	r1, #5
 8001bb2:	4891      	ldr	r0, [pc, #580]	; (8001df8 <FreqMenu_DrawPresetMenu+0x80c>)
 8001bb4:	f00b f948 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bb8:	7abb      	ldrb	r3, [r7, #10]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bc8:	2105      	movs	r1, #5
 8001bca:	488c      	ldr	r0, [pc, #560]	; (8001dfc <FreqMenu_DrawPresetMenu+0x810>)
 8001bcc:	f00b f93c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bd0:	7a7b      	ldrb	r3, [r7, #9]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	9301      	str	r3, [sp, #4]
 8001bd8:	2302      	movs	r3, #2
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001be0:	2105      	movs	r1, #5
 8001be2:	4887      	ldr	r0, [pc, #540]	; (8001e00 <FreqMenu_DrawPresetMenu+0x814>)
 8001be4:	f00b f930 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	2300      	movs	r3, #0
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bf8:	2178      	movs	r1, #120	; 0x78
 8001bfa:	4882      	ldr	r0, [pc, #520]	; (8001e04 <FreqMenu_DrawPresetMenu+0x818>)
 8001bfc:	f00b f924 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	2300      	movs	r3, #0
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	2302      	movs	r3, #2
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c10:	2178      	movs	r1, #120	; 0x78
 8001c12:	487d      	ldr	r0, [pc, #500]	; (8001e08 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c14:	f00b f918 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c18:	7b7b      	ldrb	r3, [r7, #13]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	2302      	movs	r3, #2
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c28:	2178      	movs	r1, #120	; 0x78
 8001c2a:	4878      	ldr	r0, [pc, #480]	; (8001e0c <FreqMenu_DrawPresetMenu+0x820>)
 8001c2c:	f00b f90c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c30:	7b3b      	ldrb	r3, [r7, #12]
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	2300      	movs	r3, #0
 8001c36:	9301      	str	r3, [sp, #4]
 8001c38:	2302      	movs	r3, #2
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c40:	2178      	movs	r1, #120	; 0x78
 8001c42:	4873      	ldr	r0, [pc, #460]	; (8001e10 <FreqMenu_DrawPresetMenu+0x824>)
 8001c44:	f00b f900 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	9301      	str	r3, [sp, #4]
 8001c50:	2302      	movs	r3, #2
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c58:	2178      	movs	r1, #120	; 0x78
 8001c5a:	486e      	ldr	r0, [pc, #440]	; (8001e14 <FreqMenu_DrawPresetMenu+0x828>)
 8001c5c:	f00b f8f4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c60:	7abb      	ldrb	r3, [r7, #10]
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	2300      	movs	r3, #0
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	2302      	movs	r3, #2
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c70:	2178      	movs	r1, #120	; 0x78
 8001c72:	4869      	ldr	r0, [pc, #420]	; (8001e18 <FreqMenu_DrawPresetMenu+0x82c>)
 8001c74:	f00b f8e8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c78:	7a7b      	ldrb	r3, [r7, #9]
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9301      	str	r3, [sp, #4]
 8001c80:	2302      	movs	r3, #2
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c88:	2178      	movs	r1, #120	; 0x78
 8001c8a:	4864      	ldr	r0, [pc, #400]	; (8001e1c <FreqMenu_DrawPresetMenu+0x830>)
 8001c8c:	f00b f8dc 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8001c90:	f000 bf38 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ca4:	2105      	movs	r1, #5
 8001ca6:	4850      	ldr	r0, [pc, #320]	; (8001de8 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001ca8:	f00b f8ce 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cac:	7bbb      	ldrb	r3, [r7, #14]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	484b      	ldr	r0, [pc, #300]	; (8001dec <FreqMenu_DrawPresetMenu+0x800>)
 8001cc0:	f00b f8c2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cc4:	7b7b      	ldrb	r3, [r7, #13]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cd4:	2105      	movs	r1, #5
 8001cd6:	4846      	ldr	r0, [pc, #280]	; (8001df0 <FreqMenu_DrawPresetMenu+0x804>)
 8001cd8:	f00b f8b6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cdc:	7b3b      	ldrb	r3, [r7, #12]
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9301      	str	r3, [sp, #4]
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cec:	2105      	movs	r1, #5
 8001cee:	4841      	ldr	r0, [pc, #260]	; (8001df4 <FreqMenu_DrawPresetMenu+0x808>)
 8001cf0:	f00b f8aa 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001cf4:	7afb      	ldrb	r3, [r7, #11]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2105      	movs	r1, #5
 8001d06:	483c      	ldr	r0, [pc, #240]	; (8001df8 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d08:	f00b f89e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d0c:	7abb      	ldrb	r3, [r7, #10]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	2300      	movs	r3, #0
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	2302      	movs	r3, #2
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d1c:	2105      	movs	r1, #5
 8001d1e:	4837      	ldr	r0, [pc, #220]	; (8001dfc <FreqMenu_DrawPresetMenu+0x810>)
 8001d20:	f00b f892 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d24:	7a7b      	ldrb	r3, [r7, #9]
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d34:	2105      	movs	r1, #5
 8001d36:	4832      	ldr	r0, [pc, #200]	; (8001e00 <FreqMenu_DrawPresetMenu+0x814>)
 8001d38:	f00b f886 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	2300      	movs	r3, #0
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	2302      	movs	r3, #2
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d4c:	2178      	movs	r1, #120	; 0x78
 8001d4e:	482d      	ldr	r0, [pc, #180]	; (8001e04 <FreqMenu_DrawPresetMenu+0x818>)
 8001d50:	f00b f87a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d54:	7bbb      	ldrb	r3, [r7, #14]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d64:	2178      	movs	r1, #120	; 0x78
 8001d66:	4828      	ldr	r0, [pc, #160]	; (8001e08 <FreqMenu_DrawPresetMenu+0x81c>)
 8001d68:	f00b f86e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d6c:	7b7b      	ldrb	r3, [r7, #13]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	2300      	movs	r3, #0
 8001d72:	9301      	str	r3, [sp, #4]
 8001d74:	2302      	movs	r3, #2
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d7c:	2178      	movs	r1, #120	; 0x78
 8001d7e:	4823      	ldr	r0, [pc, #140]	; (8001e0c <FreqMenu_DrawPresetMenu+0x820>)
 8001d80:	f00b f862 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d84:	7b3b      	ldrb	r3, [r7, #12]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d94:	2178      	movs	r1, #120	; 0x78
 8001d96:	481e      	ldr	r0, [pc, #120]	; (8001e10 <FreqMenu_DrawPresetMenu+0x824>)
 8001d98:	f00b f856 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d9c:	7afb      	ldrb	r3, [r7, #11]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	2300      	movs	r3, #0
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	2302      	movs	r3, #2
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dac:	2178      	movs	r1, #120	; 0x78
 8001dae:	4819      	ldr	r0, [pc, #100]	; (8001e14 <FreqMenu_DrawPresetMenu+0x828>)
 8001db0:	f00b f84a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001db4:	7abb      	ldrb	r3, [r7, #10]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	2300      	movs	r3, #0
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dc4:	2178      	movs	r1, #120	; 0x78
 8001dc6:	4814      	ldr	r0, [pc, #80]	; (8001e18 <FreqMenu_DrawPresetMenu+0x82c>)
 8001dc8:	f00b f83e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dcc:	7a7b      	ldrb	r3, [r7, #9]
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ddc:	2178      	movs	r1, #120	; 0x78
 8001dde:	480f      	ldr	r0, [pc, #60]	; (8001e1c <FreqMenu_DrawPresetMenu+0x830>)
 8001de0:	f00b f832 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8001de4:	f000 be8e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8001de8:	08011c68 	.word	0x08011c68
 8001dec:	08011c70 	.word	0x08011c70
 8001df0:	08011c78 	.word	0x08011c78
 8001df4:	08011c80 	.word	0x08011c80
 8001df8:	08011c88 	.word	0x08011c88
 8001dfc:	08011c90 	.word	0x08011c90
 8001e00:	08011c98 	.word	0x08011c98
 8001e04:	08011ca0 	.word	0x08011ca0
 8001e08:	08011ca8 	.word	0x08011ca8
 8001e0c:	08011cb0 	.word	0x08011cb0
 8001e10:	08011cb8 	.word	0x08011cb8
 8001e14:	08011cc0 	.word	0x08011cc0
 8001e18:	08011cc8 	.word	0x08011cc8
 8001e1c:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	2302      	movs	r3, #2
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e30:	2105      	movs	r1, #5
 8001e32:	48a5      	ldr	r0, [pc, #660]	; (80020c8 <FreqMenu_DrawPresetMenu+0xadc>)
 8001e34:	f00b f808 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e38:	7bbb      	ldrb	r3, [r7, #14]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9301      	str	r3, [sp, #4]
 8001e40:	2302      	movs	r3, #2
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e48:	2105      	movs	r1, #5
 8001e4a:	48a0      	ldr	r0, [pc, #640]	; (80020cc <FreqMenu_DrawPresetMenu+0xae0>)
 8001e4c:	f00a fffc 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e50:	7b7b      	ldrb	r3, [r7, #13]
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	2300      	movs	r3, #0
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	2302      	movs	r3, #2
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e60:	2105      	movs	r1, #5
 8001e62:	489b      	ldr	r0, [pc, #620]	; (80020d0 <FreqMenu_DrawPresetMenu+0xae4>)
 8001e64:	f00a fff0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e68:	7b3b      	ldrb	r3, [r7, #12]
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	9301      	str	r3, [sp, #4]
 8001e70:	2302      	movs	r3, #2
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e78:	2105      	movs	r1, #5
 8001e7a:	4896      	ldr	r0, [pc, #600]	; (80020d4 <FreqMenu_DrawPresetMenu+0xae8>)
 8001e7c:	f00a ffe4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e80:	7afb      	ldrb	r3, [r7, #11]
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	2300      	movs	r3, #0
 8001e86:	9301      	str	r3, [sp, #4]
 8001e88:	2302      	movs	r3, #2
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e90:	2105      	movs	r1, #5
 8001e92:	4891      	ldr	r0, [pc, #580]	; (80020d8 <FreqMenu_DrawPresetMenu+0xaec>)
 8001e94:	f00a ffd8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001e98:	7abb      	ldrb	r3, [r7, #10]
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2105      	movs	r1, #5
 8001eaa:	488c      	ldr	r0, [pc, #560]	; (80020dc <FreqMenu_DrawPresetMenu+0xaf0>)
 8001eac:	f00a ffcc 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eb0:	7a7b      	ldrb	r3, [r7, #9]
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	9301      	str	r3, [sp, #4]
 8001eb8:	2302      	movs	r3, #2
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ec0:	2105      	movs	r1, #5
 8001ec2:	4887      	ldr	r0, [pc, #540]	; (80020e0 <FreqMenu_DrawPresetMenu+0xaf4>)
 8001ec4:	f00a ffc0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	2300      	movs	r3, #0
 8001ece:	9301      	str	r3, [sp, #4]
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ed8:	2178      	movs	r1, #120	; 0x78
 8001eda:	4882      	ldr	r0, [pc, #520]	; (80020e4 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001edc:	f00a ffb4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ee0:	7bbb      	ldrb	r3, [r7, #14]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	2302      	movs	r3, #2
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ef0:	2178      	movs	r1, #120	; 0x78
 8001ef2:	487d      	ldr	r0, [pc, #500]	; (80020e8 <FreqMenu_DrawPresetMenu+0xafc>)
 8001ef4:	f00a ffa8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ef8:	7b7b      	ldrb	r3, [r7, #13]
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	2302      	movs	r3, #2
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f08:	2178      	movs	r1, #120	; 0x78
 8001f0a:	4878      	ldr	r0, [pc, #480]	; (80020ec <FreqMenu_DrawPresetMenu+0xb00>)
 8001f0c:	f00a ff9c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f10:	7b3b      	ldrb	r3, [r7, #12]
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	2300      	movs	r3, #0
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	2302      	movs	r3, #2
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f20:	2178      	movs	r1, #120	; 0x78
 8001f22:	4873      	ldr	r0, [pc, #460]	; (80020f0 <FreqMenu_DrawPresetMenu+0xb04>)
 8001f24:	f00a ff90 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f28:	7afb      	ldrb	r3, [r7, #11]
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	9301      	str	r3, [sp, #4]
 8001f30:	2302      	movs	r3, #2
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f38:	2178      	movs	r1, #120	; 0x78
 8001f3a:	486e      	ldr	r0, [pc, #440]	; (80020f4 <FreqMenu_DrawPresetMenu+0xb08>)
 8001f3c:	f00a ff84 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f40:	7abb      	ldrb	r3, [r7, #10]
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	2300      	movs	r3, #0
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f50:	2178      	movs	r1, #120	; 0x78
 8001f52:	4869      	ldr	r0, [pc, #420]	; (80020f8 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001f54:	f00a ff78 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f58:	7a7b      	ldrb	r3, [r7, #9]
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	9301      	str	r3, [sp, #4]
 8001f60:	2302      	movs	r3, #2
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f68:	2178      	movs	r1, #120	; 0x78
 8001f6a:	4864      	ldr	r0, [pc, #400]	; (80020fc <FreqMenu_DrawPresetMenu+0xb10>)
 8001f6c:	f00a ff6c 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8001f70:	f000 bdc8 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f84:	2105      	movs	r1, #5
 8001f86:	4850      	ldr	r0, [pc, #320]	; (80020c8 <FreqMenu_DrawPresetMenu+0xadc>)
 8001f88:	f00a ff5e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f8c:	7bbb      	ldrb	r3, [r7, #14]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	2300      	movs	r3, #0
 8001f92:	9301      	str	r3, [sp, #4]
 8001f94:	2302      	movs	r3, #2
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f9c:	2105      	movs	r1, #5
 8001f9e:	484b      	ldr	r0, [pc, #300]	; (80020cc <FreqMenu_DrawPresetMenu+0xae0>)
 8001fa0:	f00a ff52 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fa4:	7b7b      	ldrb	r3, [r7, #13]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	2302      	movs	r3, #2
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fb4:	2105      	movs	r1, #5
 8001fb6:	4846      	ldr	r0, [pc, #280]	; (80020d0 <FreqMenu_DrawPresetMenu+0xae4>)
 8001fb8:	f00a ff46 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fbc:	7b3b      	ldrb	r3, [r7, #12]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fcc:	2105      	movs	r1, #5
 8001fce:	4841      	ldr	r0, [pc, #260]	; (80020d4 <FreqMenu_DrawPresetMenu+0xae8>)
 8001fd0:	f00a ff3a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fd4:	7afb      	ldrb	r3, [r7, #11]
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	2300      	movs	r3, #0
 8001fda:	9301      	str	r3, [sp, #4]
 8001fdc:	2302      	movs	r3, #2
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fe4:	2105      	movs	r1, #5
 8001fe6:	483c      	ldr	r0, [pc, #240]	; (80020d8 <FreqMenu_DrawPresetMenu+0xaec>)
 8001fe8:	f00a ff2e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fec:	7abb      	ldrb	r3, [r7, #10]
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ffc:	2105      	movs	r1, #5
 8001ffe:	4837      	ldr	r0, [pc, #220]	; (80020dc <FreqMenu_DrawPresetMenu+0xaf0>)
 8002000:	f00a ff22 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002004:	7a7b      	ldrb	r3, [r7, #9]
 8002006:	b29a      	uxth	r2, r3
 8002008:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	2302      	movs	r3, #2
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2300      	movs	r3, #0
 8002014:	2105      	movs	r1, #5
 8002016:	4832      	ldr	r0, [pc, #200]	; (80020e0 <FreqMenu_DrawPresetMenu+0xaf4>)
 8002018:	f00a ff16 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	b29a      	uxth	r2, r3
 8002020:	2300      	movs	r3, #0
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2302      	movs	r3, #2
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800202c:	2178      	movs	r1, #120	; 0x78
 800202e:	482d      	ldr	r0, [pc, #180]	; (80020e4 <FreqMenu_DrawPresetMenu+0xaf8>)
 8002030:	f00a ff0a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	b29a      	uxth	r2, r3
 8002038:	2300      	movs	r3, #0
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	2302      	movs	r3, #2
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002044:	2178      	movs	r1, #120	; 0x78
 8002046:	4828      	ldr	r0, [pc, #160]	; (80020e8 <FreqMenu_DrawPresetMenu+0xafc>)
 8002048:	f00a fefe 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800204c:	7b7b      	ldrb	r3, [r7, #13]
 800204e:	b29a      	uxth	r2, r3
 8002050:	2300      	movs	r3, #0
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	2302      	movs	r3, #2
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800205c:	2178      	movs	r1, #120	; 0x78
 800205e:	4823      	ldr	r0, [pc, #140]	; (80020ec <FreqMenu_DrawPresetMenu+0xb00>)
 8002060:	f00a fef2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002064:	7b3b      	ldrb	r3, [r7, #12]
 8002066:	b29a      	uxth	r2, r3
 8002068:	2300      	movs	r3, #0
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	2302      	movs	r3, #2
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002074:	2178      	movs	r1, #120	; 0x78
 8002076:	481e      	ldr	r0, [pc, #120]	; (80020f0 <FreqMenu_DrawPresetMenu+0xb04>)
 8002078:	f00a fee6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800207c:	7afb      	ldrb	r3, [r7, #11]
 800207e:	b29a      	uxth	r2, r3
 8002080:	2300      	movs	r3, #0
 8002082:	9301      	str	r3, [sp, #4]
 8002084:	2302      	movs	r3, #2
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800208c:	2178      	movs	r1, #120	; 0x78
 800208e:	4819      	ldr	r0, [pc, #100]	; (80020f4 <FreqMenu_DrawPresetMenu+0xb08>)
 8002090:	f00a feda 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002094:	7abb      	ldrb	r3, [r7, #10]
 8002096:	b29a      	uxth	r2, r3
 8002098:	2300      	movs	r3, #0
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	2302      	movs	r3, #2
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020a4:	2178      	movs	r1, #120	; 0x78
 80020a6:	4814      	ldr	r0, [pc, #80]	; (80020f8 <FreqMenu_DrawPresetMenu+0xb0c>)
 80020a8:	f00a fece 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020ac:	7a7b      	ldrb	r3, [r7, #9]
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	2300      	movs	r3, #0
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	2302      	movs	r3, #2
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020bc:	2178      	movs	r1, #120	; 0x78
 80020be:	480f      	ldr	r0, [pc, #60]	; (80020fc <FreqMenu_DrawPresetMenu+0xb10>)
 80020c0:	f00a fec2 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80020c4:	f000 bd1e 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 80020c8:	08011c68 	.word	0x08011c68
 80020cc:	08011c70 	.word	0x08011c70
 80020d0:	08011c78 	.word	0x08011c78
 80020d4:	08011c80 	.word	0x08011c80
 80020d8:	08011c88 	.word	0x08011c88
 80020dc:	08011c90 	.word	0x08011c90
 80020e0:	08011c98 	.word	0x08011c98
 80020e4:	08011ca0 	.word	0x08011ca0
 80020e8:	08011ca8 	.word	0x08011ca8
 80020ec:	08011cb0 	.word	0x08011cb0
 80020f0:	08011cb8 	.word	0x08011cb8
 80020f4:	08011cc0 	.word	0x08011cc0
 80020f8:	08011cc8 	.word	0x08011cc8
 80020fc:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	b29a      	uxth	r2, r3
 8002104:	2300      	movs	r3, #0
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	2302      	movs	r3, #2
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002110:	2105      	movs	r1, #5
 8002112:	48a5      	ldr	r0, [pc, #660]	; (80023a8 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002114:	f00a fe98 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002118:	7bbb      	ldrb	r3, [r7, #14]
 800211a:	b29a      	uxth	r2, r3
 800211c:	2300      	movs	r3, #0
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002128:	2105      	movs	r1, #5
 800212a:	48a0      	ldr	r0, [pc, #640]	; (80023ac <FreqMenu_DrawPresetMenu+0xdc0>)
 800212c:	f00a fe8c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002130:	7b7b      	ldrb	r3, [r7, #13]
 8002132:	b29a      	uxth	r2, r3
 8002134:	2300      	movs	r3, #0
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	2302      	movs	r3, #2
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002140:	2105      	movs	r1, #5
 8002142:	489b      	ldr	r0, [pc, #620]	; (80023b0 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002144:	f00a fe80 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002148:	7b3b      	ldrb	r3, [r7, #12]
 800214a:	b29a      	uxth	r2, r3
 800214c:	2300      	movs	r3, #0
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	2302      	movs	r3, #2
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002158:	2105      	movs	r1, #5
 800215a:	4896      	ldr	r0, [pc, #600]	; (80023b4 <FreqMenu_DrawPresetMenu+0xdc8>)
 800215c:	f00a fe74 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002160:	7afb      	ldrb	r3, [r7, #11]
 8002162:	b29a      	uxth	r2, r3
 8002164:	2300      	movs	r3, #0
 8002166:	9301      	str	r3, [sp, #4]
 8002168:	2302      	movs	r3, #2
 800216a:	9300      	str	r3, [sp, #0]
 800216c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002170:	2105      	movs	r1, #5
 8002172:	4891      	ldr	r0, [pc, #580]	; (80023b8 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002174:	f00a fe68 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002178:	7abb      	ldrb	r3, [r7, #10]
 800217a:	b29a      	uxth	r2, r3
 800217c:	2300      	movs	r3, #0
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	2302      	movs	r3, #2
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002188:	2105      	movs	r1, #5
 800218a:	488c      	ldr	r0, [pc, #560]	; (80023bc <FreqMenu_DrawPresetMenu+0xdd0>)
 800218c:	f00a fe5c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002190:	7a7b      	ldrb	r3, [r7, #9]
 8002192:	b29a      	uxth	r2, r3
 8002194:	2300      	movs	r3, #0
 8002196:	9301      	str	r3, [sp, #4]
 8002198:	2302      	movs	r3, #2
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021a0:	2105      	movs	r1, #5
 80021a2:	4887      	ldr	r0, [pc, #540]	; (80023c0 <FreqMenu_DrawPresetMenu+0xdd4>)
 80021a4:	f00a fe50 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	2302      	movs	r3, #2
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2300      	movs	r3, #0
 80021b8:	2178      	movs	r1, #120	; 0x78
 80021ba:	4882      	ldr	r0, [pc, #520]	; (80023c4 <FreqMenu_DrawPresetMenu+0xdd8>)
 80021bc:	f00a fe44 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021c0:	7bbb      	ldrb	r3, [r7, #14]
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	2300      	movs	r3, #0
 80021c6:	9301      	str	r3, [sp, #4]
 80021c8:	2302      	movs	r3, #2
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021d0:	2178      	movs	r1, #120	; 0x78
 80021d2:	487d      	ldr	r0, [pc, #500]	; (80023c8 <FreqMenu_DrawPresetMenu+0xddc>)
 80021d4:	f00a fe38 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021d8:	7b7b      	ldrb	r3, [r7, #13]
 80021da:	b29a      	uxth	r2, r3
 80021dc:	2300      	movs	r3, #0
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	2302      	movs	r3, #2
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021e8:	2178      	movs	r1, #120	; 0x78
 80021ea:	4878      	ldr	r0, [pc, #480]	; (80023cc <FreqMenu_DrawPresetMenu+0xde0>)
 80021ec:	f00a fe2c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021f0:	7b3b      	ldrb	r3, [r7, #12]
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	2300      	movs	r3, #0
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	2302      	movs	r3, #2
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002200:	2178      	movs	r1, #120	; 0x78
 8002202:	4873      	ldr	r0, [pc, #460]	; (80023d0 <FreqMenu_DrawPresetMenu+0xde4>)
 8002204:	f00a fe20 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002208:	7afb      	ldrb	r3, [r7, #11]
 800220a:	b29a      	uxth	r2, r3
 800220c:	2300      	movs	r3, #0
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	2302      	movs	r3, #2
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002218:	2178      	movs	r1, #120	; 0x78
 800221a:	486e      	ldr	r0, [pc, #440]	; (80023d4 <FreqMenu_DrawPresetMenu+0xde8>)
 800221c:	f00a fe14 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002220:	7abb      	ldrb	r3, [r7, #10]
 8002222:	b29a      	uxth	r2, r3
 8002224:	2300      	movs	r3, #0
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	2302      	movs	r3, #2
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002230:	2178      	movs	r1, #120	; 0x78
 8002232:	4869      	ldr	r0, [pc, #420]	; (80023d8 <FreqMenu_DrawPresetMenu+0xdec>)
 8002234:	f00a fe08 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002238:	7a7b      	ldrb	r3, [r7, #9]
 800223a:	b29a      	uxth	r2, r3
 800223c:	2300      	movs	r3, #0
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	2302      	movs	r3, #2
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002248:	2178      	movs	r1, #120	; 0x78
 800224a:	4864      	ldr	r0, [pc, #400]	; (80023dc <FreqMenu_DrawPresetMenu+0xdf0>)
 800224c:	f00a fdfc 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8002250:	f000 bc58 	b.w	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	b29a      	uxth	r2, r3
 8002258:	2300      	movs	r3, #0
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002264:	2105      	movs	r1, #5
 8002266:	4850      	ldr	r0, [pc, #320]	; (80023a8 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002268:	f00a fdee 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800226c:	7bbb      	ldrb	r3, [r7, #14]
 800226e:	b29a      	uxth	r2, r3
 8002270:	2300      	movs	r3, #0
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	2302      	movs	r3, #2
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800227c:	2105      	movs	r1, #5
 800227e:	484b      	ldr	r0, [pc, #300]	; (80023ac <FreqMenu_DrawPresetMenu+0xdc0>)
 8002280:	f00a fde2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002284:	7b7b      	ldrb	r3, [r7, #13]
 8002286:	b29a      	uxth	r2, r3
 8002288:	2300      	movs	r3, #0
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	2302      	movs	r3, #2
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002294:	2105      	movs	r1, #5
 8002296:	4846      	ldr	r0, [pc, #280]	; (80023b0 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002298:	f00a fdd6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800229c:	7b3b      	ldrb	r3, [r7, #12]
 800229e:	b29a      	uxth	r2, r3
 80022a0:	2300      	movs	r3, #0
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2302      	movs	r3, #2
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022ac:	2105      	movs	r1, #5
 80022ae:	4841      	ldr	r0, [pc, #260]	; (80023b4 <FreqMenu_DrawPresetMenu+0xdc8>)
 80022b0:	f00a fdca 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022b4:	7afb      	ldrb	r3, [r7, #11]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	2300      	movs	r3, #0
 80022ba:	9301      	str	r3, [sp, #4]
 80022bc:	2302      	movs	r3, #2
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022c4:	2105      	movs	r1, #5
 80022c6:	483c      	ldr	r0, [pc, #240]	; (80023b8 <FreqMenu_DrawPresetMenu+0xdcc>)
 80022c8:	f00a fdbe 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022cc:	7abb      	ldrb	r3, [r7, #10]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	2300      	movs	r3, #0
 80022d2:	9301      	str	r3, [sp, #4]
 80022d4:	2302      	movs	r3, #2
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022dc:	2105      	movs	r1, #5
 80022de:	4837      	ldr	r0, [pc, #220]	; (80023bc <FreqMenu_DrawPresetMenu+0xdd0>)
 80022e0:	f00a fdb2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022e4:	7a7b      	ldrb	r3, [r7, #9]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	2300      	movs	r3, #0
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	2302      	movs	r3, #2
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022f4:	2105      	movs	r1, #5
 80022f6:	4832      	ldr	r0, [pc, #200]	; (80023c0 <FreqMenu_DrawPresetMenu+0xdd4>)
 80022f8:	f00a fda6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	b29a      	uxth	r2, r3
 8002300:	2300      	movs	r3, #0
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	2302      	movs	r3, #2
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800230c:	2178      	movs	r1, #120	; 0x78
 800230e:	482d      	ldr	r0, [pc, #180]	; (80023c4 <FreqMenu_DrawPresetMenu+0xdd8>)
 8002310:	f00a fd9a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002314:	7bbb      	ldrb	r3, [r7, #14]
 8002316:	b29a      	uxth	r2, r3
 8002318:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2302      	movs	r3, #2
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	2300      	movs	r3, #0
 8002324:	2178      	movs	r1, #120	; 0x78
 8002326:	4828      	ldr	r0, [pc, #160]	; (80023c8 <FreqMenu_DrawPresetMenu+0xddc>)
 8002328:	f00a fd8e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800232c:	7b7b      	ldrb	r3, [r7, #13]
 800232e:	b29a      	uxth	r2, r3
 8002330:	2300      	movs	r3, #0
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	2302      	movs	r3, #2
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800233c:	2178      	movs	r1, #120	; 0x78
 800233e:	4823      	ldr	r0, [pc, #140]	; (80023cc <FreqMenu_DrawPresetMenu+0xde0>)
 8002340:	f00a fd82 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002344:	7b3b      	ldrb	r3, [r7, #12]
 8002346:	b29a      	uxth	r2, r3
 8002348:	2300      	movs	r3, #0
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	2302      	movs	r3, #2
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002354:	2178      	movs	r1, #120	; 0x78
 8002356:	481e      	ldr	r0, [pc, #120]	; (80023d0 <FreqMenu_DrawPresetMenu+0xde4>)
 8002358:	f00a fd76 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800235c:	7afb      	ldrb	r3, [r7, #11]
 800235e:	b29a      	uxth	r2, r3
 8002360:	2300      	movs	r3, #0
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	2302      	movs	r3, #2
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800236c:	2178      	movs	r1, #120	; 0x78
 800236e:	4819      	ldr	r0, [pc, #100]	; (80023d4 <FreqMenu_DrawPresetMenu+0xde8>)
 8002370:	f00a fd6a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002374:	7abb      	ldrb	r3, [r7, #10]
 8002376:	b29a      	uxth	r2, r3
 8002378:	2300      	movs	r3, #0
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2302      	movs	r3, #2
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002384:	2178      	movs	r1, #120	; 0x78
 8002386:	4814      	ldr	r0, [pc, #80]	; (80023d8 <FreqMenu_DrawPresetMenu+0xdec>)
 8002388:	f00a fd5e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800238c:	7a7b      	ldrb	r3, [r7, #9]
 800238e:	b29a      	uxth	r2, r3
 8002390:	2300      	movs	r3, #0
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	2302      	movs	r3, #2
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800239c:	2178      	movs	r1, #120	; 0x78
 800239e:	480f      	ldr	r0, [pc, #60]	; (80023dc <FreqMenu_DrawPresetMenu+0xdf0>)
 80023a0:	f00a fd52 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80023a4:	e3ae      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 80023a6:	bf00      	nop
 80023a8:	08011c68 	.word	0x08011c68
 80023ac:	08011c70 	.word	0x08011c70
 80023b0:	08011c78 	.word	0x08011c78
 80023b4:	08011c80 	.word	0x08011c80
 80023b8:	08011c88 	.word	0x08011c88
 80023bc:	08011c90 	.word	0x08011c90
 80023c0:	08011c98 	.word	0x08011c98
 80023c4:	08011ca0 	.word	0x08011ca0
 80023c8:	08011ca8 	.word	0x08011ca8
 80023cc:	08011cb0 	.word	0x08011cb0
 80023d0:	08011cb8 	.word	0x08011cb8
 80023d4:	08011cc0 	.word	0x08011cc0
 80023d8:	08011cc8 	.word	0x08011cc8
 80023dc:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	2300      	movs	r3, #0
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	2302      	movs	r3, #2
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023f0:	2105      	movs	r1, #5
 80023f2:	48a4      	ldr	r0, [pc, #656]	; (8002684 <FreqMenu_DrawPresetMenu+0x1098>)
 80023f4:	f00a fd28 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023f8:	7bbb      	ldrb	r3, [r7, #14]
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	2300      	movs	r3, #0
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	2302      	movs	r3, #2
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002408:	2105      	movs	r1, #5
 800240a:	489f      	ldr	r0, [pc, #636]	; (8002688 <FreqMenu_DrawPresetMenu+0x109c>)
 800240c:	f00a fd1c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	b29a      	uxth	r2, r3
 8002414:	2300      	movs	r3, #0
 8002416:	9301      	str	r3, [sp, #4]
 8002418:	2302      	movs	r3, #2
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002420:	2105      	movs	r1, #5
 8002422:	489a      	ldr	r0, [pc, #616]	; (800268c <FreqMenu_DrawPresetMenu+0x10a0>)
 8002424:	f00a fd10 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002428:	7b3b      	ldrb	r3, [r7, #12]
 800242a:	b29a      	uxth	r2, r3
 800242c:	2300      	movs	r3, #0
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	2302      	movs	r3, #2
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002438:	2105      	movs	r1, #5
 800243a:	4895      	ldr	r0, [pc, #596]	; (8002690 <FreqMenu_DrawPresetMenu+0x10a4>)
 800243c:	f00a fd04 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002440:	7afb      	ldrb	r3, [r7, #11]
 8002442:	b29a      	uxth	r2, r3
 8002444:	2300      	movs	r3, #0
 8002446:	9301      	str	r3, [sp, #4]
 8002448:	2302      	movs	r3, #2
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002450:	2105      	movs	r1, #5
 8002452:	4890      	ldr	r0, [pc, #576]	; (8002694 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002454:	f00a fcf8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002458:	7abb      	ldrb	r3, [r7, #10]
 800245a:	b29a      	uxth	r2, r3
 800245c:	2300      	movs	r3, #0
 800245e:	9301      	str	r3, [sp, #4]
 8002460:	2302      	movs	r3, #2
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002468:	2105      	movs	r1, #5
 800246a:	488b      	ldr	r0, [pc, #556]	; (8002698 <FreqMenu_DrawPresetMenu+0x10ac>)
 800246c:	f00a fcec 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002470:	7a7b      	ldrb	r3, [r7, #9]
 8002472:	b29a      	uxth	r2, r3
 8002474:	2300      	movs	r3, #0
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	2302      	movs	r3, #2
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002480:	2105      	movs	r1, #5
 8002482:	4886      	ldr	r0, [pc, #536]	; (800269c <FreqMenu_DrawPresetMenu+0x10b0>)
 8002484:	f00a fce0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	b29a      	uxth	r2, r3
 800248c:	2300      	movs	r3, #0
 800248e:	9301      	str	r3, [sp, #4]
 8002490:	2302      	movs	r3, #2
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002498:	2178      	movs	r1, #120	; 0x78
 800249a:	4881      	ldr	r0, [pc, #516]	; (80026a0 <FreqMenu_DrawPresetMenu+0x10b4>)
 800249c:	f00a fcd4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024a0:	7bbb      	ldrb	r3, [r7, #14]
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	2300      	movs	r3, #0
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	2302      	movs	r3, #2
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024b0:	2178      	movs	r1, #120	; 0x78
 80024b2:	487c      	ldr	r0, [pc, #496]	; (80026a4 <FreqMenu_DrawPresetMenu+0x10b8>)
 80024b4:	f00a fcc8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80024b8:	7b7b      	ldrb	r3, [r7, #13]
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	2302      	movs	r3, #2
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	2300      	movs	r3, #0
 80024c8:	2178      	movs	r1, #120	; 0x78
 80024ca:	4877      	ldr	r0, [pc, #476]	; (80026a8 <FreqMenu_DrawPresetMenu+0x10bc>)
 80024cc:	f00a fcbc 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024d0:	7b3b      	ldrb	r3, [r7, #12]
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	2300      	movs	r3, #0
 80024d6:	9301      	str	r3, [sp, #4]
 80024d8:	2302      	movs	r3, #2
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024e0:	2178      	movs	r1, #120	; 0x78
 80024e2:	4872      	ldr	r0, [pc, #456]	; (80026ac <FreqMenu_DrawPresetMenu+0x10c0>)
 80024e4:	f00a fcb0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024e8:	7afb      	ldrb	r3, [r7, #11]
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	2300      	movs	r3, #0
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	2302      	movs	r3, #2
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024f8:	2178      	movs	r1, #120	; 0x78
 80024fa:	486d      	ldr	r0, [pc, #436]	; (80026b0 <FreqMenu_DrawPresetMenu+0x10c4>)
 80024fc:	f00a fca4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002500:	7abb      	ldrb	r3, [r7, #10]
 8002502:	b29a      	uxth	r2, r3
 8002504:	2300      	movs	r3, #0
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	2302      	movs	r3, #2
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002510:	2178      	movs	r1, #120	; 0x78
 8002512:	4868      	ldr	r0, [pc, #416]	; (80026b4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002514:	f00a fc98 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002518:	7a7b      	ldrb	r3, [r7, #9]
 800251a:	b29a      	uxth	r2, r3
 800251c:	2300      	movs	r3, #0
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	2302      	movs	r3, #2
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002528:	2178      	movs	r1, #120	; 0x78
 800252a:	4863      	ldr	r0, [pc, #396]	; (80026b8 <FreqMenu_DrawPresetMenu+0x10cc>)
 800252c:	f00a fc8c 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8002530:	e2e8      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	b29a      	uxth	r2, r3
 8002536:	2300      	movs	r3, #0
 8002538:	9301      	str	r3, [sp, #4]
 800253a:	2302      	movs	r3, #2
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002542:	2105      	movs	r1, #5
 8002544:	484f      	ldr	r0, [pc, #316]	; (8002684 <FreqMenu_DrawPresetMenu+0x1098>)
 8002546:	f00a fc7f 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	b29a      	uxth	r2, r3
 800254e:	2300      	movs	r3, #0
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	2302      	movs	r3, #2
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800255a:	2105      	movs	r1, #5
 800255c:	484a      	ldr	r0, [pc, #296]	; (8002688 <FreqMenu_DrawPresetMenu+0x109c>)
 800255e:	f00a fc73 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002562:	7b7b      	ldrb	r3, [r7, #13]
 8002564:	b29a      	uxth	r2, r3
 8002566:	2300      	movs	r3, #0
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	2302      	movs	r3, #2
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002572:	2105      	movs	r1, #5
 8002574:	4845      	ldr	r0, [pc, #276]	; (800268c <FreqMenu_DrawPresetMenu+0x10a0>)
 8002576:	f00a fc67 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800257a:	7b3b      	ldrb	r3, [r7, #12]
 800257c:	b29a      	uxth	r2, r3
 800257e:	2300      	movs	r3, #0
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	2302      	movs	r3, #2
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800258a:	2105      	movs	r1, #5
 800258c:	4840      	ldr	r0, [pc, #256]	; (8002690 <FreqMenu_DrawPresetMenu+0x10a4>)
 800258e:	f00a fc5b 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002592:	7afb      	ldrb	r3, [r7, #11]
 8002594:	b29a      	uxth	r2, r3
 8002596:	2300      	movs	r3, #0
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	2302      	movs	r3, #2
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025a2:	2105      	movs	r1, #5
 80025a4:	483b      	ldr	r0, [pc, #236]	; (8002694 <FreqMenu_DrawPresetMenu+0x10a8>)
 80025a6:	f00a fc4f 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025aa:	7abb      	ldrb	r3, [r7, #10]
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	2300      	movs	r3, #0
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	2302      	movs	r3, #2
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ba:	2105      	movs	r1, #5
 80025bc:	4836      	ldr	r0, [pc, #216]	; (8002698 <FreqMenu_DrawPresetMenu+0x10ac>)
 80025be:	f00a fc43 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025c2:	7a7b      	ldrb	r3, [r7, #9]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	2300      	movs	r3, #0
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	2302      	movs	r3, #2
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025d2:	2105      	movs	r1, #5
 80025d4:	4831      	ldr	r0, [pc, #196]	; (800269c <FreqMenu_DrawPresetMenu+0x10b0>)
 80025d6:	f00a fc37 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	b29a      	uxth	r2, r3
 80025de:	2300      	movs	r3, #0
 80025e0:	9301      	str	r3, [sp, #4]
 80025e2:	2302      	movs	r3, #2
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ea:	2178      	movs	r1, #120	; 0x78
 80025ec:	482c      	ldr	r0, [pc, #176]	; (80026a0 <FreqMenu_DrawPresetMenu+0x10b4>)
 80025ee:	f00a fc2b 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025f2:	7bbb      	ldrb	r3, [r7, #14]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	2300      	movs	r3, #0
 80025f8:	9301      	str	r3, [sp, #4]
 80025fa:	2302      	movs	r3, #2
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002602:	2178      	movs	r1, #120	; 0x78
 8002604:	4827      	ldr	r0, [pc, #156]	; (80026a4 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002606:	f00a fc1f 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800260a:	7b7b      	ldrb	r3, [r7, #13]
 800260c:	b29a      	uxth	r2, r3
 800260e:	2300      	movs	r3, #0
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	2302      	movs	r3, #2
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800261a:	2178      	movs	r1, #120	; 0x78
 800261c:	4822      	ldr	r0, [pc, #136]	; (80026a8 <FreqMenu_DrawPresetMenu+0x10bc>)
 800261e:	f00a fc13 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002622:	7b3b      	ldrb	r3, [r7, #12]
 8002624:	b29a      	uxth	r2, r3
 8002626:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	2302      	movs	r3, #2
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	2300      	movs	r3, #0
 8002632:	2178      	movs	r1, #120	; 0x78
 8002634:	481d      	ldr	r0, [pc, #116]	; (80026ac <FreqMenu_DrawPresetMenu+0x10c0>)
 8002636:	f00a fc07 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800263a:	7afb      	ldrb	r3, [r7, #11]
 800263c:	b29a      	uxth	r2, r3
 800263e:	2300      	movs	r3, #0
 8002640:	9301      	str	r3, [sp, #4]
 8002642:	2302      	movs	r3, #2
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800264a:	2178      	movs	r1, #120	; 0x78
 800264c:	4818      	ldr	r0, [pc, #96]	; (80026b0 <FreqMenu_DrawPresetMenu+0x10c4>)
 800264e:	f00a fbfb 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002652:	7abb      	ldrb	r3, [r7, #10]
 8002654:	b29a      	uxth	r2, r3
 8002656:	2300      	movs	r3, #0
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	2302      	movs	r3, #2
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002662:	2178      	movs	r1, #120	; 0x78
 8002664:	4813      	ldr	r0, [pc, #76]	; (80026b4 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002666:	f00a fbef 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800266a:	7a7b      	ldrb	r3, [r7, #9]
 800266c:	b29a      	uxth	r2, r3
 800266e:	2300      	movs	r3, #0
 8002670:	9301      	str	r3, [sp, #4]
 8002672:	2302      	movs	r3, #2
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800267a:	2178      	movs	r1, #120	; 0x78
 800267c:	480e      	ldr	r0, [pc, #56]	; (80026b8 <FreqMenu_DrawPresetMenu+0x10cc>)
 800267e:	f00a fbe3 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8002682:	e23f      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002684:	08011c68 	.word	0x08011c68
 8002688:	08011c70 	.word	0x08011c70
 800268c:	08011c78 	.word	0x08011c78
 8002690:	08011c80 	.word	0x08011c80
 8002694:	08011c88 	.word	0x08011c88
 8002698:	08011c90 	.word	0x08011c90
 800269c:	08011c98 	.word	0x08011c98
 80026a0:	08011ca0 	.word	0x08011ca0
 80026a4:	08011ca8 	.word	0x08011ca8
 80026a8:	08011cb0 	.word	0x08011cb0
 80026ac:	08011cb8 	.word	0x08011cb8
 80026b0:	08011cc0 	.word	0x08011cc0
 80026b4:	08011cc8 	.word	0x08011cc8
 80026b8:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	b29a      	uxth	r2, r3
 80026c0:	2300      	movs	r3, #0
 80026c2:	9301      	str	r3, [sp, #4]
 80026c4:	2302      	movs	r3, #2
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026cc:	2105      	movs	r1, #5
 80026ce:	48a4      	ldr	r0, [pc, #656]	; (8002960 <FreqMenu_DrawPresetMenu+0x1374>)
 80026d0:	f00a fbba 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026d4:	7bbb      	ldrb	r3, [r7, #14]
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	2300      	movs	r3, #0
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	2302      	movs	r3, #2
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026e4:	2105      	movs	r1, #5
 80026e6:	489f      	ldr	r0, [pc, #636]	; (8002964 <FreqMenu_DrawPresetMenu+0x1378>)
 80026e8:	f00a fbae 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026ec:	7b7b      	ldrb	r3, [r7, #13]
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	2300      	movs	r3, #0
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	2302      	movs	r3, #2
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026fc:	2105      	movs	r1, #5
 80026fe:	489a      	ldr	r0, [pc, #616]	; (8002968 <FreqMenu_DrawPresetMenu+0x137c>)
 8002700:	f00a fba2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002704:	7b3b      	ldrb	r3, [r7, #12]
 8002706:	b29a      	uxth	r2, r3
 8002708:	2300      	movs	r3, #0
 800270a:	9301      	str	r3, [sp, #4]
 800270c:	2302      	movs	r3, #2
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002714:	2105      	movs	r1, #5
 8002716:	4895      	ldr	r0, [pc, #596]	; (800296c <FreqMenu_DrawPresetMenu+0x1380>)
 8002718:	f00a fb96 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800271c:	7afb      	ldrb	r3, [r7, #11]
 800271e:	b29a      	uxth	r2, r3
 8002720:	2300      	movs	r3, #0
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	2302      	movs	r3, #2
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800272c:	2105      	movs	r1, #5
 800272e:	4890      	ldr	r0, [pc, #576]	; (8002970 <FreqMenu_DrawPresetMenu+0x1384>)
 8002730:	f00a fb8a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002734:	7abb      	ldrb	r3, [r7, #10]
 8002736:	b29a      	uxth	r2, r3
 8002738:	2300      	movs	r3, #0
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	2302      	movs	r3, #2
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002744:	2105      	movs	r1, #5
 8002746:	488b      	ldr	r0, [pc, #556]	; (8002974 <FreqMenu_DrawPresetMenu+0x1388>)
 8002748:	f00a fb7e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800274c:	7a7b      	ldrb	r3, [r7, #9]
 800274e:	b29a      	uxth	r2, r3
 8002750:	2300      	movs	r3, #0
 8002752:	9301      	str	r3, [sp, #4]
 8002754:	2302      	movs	r3, #2
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800275c:	2105      	movs	r1, #5
 800275e:	4886      	ldr	r0, [pc, #536]	; (8002978 <FreqMenu_DrawPresetMenu+0x138c>)
 8002760:	f00a fb72 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	b29a      	uxth	r2, r3
 8002768:	2300      	movs	r3, #0
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	2302      	movs	r3, #2
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002774:	2178      	movs	r1, #120	; 0x78
 8002776:	4881      	ldr	r0, [pc, #516]	; (800297c <FreqMenu_DrawPresetMenu+0x1390>)
 8002778:	f00a fb66 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800277c:	7bbb      	ldrb	r3, [r7, #14]
 800277e:	b29a      	uxth	r2, r3
 8002780:	2300      	movs	r3, #0
 8002782:	9301      	str	r3, [sp, #4]
 8002784:	2302      	movs	r3, #2
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800278c:	2178      	movs	r1, #120	; 0x78
 800278e:	487c      	ldr	r0, [pc, #496]	; (8002980 <FreqMenu_DrawPresetMenu+0x1394>)
 8002790:	f00a fb5a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002794:	7b7b      	ldrb	r3, [r7, #13]
 8002796:	b29a      	uxth	r2, r3
 8002798:	2300      	movs	r3, #0
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	2302      	movs	r3, #2
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027a4:	2178      	movs	r1, #120	; 0x78
 80027a6:	4877      	ldr	r0, [pc, #476]	; (8002984 <FreqMenu_DrawPresetMenu+0x1398>)
 80027a8:	f00a fb4e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027ac:	7b3b      	ldrb	r3, [r7, #12]
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	2300      	movs	r3, #0
 80027b2:	9301      	str	r3, [sp, #4]
 80027b4:	2302      	movs	r3, #2
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027bc:	2178      	movs	r1, #120	; 0x78
 80027be:	4872      	ldr	r0, [pc, #456]	; (8002988 <FreqMenu_DrawPresetMenu+0x139c>)
 80027c0:	f00a fb42 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80027c4:	7afb      	ldrb	r3, [r7, #11]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	2302      	movs	r3, #2
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2300      	movs	r3, #0
 80027d4:	2178      	movs	r1, #120	; 0x78
 80027d6:	486d      	ldr	r0, [pc, #436]	; (800298c <FreqMenu_DrawPresetMenu+0x13a0>)
 80027d8:	f00a fb36 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027dc:	7abb      	ldrb	r3, [r7, #10]
 80027de:	b29a      	uxth	r2, r3
 80027e0:	2300      	movs	r3, #0
 80027e2:	9301      	str	r3, [sp, #4]
 80027e4:	2302      	movs	r3, #2
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027ec:	2178      	movs	r1, #120	; 0x78
 80027ee:	4868      	ldr	r0, [pc, #416]	; (8002990 <FreqMenu_DrawPresetMenu+0x13a4>)
 80027f0:	f00a fb2a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027f4:	7a7b      	ldrb	r3, [r7, #9]
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	2300      	movs	r3, #0
 80027fa:	9301      	str	r3, [sp, #4]
 80027fc:	2302      	movs	r3, #2
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002804:	2178      	movs	r1, #120	; 0x78
 8002806:	4863      	ldr	r0, [pc, #396]	; (8002994 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002808:	f00a fb1e 	bl	800ce48 <ILI9341_Draw_Text>
			break;
 800280c:	e17a      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	b29a      	uxth	r2, r3
 8002812:	2300      	movs	r3, #0
 8002814:	9301      	str	r3, [sp, #4]
 8002816:	2302      	movs	r3, #2
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800281e:	2105      	movs	r1, #5
 8002820:	484f      	ldr	r0, [pc, #316]	; (8002960 <FreqMenu_DrawPresetMenu+0x1374>)
 8002822:	f00a fb11 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002826:	7bbb      	ldrb	r3, [r7, #14]
 8002828:	b29a      	uxth	r2, r3
 800282a:	2300      	movs	r3, #0
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	2302      	movs	r3, #2
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002836:	2105      	movs	r1, #5
 8002838:	484a      	ldr	r0, [pc, #296]	; (8002964 <FreqMenu_DrawPresetMenu+0x1378>)
 800283a:	f00a fb05 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800283e:	7b7b      	ldrb	r3, [r7, #13]
 8002840:	b29a      	uxth	r2, r3
 8002842:	2300      	movs	r3, #0
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	2302      	movs	r3, #2
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800284e:	2105      	movs	r1, #5
 8002850:	4845      	ldr	r0, [pc, #276]	; (8002968 <FreqMenu_DrawPresetMenu+0x137c>)
 8002852:	f00a faf9 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002856:	7b3b      	ldrb	r3, [r7, #12]
 8002858:	b29a      	uxth	r2, r3
 800285a:	2300      	movs	r3, #0
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	2302      	movs	r3, #2
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002866:	2105      	movs	r1, #5
 8002868:	4840      	ldr	r0, [pc, #256]	; (800296c <FreqMenu_DrawPresetMenu+0x1380>)
 800286a:	f00a faed 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800286e:	7afb      	ldrb	r3, [r7, #11]
 8002870:	b29a      	uxth	r2, r3
 8002872:	2300      	movs	r3, #0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2302      	movs	r3, #2
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800287e:	2105      	movs	r1, #5
 8002880:	483b      	ldr	r0, [pc, #236]	; (8002970 <FreqMenu_DrawPresetMenu+0x1384>)
 8002882:	f00a fae1 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002886:	7abb      	ldrb	r3, [r7, #10]
 8002888:	b29a      	uxth	r2, r3
 800288a:	2300      	movs	r3, #0
 800288c:	9301      	str	r3, [sp, #4]
 800288e:	2302      	movs	r3, #2
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002896:	2105      	movs	r1, #5
 8002898:	4836      	ldr	r0, [pc, #216]	; (8002974 <FreqMenu_DrawPresetMenu+0x1388>)
 800289a:	f00a fad5 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800289e:	7a7b      	ldrb	r3, [r7, #9]
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	2300      	movs	r3, #0
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	2302      	movs	r3, #2
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ae:	2105      	movs	r1, #5
 80028b0:	4831      	ldr	r0, [pc, #196]	; (8002978 <FreqMenu_DrawPresetMenu+0x138c>)
 80028b2:	f00a fac9 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	2300      	movs	r3, #0
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2302      	movs	r3, #2
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028c6:	2178      	movs	r1, #120	; 0x78
 80028c8:	482c      	ldr	r0, [pc, #176]	; (800297c <FreqMenu_DrawPresetMenu+0x1390>)
 80028ca:	f00a fabd 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028ce:	7bbb      	ldrb	r3, [r7, #14]
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	2300      	movs	r3, #0
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2302      	movs	r3, #2
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028de:	2178      	movs	r1, #120	; 0x78
 80028e0:	4827      	ldr	r0, [pc, #156]	; (8002980 <FreqMenu_DrawPresetMenu+0x1394>)
 80028e2:	f00a fab1 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028e6:	7b7b      	ldrb	r3, [r7, #13]
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2302      	movs	r3, #2
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028f6:	2178      	movs	r1, #120	; 0x78
 80028f8:	4822      	ldr	r0, [pc, #136]	; (8002984 <FreqMenu_DrawPresetMenu+0x1398>)
 80028fa:	f00a faa5 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028fe:	7b3b      	ldrb	r3, [r7, #12]
 8002900:	b29a      	uxth	r2, r3
 8002902:	2300      	movs	r3, #0
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	2302      	movs	r3, #2
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800290e:	2178      	movs	r1, #120	; 0x78
 8002910:	481d      	ldr	r0, [pc, #116]	; (8002988 <FreqMenu_DrawPresetMenu+0x139c>)
 8002912:	f00a fa99 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002916:	7afb      	ldrb	r3, [r7, #11]
 8002918:	b29a      	uxth	r2, r3
 800291a:	2300      	movs	r3, #0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2302      	movs	r3, #2
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002926:	2178      	movs	r1, #120	; 0x78
 8002928:	4818      	ldr	r0, [pc, #96]	; (800298c <FreqMenu_DrawPresetMenu+0x13a0>)
 800292a:	f00a fa8d 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800292e:	7abb      	ldrb	r3, [r7, #10]
 8002930:	b29a      	uxth	r2, r3
 8002932:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002936:	9301      	str	r3, [sp, #4]
 8002938:	2302      	movs	r3, #2
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2300      	movs	r3, #0
 800293e:	2178      	movs	r1, #120	; 0x78
 8002940:	4813      	ldr	r0, [pc, #76]	; (8002990 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002942:	f00a fa81 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002946:	7a7b      	ldrb	r3, [r7, #9]
 8002948:	b29a      	uxth	r2, r3
 800294a:	2300      	movs	r3, #0
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	2302      	movs	r3, #2
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002956:	2178      	movs	r1, #120	; 0x78
 8002958:	480e      	ldr	r0, [pc, #56]	; (8002994 <FreqMenu_DrawPresetMenu+0x13a8>)
 800295a:	f00a fa75 	bl	800ce48 <ILI9341_Draw_Text>
			break;
 800295e:	e0d1      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002960:	08011c68 	.word	0x08011c68
 8002964:	08011c70 	.word	0x08011c70
 8002968:	08011c78 	.word	0x08011c78
 800296c:	08011c80 	.word	0x08011c80
 8002970:	08011c88 	.word	0x08011c88
 8002974:	08011c90 	.word	0x08011c90
 8002978:	08011c98 	.word	0x08011c98
 800297c:	08011ca0 	.word	0x08011ca0
 8002980:	08011ca8 	.word	0x08011ca8
 8002984:	08011cb0 	.word	0x08011cb0
 8002988:	08011cb8 	.word	0x08011cb8
 800298c:	08011cc0 	.word	0x08011cc0
 8002990:	08011cc8 	.word	0x08011cc8
 8002994:	08011cd0 	.word	0x08011cd0
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	b29a      	uxth	r2, r3
 800299c:	2300      	movs	r3, #0
 800299e:	9301      	str	r3, [sp, #4]
 80029a0:	2302      	movs	r3, #2
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029a8:	2105      	movs	r1, #5
 80029aa:	4858      	ldr	r0, [pc, #352]	; (8002b0c <FreqMenu_DrawPresetMenu+0x1520>)
 80029ac:	f00a fa4c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029b0:	7bbb      	ldrb	r3, [r7, #14]
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	2300      	movs	r3, #0
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	2302      	movs	r3, #2
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029c0:	2105      	movs	r1, #5
 80029c2:	4853      	ldr	r0, [pc, #332]	; (8002b10 <FreqMenu_DrawPresetMenu+0x1524>)
 80029c4:	f00a fa40 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029c8:	7b7b      	ldrb	r3, [r7, #13]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	2300      	movs	r3, #0
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2302      	movs	r3, #2
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029d8:	2105      	movs	r1, #5
 80029da:	484e      	ldr	r0, [pc, #312]	; (8002b14 <FreqMenu_DrawPresetMenu+0x1528>)
 80029dc:	f00a fa34 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029e0:	7b3b      	ldrb	r3, [r7, #12]
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	2300      	movs	r3, #0
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	2302      	movs	r3, #2
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029f0:	2105      	movs	r1, #5
 80029f2:	4849      	ldr	r0, [pc, #292]	; (8002b18 <FreqMenu_DrawPresetMenu+0x152c>)
 80029f4:	f00a fa28 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029f8:	7afb      	ldrb	r3, [r7, #11]
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	2300      	movs	r3, #0
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	2302      	movs	r3, #2
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a08:	2105      	movs	r1, #5
 8002a0a:	4844      	ldr	r0, [pc, #272]	; (8002b1c <FreqMenu_DrawPresetMenu+0x1530>)
 8002a0c:	f00a fa1c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a10:	7abb      	ldrb	r3, [r7, #10]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	2300      	movs	r3, #0
 8002a16:	9301      	str	r3, [sp, #4]
 8002a18:	2302      	movs	r3, #2
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a20:	2105      	movs	r1, #5
 8002a22:	483f      	ldr	r0, [pc, #252]	; (8002b20 <FreqMenu_DrawPresetMenu+0x1534>)
 8002a24:	f00a fa10 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a28:	7a7b      	ldrb	r3, [r7, #9]
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	2302      	movs	r3, #2
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a38:	2105      	movs	r1, #5
 8002a3a:	483a      	ldr	r0, [pc, #232]	; (8002b24 <FreqMenu_DrawPresetMenu+0x1538>)
 8002a3c:	f00a fa04 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	2300      	movs	r3, #0
 8002a46:	9301      	str	r3, [sp, #4]
 8002a48:	2302      	movs	r3, #2
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a50:	2178      	movs	r1, #120	; 0x78
 8002a52:	4835      	ldr	r0, [pc, #212]	; (8002b28 <FreqMenu_DrawPresetMenu+0x153c>)
 8002a54:	f00a f9f8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a58:	7bbb      	ldrb	r3, [r7, #14]
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	2302      	movs	r3, #2
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a68:	2178      	movs	r1, #120	; 0x78
 8002a6a:	4830      	ldr	r0, [pc, #192]	; (8002b2c <FreqMenu_DrawPresetMenu+0x1540>)
 8002a6c:	f00a f9ec 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a70:	7b7b      	ldrb	r3, [r7, #13]
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	2300      	movs	r3, #0
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	2302      	movs	r3, #2
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a80:	2178      	movs	r1, #120	; 0x78
 8002a82:	482b      	ldr	r0, [pc, #172]	; (8002b30 <FreqMenu_DrawPresetMenu+0x1544>)
 8002a84:	f00a f9e0 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a88:	7b3b      	ldrb	r3, [r7, #12]
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	9301      	str	r3, [sp, #4]
 8002a90:	2302      	movs	r3, #2
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a98:	2178      	movs	r1, #120	; 0x78
 8002a9a:	4826      	ldr	r0, [pc, #152]	; (8002b34 <FreqMenu_DrawPresetMenu+0x1548>)
 8002a9c:	f00a f9d4 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aa0:	7afb      	ldrb	r3, [r7, #11]
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	9301      	str	r3, [sp, #4]
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ab0:	2178      	movs	r1, #120	; 0x78
 8002ab2:	4821      	ldr	r0, [pc, #132]	; (8002b38 <FreqMenu_DrawPresetMenu+0x154c>)
 8002ab4:	f00a f9c8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ab8:	7abb      	ldrb	r3, [r7, #10]
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	2300      	movs	r3, #0
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ac8:	2178      	movs	r1, #120	; 0x78
 8002aca:	481c      	ldr	r0, [pc, #112]	; (8002b3c <FreqMenu_DrawPresetMenu+0x1550>)
 8002acc:	f00a f9bc 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ad0:	7a7b      	ldrb	r3, [r7, #9]
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ad8:	9301      	str	r3, [sp, #4]
 8002ada:	2302      	movs	r3, #2
 8002adc:	9300      	str	r3, [sp, #0]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2178      	movs	r1, #120	; 0x78
 8002ae2:	4817      	ldr	r0, [pc, #92]	; (8002b40 <FreqMenu_DrawPresetMenu+0x1554>)
 8002ae4:	f00a f9b0 	bl	800ce48 <ILI9341_Draw_Text>
			break;
 8002ae8:	bf00      	nop
 8002aea:	e00b      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002aec:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002af0:	9301      	str	r3, [sp, #4]
 8002af2:	2301      	movs	r3, #1
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	2300      	movs	r3, #0
 8002af8:	22b4      	movs	r2, #180	; 0xb4
 8002afa:	2105      	movs	r1, #5
 8002afc:	4811      	ldr	r0, [pc, #68]	; (8002b44 <FreqMenu_DrawPresetMenu+0x1558>)
 8002afe:	f00a f9a3 	bl	800ce48 <ILI9341_Draw_Text>
}
 8002b02:	e7ff      	b.n	8002b04 <FreqMenu_DrawPresetMenu+0x1518>
 8002b04:	bf00      	nop
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	08011c68 	.word	0x08011c68
 8002b10:	08011c70 	.word	0x08011c70
 8002b14:	08011c78 	.word	0x08011c78
 8002b18:	08011c80 	.word	0x08011c80
 8002b1c:	08011c88 	.word	0x08011c88
 8002b20:	08011c90 	.word	0x08011c90
 8002b24:	08011c98 	.word	0x08011c98
 8002b28:	08011ca0 	.word	0x08011ca0
 8002b2c:	08011ca8 	.word	0x08011ca8
 8002b30:	08011cb0 	.word	0x08011cb0
 8002b34:	08011cb8 	.word	0x08011cb8
 8002b38:	08011cc0 	.word	0x08011cc0
 8002b3c:	08011cc8 	.word	0x08011cc8
 8002b40:	08011cd0 	.word	0x08011cd0
 8002b44:	08011cdc 	.word	0x08011cdc

08002b48 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	2302      	movs	r3, #2
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	220a      	movs	r2, #10
 8002b5c:	2105      	movs	r1, #5
 8002b5e:	4804      	ldr	r0, [pc, #16]	; (8002b70 <FreqMenu_DrawAdjustMenu+0x28>)
 8002b60:	f00a f972 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002b64:	f7fe f9c8 	bl	8000ef8 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	08011d0c 	.word	0x08011d0c

08002b74 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b0a0      	sub	sp, #128	; 0x80
 8002b78:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b7e:	9301      	str	r3, [sp, #4]
 8002b80:	2302      	movs	r3, #2
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	2300      	movs	r3, #0
 8002b86:	220a      	movs	r2, #10
 8002b88:	2105      	movs	r1, #5
 8002b8a:	48a1      	ldr	r0, [pc, #644]	; (8002e10 <FreqMenu_DrawSweepMenu+0x29c>)
 8002b8c:	f00a f95c 	bl	800ce48 <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002b90:	2300      	movs	r3, #0
 8002b92:	667b      	str	r3, [r7, #100]	; 0x64
 8002b94:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	609a      	str	r2, [r3, #8]
 8002ba0:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002ba2:	4b9c      	ldr	r3, [pc, #624]	; (8002e14 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d109      	bne.n	8002bc2 <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002bae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bb2:	4a99      	ldr	r2, [pc, #612]	; (8002e18 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002bb4:	461c      	mov	r4, r3
 8002bb6:	4615      	mov	r5, r2
 8002bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bbc:	682b      	ldr	r3, [r5, #0]
 8002bbe:	7023      	strb	r3, [r4, #0]
 8002bc0:	e008      	b.n	8002bd4 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002bc2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bc6:	4a95      	ldr	r2, [pc, #596]	; (8002e1c <FreqMenu_DrawSweepMenu+0x2a8>)
 8002bc8:	461c      	mov	r4, r3
 8002bca:	4615      	mov	r5, r2
 8002bcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bd0:	682b      	ldr	r3, [r5, #0]
 8002bd2:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bd4:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	2302      	movs	r3, #2
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002be4:	2228      	movs	r2, #40	; 0x28
 8002be6:	2105      	movs	r1, #5
 8002be8:	f00a f92e 	bl	800ce48 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002bec:	2300      	movs	r3, #0
 8002bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8002bf0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
 8002c00:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c02:	f002 ffa5 	bl	8005b50 <SM_GetOutputInHertz>
 8002c06:	ee10 3a10 	vmov	r3, s0
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fcc4 	bl	8000598 <__aeabi_f2d>
 8002c10:	4603      	mov	r3, r0
 8002c12:	460c      	mov	r4, r1
 8002c14:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c18:	e9cd 3400 	strd	r3, r4, [sp]
 8002c1c:	4a80      	ldr	r2, [pc, #512]	; (8002e20 <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c1e:	2119      	movs	r1, #25
 8002c20:	f00b fcb6 	bl	800e590 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c24:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c28:	2300      	movs	r3, #0
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c34:	223c      	movs	r2, #60	; 0x3c
 8002c36:	2105      	movs	r1, #5
 8002c38:	f00a f906 	bl	800ce48 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	2302      	movs	r3, #2
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c48:	2264      	movs	r2, #100	; 0x64
 8002c4a:	2105      	movs	r1, #5
 8002c4c:	4875      	ldr	r0, [pc, #468]	; (8002e24 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002c4e:	f00a f8fb 	bl	800ce48 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002c52:	4b70      	ldr	r3, [pc, #448]	; (8002e14 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0310 	and.w	r3, r3, #16
 8002c5a:	2b10      	cmp	r3, #16
 8002c5c:	d117      	bne.n	8002c8e <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9301      	str	r3, [sp, #4]
 8002c62:	2302      	movs	r3, #2
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c6a:	2264      	movs	r2, #100	; 0x64
 8002c6c:	21eb      	movs	r1, #235	; 0xeb
 8002c6e:	486e      	ldr	r0, [pc, #440]	; (8002e28 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002c70:	f00a f8ea 	bl	800ce48 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002c74:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2264      	movs	r2, #100	; 0x64
 8002c82:	f240 1109 	movw	r1, #265	; 0x109
 8002c86:	4869      	ldr	r0, [pc, #420]	; (8002e2c <FreqMenu_DrawSweepMenu+0x2b8>)
 8002c88:	f00a f8de 	bl	800ce48 <ILI9341_Draw_Text>
 8002c8c:	e016      	b.n	8002cbc <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2302      	movs	r3, #2
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c9a:	2264      	movs	r2, #100	; 0x64
 8002c9c:	f240 1109 	movw	r1, #265	; 0x109
 8002ca0:	4862      	ldr	r0, [pc, #392]	; (8002e2c <FreqMenu_DrawSweepMenu+0x2b8>)
 8002ca2:	f00a f8d1 	bl	800ce48 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ca6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002caa:	9301      	str	r3, [sp, #4]
 8002cac:	2302      	movs	r3, #2
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	2264      	movs	r2, #100	; 0x64
 8002cb4:	21eb      	movs	r1, #235	; 0xeb
 8002cb6:	485c      	ldr	r0, [pc, #368]	; (8002e28 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cb8:	f00a f8c6 	bl	800ce48 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002cbc:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10b      	bne.n	8002cdc <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002cc4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	2302      	movs	r3, #2
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	2278      	movs	r2, #120	; 0x78
 8002cd2:	2105      	movs	r1, #5
 8002cd4:	4857      	ldr	r0, [pc, #348]	; (8002e34 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002cd6:	f00a f8b7 	bl	800ce48 <ILI9341_Draw_Text>
 8002cda:	e00a      	b.n	8002cf2 <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	9301      	str	r3, [sp, #4]
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ce8:	2278      	movs	r2, #120	; 0x78
 8002cea:	2105      	movs	r1, #5
 8002cec:	4851      	ldr	r0, [pc, #324]	; (8002e34 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002cee:	f00a f8ab 	bl	800ce48 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cf6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	609a      	str	r2, [r3, #8]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	611a      	str	r2, [r3, #16]
 8002d06:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d08:	4b4b      	ldr	r3, [pc, #300]	; (8002e38 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fd fc43 	bl	8000598 <__aeabi_f2d>
 8002d12:	4603      	mov	r3, r0
 8002d14:	460c      	mov	r4, r1
 8002d16:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d1a:	e9cd 3400 	strd	r3, r4, [sp]
 8002d1e:	4a47      	ldr	r2, [pc, #284]	; (8002e3c <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d20:	2119      	movs	r1, #25
 8002d22:	f00b fc35 	bl	800e590 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d26:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	2302      	movs	r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d36:	2278      	movs	r2, #120	; 0x78
 8002d38:	21b6      	movs	r1, #182	; 0xb6
 8002d3a:	f00a f885 	bl	800ce48 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002d3e:	4b3c      	ldr	r3, [pc, #240]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d10f      	bne.n	8002d66 <FreqMenu_DrawSweepMenu+0x1f2>
 8002d46:	4b3e      	ldr	r3, [pc, #248]	; (8002e40 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10b      	bne.n	8002d66 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002d4e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d52:	9301      	str	r3, [sp, #4]
 8002d54:	2302      	movs	r3, #2
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	228c      	movs	r2, #140	; 0x8c
 8002d5c:	2105      	movs	r1, #5
 8002d5e:	4839      	ldr	r0, [pc, #228]	; (8002e44 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d60:	f00a f872 	bl	800ce48 <ILI9341_Draw_Text>
 8002d64:	e00a      	b.n	8002d7c <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d66:	2300      	movs	r3, #0
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d72:	228c      	movs	r2, #140	; 0x8c
 8002d74:	2105      	movs	r1, #5
 8002d76:	4833      	ldr	r0, [pc, #204]	; (8002e44 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d78:	f00a f866 	bl	800ce48 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002d8e:	4b2e      	ldr	r3, [pc, #184]	; (8002e48 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002d90:	edd3 7a00 	vldr	s15, [r3]
 8002d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d98:	4b2c      	ldr	r3, [pc, #176]	; (8002e4c <FreqMenu_DrawSweepMenu+0x2d8>)
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	4619      	mov	r1, r3
 8002da0:	ee17 0a90 	vmov	r0, s15
 8002da4:	f002 ff18 	bl	8005bd8 <SM_ConvertPeriodToHertz>
 8002da8:	eeb0 7a40 	vmov.f32	s14, s0
 8002dac:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002e50 <FreqMenu_DrawSweepMenu+0x2dc>
 8002db0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002db4:	ee16 0a90 	vmov	r0, s13
 8002db8:	f7fd fbee 	bl	8000598 <__aeabi_f2d>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	460c      	mov	r4, r1
 8002dc0:	f107 0018 	add.w	r0, r7, #24
 8002dc4:	e9cd 3400 	strd	r3, r4, [sp]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002dca:	2114      	movs	r1, #20
 8002dcc:	f00b fbe0 	bl	800e590 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dd0:	f107 0018 	add.w	r0, r7, #24
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	9301      	str	r3, [sp, #4]
 8002dd8:	2302      	movs	r3, #2
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002de0:	228c      	movs	r2, #140	; 0x8c
 8002de2:	219e      	movs	r1, #158	; 0x9e
 8002de4:	f00a f830 	bl	800ce48 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002de8:	4b11      	ldr	r3, [pc, #68]	; (8002e30 <FreqMenu_DrawSweepMenu+0x2bc>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d135      	bne.n	8002e5c <FreqMenu_DrawSweepMenu+0x2e8>
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <FreqMenu_DrawSweepMenu+0x2cc>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d131      	bne.n	8002e5c <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002df8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002dfc:	9301      	str	r3, [sp, #4]
 8002dfe:	2302      	movs	r3, #2
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2300      	movs	r3, #0
 8002e04:	22a0      	movs	r2, #160	; 0xa0
 8002e06:	2105      	movs	r1, #5
 8002e08:	4813      	ldr	r0, [pc, #76]	; (8002e58 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e0a:	f00a f81d 	bl	800ce48 <ILI9341_Draw_Text>
 8002e0e:	e030      	b.n	8002e72 <FreqMenu_DrawSweepMenu+0x2fe>
 8002e10:	08011d20 	.word	0x08011d20
 8002e14:	40000c00 	.word	0x40000c00
 8002e18:	08011d34 	.word	0x08011d34
 8002e1c:	08011d48 	.word	0x08011d48
 8002e20:	08011d5c 	.word	0x08011d5c
 8002e24:	08011d70 	.word	0x08011d70
 8002e28:	08011d7c 	.word	0x08011d7c
 8002e2c:	08011d80 	.word	0x08011d80
 8002e30:	20001ecd 	.word	0x20001ecd
 8002e34:	08011d88 	.word	0x08011d88
 8002e38:	20001f18 	.word	0x20001f18
 8002e3c:	08011d98 	.word	0x08011d98
 8002e40:	20001ecc 	.word	0x20001ecc
 8002e44:	08011da4 	.word	0x08011da4
 8002e48:	20000000 	.word	0x20000000
 8002e4c:	40013400 	.word	0x40013400
 8002e50:	42f00000 	.word	0x42f00000
 8002e54:	08011db4 	.word	0x08011db4
 8002e58:	08011dc0 	.word	0x08011dc0
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	9301      	str	r3, [sp, #4]
 8002e60:	2302      	movs	r3, #2
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e68:	22a0      	movs	r2, #160	; 0xa0
 8002e6a:	2105      	movs	r1, #5
 8002e6c:	484d      	ldr	r0, [pc, #308]	; (8002fa4 <FreqMenu_DrawSweepMenu+0x430>)
 8002e6e:	f009 ffeb 	bl	800ce48 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002e72:	2300      	movs	r3, #0
 8002e74:	607b      	str	r3, [r7, #4]
 8002e76:	f107 0308 	add.w	r3, r7, #8
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002e84:	4b48      	ldr	r3, [pc, #288]	; (8002fa8 <FreqMenu_DrawSweepMenu+0x434>)
 8002e86:	edd3 7a00 	vldr	s15, [r3]
 8002e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e8e:	4b47      	ldr	r3, [pc, #284]	; (8002fac <FreqMenu_DrawSweepMenu+0x438>)
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	4619      	mov	r1, r3
 8002e96:	ee17 0a90 	vmov	r0, s15
 8002e9a:	f002 fe9d 	bl	8005bd8 <SM_ConvertPeriodToHertz>
 8002e9e:	eeb0 7a40 	vmov.f32	s14, s0
 8002ea2:	eddf 7a43 	vldr	s15, [pc, #268]	; 8002fb0 <FreqMenu_DrawSweepMenu+0x43c>
 8002ea6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002eaa:	ee16 0a90 	vmov	r0, s13
 8002eae:	f7fd fb73 	bl	8000598 <__aeabi_f2d>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	460c      	mov	r4, r1
 8002eb6:	1d38      	adds	r0, r7, #4
 8002eb8:	e9cd 3400 	strd	r3, r4, [sp]
 8002ebc:	4a3d      	ldr	r2, [pc, #244]	; (8002fb4 <FreqMenu_DrawSweepMenu+0x440>)
 8002ebe:	2114      	movs	r1, #20
 8002ec0:	f00b fb66 	bl	800e590 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ec4:	1d38      	adds	r0, r7, #4
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	2302      	movs	r3, #2
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ed2:	22a0      	movs	r2, #160	; 0xa0
 8002ed4:	21aa      	movs	r1, #170	; 0xaa
 8002ed6:	f009 ffb7 	bl	800ce48 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002eda:	4b37      	ldr	r3, [pc, #220]	; (8002fb8 <FreqMenu_DrawSweepMenu+0x444>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d10b      	bne.n	8002efe <FreqMenu_DrawSweepMenu+0x38a>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002ee6:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	2302      	movs	r3, #2
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	22d5      	movs	r2, #213	; 0xd5
 8002ef4:	2106      	movs	r1, #6
 8002ef6:	4831      	ldr	r0, [pc, #196]	; (8002fbc <FreqMenu_DrawSweepMenu+0x448>)
 8002ef8:	f009 ffa6 	bl	800ce48 <ILI9341_Draw_Text>
 8002efc:	e00a      	b.n	8002f14 <FreqMenu_DrawSweepMenu+0x3a0>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002efe:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f02:	9301      	str	r3, [sp, #4]
 8002f04:	2302      	movs	r3, #2
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	22d5      	movs	r2, #213	; 0xd5
 8002f0c:	2105      	movs	r1, #5
 8002f0e:	482c      	ldr	r0, [pc, #176]	; (8002fc0 <FreqMenu_DrawSweepMenu+0x44c>)
 8002f10:	f009 ff9a 	bl	800ce48 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	105,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f14:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	22cc      	movs	r2, #204	; 0xcc
 8002f22:	2169      	movs	r1, #105	; 0x69
 8002f24:	4827      	ldr	r0, [pc, #156]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f26:	f009 ff8f 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	98, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f2a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f2e:	9301      	str	r3, [sp, #4]
 8002f30:	2302      	movs	r3, #2
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2300      	movs	r3, #0
 8002f36:	22de      	movs	r2, #222	; 0xde
 8002f38:	2162      	movs	r1, #98	; 0x62
 8002f3a:	4823      	ldr	r0, [pc, #140]	; (8002fc8 <FreqMenu_DrawSweepMenu+0x454>)
 8002f3c:	f009 ff84 	bl	800ce48 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f40:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	2302      	movs	r3, #2
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	22cc      	movs	r2, #204	; 0xcc
 8002f4e:	21b7      	movs	r1, #183	; 0xb7
 8002f50:	481c      	ldr	r0, [pc, #112]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f52:	f009 ff79 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f56:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2300      	movs	r3, #0
 8002f62:	22de      	movs	r2, #222	; 0xde
 8002f64:	21ad      	movs	r1, #173	; 0xad
 8002f66:	4819      	ldr	r0, [pc, #100]	; (8002fcc <FreqMenu_DrawSweepMenu+0x458>)
 8002f68:	f009 ff6e 	bl	800ce48 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002f6c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	2302      	movs	r3, #2
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	2300      	movs	r3, #0
 8002f78:	22cc      	movs	r2, #204	; 0xcc
 8002f7a:	f240 1107 	movw	r1, #263	; 0x107
 8002f7e:	4811      	ldr	r0, [pc, #68]	; (8002fc4 <FreqMenu_DrawSweepMenu+0x450>)
 8002f80:	f009 ff62 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002f84:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002f88:	9301      	str	r3, [sp, #4]
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	22de      	movs	r2, #222	; 0xde
 8002f92:	21fc      	movs	r1, #252	; 0xfc
 8002f94:	480e      	ldr	r0, [pc, #56]	; (8002fd0 <FreqMenu_DrawSweepMenu+0x45c>)
 8002f96:	f009 ff57 	bl	800ce48 <ILI9341_Draw_Text>
}
 8002f9a:	bf00      	nop
 8002f9c:	3778      	adds	r7, #120	; 0x78
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	08011dc0 	.word	0x08011dc0
 8002fa8:	20000004 	.word	0x20000004
 8002fac:	40013400 	.word	0x40013400
 8002fb0:	42f00000 	.word	0x42f00000
 8002fb4:	08011dd0 	.word	0x08011dd0
 8002fb8:	40000c00 	.word	0x40000c00
 8002fbc:	08011ddc 	.word	0x08011ddc
 8002fc0:	08011de4 	.word	0x08011de4
 8002fc4:	08011dec 	.word	0x08011dec
 8002fc8:	08011df0 	.word	0x08011df0
 8002fcc:	08011df8 	.word	0x08011df8
 8002fd0:	08011e00 	.word	0x08011e00

08002fd4 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d007      	beq.n	8002ff4 <FuncMenu_DrawMenu+0x20>
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d009      	beq.n	8002ffc <FuncMenu_DrawMenu+0x28>
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d000      	beq.n	8002fee <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_SYNC_MENU:
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
			break;

		default:
			break;
 8002fec:	e00a      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8002fee:	f000 f80d 	bl	800300c <FuncMenu_DrawMainMenu>
			break;
 8002ff2:	e007      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f000 f851 	bl	800309c <FuncMenu_DrawOutputMenu>
			break;
 8002ffa:	e003      	b.n	8003004 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SYNC_CHANNEL);
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	f000 f84d 	bl	800309c <FuncMenu_DrawOutputMenu>
			break;
 8003002:	bf00      	nop

	}
}
 8003004:	bf00      	nop
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003012:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003016:	9301      	str	r3, [sp, #4]
 8003018:	2302      	movs	r3, #2
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	2300      	movs	r3, #0
 800301e:	220a      	movs	r2, #10
 8003020:	210a      	movs	r1, #10
 8003022:	481a      	ldr	r0, [pc, #104]	; (800308c <FuncMenu_DrawMainMenu+0x80>)
 8003024:	f009 ff10 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003028:	f7fd ff66 	bl	8000ef8 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800302c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	2302      	movs	r3, #2
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2300      	movs	r3, #0
 8003038:	22d2      	movs	r2, #210	; 0xd2
 800303a:	2105      	movs	r1, #5
 800303c:	4814      	ldr	r0, [pc, #80]	; (8003090 <FuncMenu_DrawMainMenu+0x84>)
 800303e:	f009 ff03 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003042:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003046:	9301      	str	r3, [sp, #4]
 8003048:	2302      	movs	r3, #2
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	2300      	movs	r3, #0
 800304e:	22d2      	movs	r2, #210	; 0xd2
 8003050:	2161      	movs	r1, #97	; 0x61
 8003052:	4810      	ldr	r0, [pc, #64]	; (8003094 <FuncMenu_DrawMainMenu+0x88>)
 8003054:	f009 fef8 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003058:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800305c:	9301      	str	r3, [sp, #4]
 800305e:	2302      	movs	r3, #2
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	2300      	movs	r3, #0
 8003064:	22d2      	movs	r2, #210	; 0xd2
 8003066:	21af      	movs	r1, #175	; 0xaf
 8003068:	480b      	ldr	r0, [pc, #44]	; (8003098 <FuncMenu_DrawMainMenu+0x8c>)
 800306a:	f009 feed 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800306e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	2302      	movs	r3, #2
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2300      	movs	r3, #0
 800307a:	22d2      	movs	r2, #210	; 0xd2
 800307c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003080:	4805      	ldr	r0, [pc, #20]	; (8003098 <FuncMenu_DrawMainMenu+0x8c>)
 8003082:	f009 fee1 	bl	800ce48 <ILI9341_Draw_Text>
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	08011e08 	.word	0x08011e08
 8003090:	08011e14 	.word	0x08011e14
 8003094:	08011e1c 	.word	0x08011e1c
 8003098:	08011e24 	.word	0x08011e24

0800309c <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
	if(SYNC_CHANNEL)
		ILI9341_Draw_Text("OUT->FUNC->SYNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	2302      	movs	r3, #2
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	220a      	movs	r2, #10
 80030b4:	210a      	movs	r1, #10
 80030b6:	488d      	ldr	r0, [pc, #564]	; (80032ec <FuncMenu_DrawOutputMenu+0x250>)
 80030b8:	f009 fec6 	bl	800ce48 <ILI9341_Draw_Text>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	4618      	mov	r0, r3
 80030c0:	f002 fd14 	bl	8005aec <SM_GetOutputChannel>
 80030c4:	4603      	mov	r3, r0
 80030c6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80030ca:	60fb      	str	r3, [r7, #12]
	if(func_profileTmp)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 8396 	beq.w	8003800 <FuncMenu_DrawOutputMenu+0x764>
	{
		switch(func_profileTmp->func)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	2b06      	cmp	r3, #6
 80030da:	f200 8391 	bhi.w	8003800 <FuncMenu_DrawOutputMenu+0x764>
 80030de:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <FuncMenu_DrawOutputMenu+0x48>)
 80030e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e4:	08003101 	.word	0x08003101
 80030e8:	080031f7 	.word	0x080031f7
 80030ec:	08003311 	.word	0x08003311
 80030f0:	08003407 	.word	0x08003407
 80030f4:	080034fd 	.word	0x080034fd
 80030f8:	08003615 	.word	0x08003615
 80030fc:	0800370b 	.word	0x0800370b
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003100:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003104:	9301      	str	r3, [sp, #4]
 8003106:	2302      	movs	r3, #2
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2300      	movs	r3, #0
 800310c:	2232      	movs	r2, #50	; 0x32
 800310e:	210a      	movs	r1, #10
 8003110:	4877      	ldr	r0, [pc, #476]	; (80032f0 <FuncMenu_DrawOutputMenu+0x254>)
 8003112:	f009 fe99 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003116:	2300      	movs	r3, #0
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	2302      	movs	r3, #2
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003122:	2246      	movs	r2, #70	; 0x46
 8003124:	210a      	movs	r1, #10
 8003126:	4873      	ldr	r0, [pc, #460]	; (80032f4 <FuncMenu_DrawOutputMenu+0x258>)
 8003128:	f009 fe8e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800312c:	2300      	movs	r3, #0
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	2302      	movs	r3, #2
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003138:	225a      	movs	r2, #90	; 0x5a
 800313a:	210a      	movs	r1, #10
 800313c:	486e      	ldr	r0, [pc, #440]	; (80032f8 <FuncMenu_DrawOutputMenu+0x25c>)
 800313e:	f009 fe83 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003142:	2300      	movs	r3, #0
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	2302      	movs	r3, #2
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800314e:	226e      	movs	r2, #110	; 0x6e
 8003150:	210a      	movs	r1, #10
 8003152:	486a      	ldr	r0, [pc, #424]	; (80032fc <FuncMenu_DrawOutputMenu+0x260>)
 8003154:	f009 fe78 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003158:	2300      	movs	r3, #0
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	2302      	movs	r3, #2
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003164:	2282      	movs	r2, #130	; 0x82
 8003166:	210a      	movs	r1, #10
 8003168:	4865      	ldr	r0, [pc, #404]	; (8003300 <FuncMenu_DrawOutputMenu+0x264>)
 800316a:	f009 fe6d 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800316e:	2300      	movs	r3, #0
 8003170:	9301      	str	r3, [sp, #4]
 8003172:	2302      	movs	r3, #2
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800317a:	2296      	movs	r2, #150	; 0x96
 800317c:	210a      	movs	r1, #10
 800317e:	4861      	ldr	r0, [pc, #388]	; (8003304 <FuncMenu_DrawOutputMenu+0x268>)
 8003180:	f009 fe62 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003184:	2300      	movs	r3, #0
 8003186:	9301      	str	r3, [sp, #4]
 8003188:	2302      	movs	r3, #2
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003190:	22aa      	movs	r2, #170	; 0xaa
 8003192:	210a      	movs	r1, #10
 8003194:	485c      	ldr	r0, [pc, #368]	; (8003308 <FuncMenu_DrawOutputMenu+0x26c>)
 8003196:	f009 fe57 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800319a:	f240 23fd 	movw	r3, #765	; 0x2fd
 800319e:	9301      	str	r3, [sp, #4]
 80031a0:	2302      	movs	r3, #2
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	2300      	movs	r3, #0
 80031a6:	22d2      	movs	r2, #210	; 0xd2
 80031a8:	2105      	movs	r1, #5
 80031aa:	4858      	ldr	r0, [pc, #352]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80031ac:	f009 fe4c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80031b0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80031b4:	9301      	str	r3, [sp, #4]
 80031b6:	2302      	movs	r3, #2
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	2300      	movs	r3, #0
 80031bc:	22d2      	movs	r2, #210	; 0xd2
 80031be:	2161      	movs	r1, #97	; 0x61
 80031c0:	4852      	ldr	r0, [pc, #328]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80031c2:	f009 fe41 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80031c6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	2302      	movs	r3, #2
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2300      	movs	r3, #0
 80031d2:	22d2      	movs	r2, #210	; 0xd2
 80031d4:	21af      	movs	r1, #175	; 0xaf
 80031d6:	484d      	ldr	r0, [pc, #308]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80031d8:	f009 fe36 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80031dc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	2302      	movs	r3, #2
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2300      	movs	r3, #0
 80031e8:	22d2      	movs	r2, #210	; 0xd2
 80031ea:	f44f 7182 	mov.w	r1, #260	; 0x104
 80031ee:	4847      	ldr	r0, [pc, #284]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80031f0:	f009 fe2a 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80031f4:	e304      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031f6:	2300      	movs	r3, #0
 80031f8:	9301      	str	r3, [sp, #4]
 80031fa:	2302      	movs	r3, #2
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003202:	2232      	movs	r2, #50	; 0x32
 8003204:	210a      	movs	r1, #10
 8003206:	483a      	ldr	r0, [pc, #232]	; (80032f0 <FuncMenu_DrawOutputMenu+0x254>)
 8003208:	f009 fe1e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800320c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003210:	9301      	str	r3, [sp, #4]
 8003212:	2302      	movs	r3, #2
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	2300      	movs	r3, #0
 8003218:	2246      	movs	r2, #70	; 0x46
 800321a:	210a      	movs	r1, #10
 800321c:	4835      	ldr	r0, [pc, #212]	; (80032f4 <FuncMenu_DrawOutputMenu+0x258>)
 800321e:	f009 fe13 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003222:	2300      	movs	r3, #0
 8003224:	9301      	str	r3, [sp, #4]
 8003226:	2302      	movs	r3, #2
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800322e:	225a      	movs	r2, #90	; 0x5a
 8003230:	210a      	movs	r1, #10
 8003232:	4831      	ldr	r0, [pc, #196]	; (80032f8 <FuncMenu_DrawOutputMenu+0x25c>)
 8003234:	f009 fe08 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003238:	2300      	movs	r3, #0
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	2302      	movs	r3, #2
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003244:	226e      	movs	r2, #110	; 0x6e
 8003246:	210a      	movs	r1, #10
 8003248:	482c      	ldr	r0, [pc, #176]	; (80032fc <FuncMenu_DrawOutputMenu+0x260>)
 800324a:	f009 fdfd 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800324e:	2300      	movs	r3, #0
 8003250:	9301      	str	r3, [sp, #4]
 8003252:	2302      	movs	r3, #2
 8003254:	9300      	str	r3, [sp, #0]
 8003256:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800325a:	2282      	movs	r2, #130	; 0x82
 800325c:	210a      	movs	r1, #10
 800325e:	4828      	ldr	r0, [pc, #160]	; (8003300 <FuncMenu_DrawOutputMenu+0x264>)
 8003260:	f009 fdf2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003264:	2300      	movs	r3, #0
 8003266:	9301      	str	r3, [sp, #4]
 8003268:	2302      	movs	r3, #2
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003270:	2296      	movs	r2, #150	; 0x96
 8003272:	210a      	movs	r1, #10
 8003274:	4823      	ldr	r0, [pc, #140]	; (8003304 <FuncMenu_DrawOutputMenu+0x268>)
 8003276:	f009 fde7 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800327a:	2300      	movs	r3, #0
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	2302      	movs	r3, #2
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003286:	22aa      	movs	r2, #170	; 0xaa
 8003288:	210a      	movs	r1, #10
 800328a:	481f      	ldr	r0, [pc, #124]	; (8003308 <FuncMenu_DrawOutputMenu+0x26c>)
 800328c:	f009 fddc 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003290:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003294:	9301      	str	r3, [sp, #4]
 8003296:	2302      	movs	r3, #2
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	2300      	movs	r3, #0
 800329c:	22d2      	movs	r2, #210	; 0xd2
 800329e:	2105      	movs	r1, #5
 80032a0:	481a      	ldr	r0, [pc, #104]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80032a2:	f009 fdd1 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80032a6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80032aa:	9301      	str	r3, [sp, #4]
 80032ac:	2302      	movs	r3, #2
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	2300      	movs	r3, #0
 80032b2:	22d2      	movs	r2, #210	; 0xd2
 80032b4:	2161      	movs	r1, #97	; 0x61
 80032b6:	4815      	ldr	r0, [pc, #84]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80032b8:	f009 fdc6 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80032bc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80032c0:	9301      	str	r3, [sp, #4]
 80032c2:	2302      	movs	r3, #2
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	2300      	movs	r3, #0
 80032c8:	22d2      	movs	r2, #210	; 0xd2
 80032ca:	21af      	movs	r1, #175	; 0xaf
 80032cc:	480f      	ldr	r0, [pc, #60]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80032ce:	f009 fdbb 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80032d2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	2302      	movs	r3, #2
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	2300      	movs	r3, #0
 80032de:	22d2      	movs	r2, #210	; 0xd2
 80032e0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80032e4:	4809      	ldr	r0, [pc, #36]	; (800330c <FuncMenu_DrawOutputMenu+0x270>)
 80032e6:	f009 fdaf 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80032ea:	e289      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
 80032ec:	08011e2c 	.word	0x08011e2c
 80032f0:	08011e3c 	.word	0x08011e3c
 80032f4:	08011e44 	.word	0x08011e44
 80032f8:	08011e50 	.word	0x08011e50
 80032fc:	08011e58 	.word	0x08011e58
 8003300:	08011e64 	.word	0x08011e64
 8003304:	08011e70 	.word	0x08011e70
 8003308:	08011e78 	.word	0x08011e78
 800330c:	08011e24 	.word	0x08011e24
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003310:	2300      	movs	r3, #0
 8003312:	9301      	str	r3, [sp, #4]
 8003314:	2302      	movs	r3, #2
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800331c:	2232      	movs	r2, #50	; 0x32
 800331e:	210a      	movs	r1, #10
 8003320:	48b4      	ldr	r0, [pc, #720]	; (80035f4 <FuncMenu_DrawOutputMenu+0x558>)
 8003322:	f009 fd91 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003326:	2300      	movs	r3, #0
 8003328:	9301      	str	r3, [sp, #4]
 800332a:	2302      	movs	r3, #2
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003332:	2246      	movs	r2, #70	; 0x46
 8003334:	210a      	movs	r1, #10
 8003336:	48b0      	ldr	r0, [pc, #704]	; (80035f8 <FuncMenu_DrawOutputMenu+0x55c>)
 8003338:	f009 fd86 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800333c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003340:	9301      	str	r3, [sp, #4]
 8003342:	2302      	movs	r3, #2
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	2300      	movs	r3, #0
 8003348:	225a      	movs	r2, #90	; 0x5a
 800334a:	210a      	movs	r1, #10
 800334c:	48ab      	ldr	r0, [pc, #684]	; (80035fc <FuncMenu_DrawOutputMenu+0x560>)
 800334e:	f009 fd7b 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003352:	2300      	movs	r3, #0
 8003354:	9301      	str	r3, [sp, #4]
 8003356:	2302      	movs	r3, #2
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800335e:	226e      	movs	r2, #110	; 0x6e
 8003360:	210a      	movs	r1, #10
 8003362:	48a7      	ldr	r0, [pc, #668]	; (8003600 <FuncMenu_DrawOutputMenu+0x564>)
 8003364:	f009 fd70 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003368:	2300      	movs	r3, #0
 800336a:	9301      	str	r3, [sp, #4]
 800336c:	2302      	movs	r3, #2
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003374:	2282      	movs	r2, #130	; 0x82
 8003376:	210a      	movs	r1, #10
 8003378:	48a2      	ldr	r0, [pc, #648]	; (8003604 <FuncMenu_DrawOutputMenu+0x568>)
 800337a:	f009 fd65 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800337e:	2300      	movs	r3, #0
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	2302      	movs	r3, #2
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800338a:	2296      	movs	r2, #150	; 0x96
 800338c:	210a      	movs	r1, #10
 800338e:	489e      	ldr	r0, [pc, #632]	; (8003608 <FuncMenu_DrawOutputMenu+0x56c>)
 8003390:	f009 fd5a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003394:	2300      	movs	r3, #0
 8003396:	9301      	str	r3, [sp, #4]
 8003398:	2302      	movs	r3, #2
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033a0:	22aa      	movs	r2, #170	; 0xaa
 80033a2:	210a      	movs	r1, #10
 80033a4:	4899      	ldr	r0, [pc, #612]	; (800360c <FuncMenu_DrawOutputMenu+0x570>)
 80033a6:	f009 fd4f 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80033aa:	f240 23fd 	movw	r3, #765	; 0x2fd
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	2302      	movs	r3, #2
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	2300      	movs	r3, #0
 80033b6:	22d2      	movs	r2, #210	; 0xd2
 80033b8:	2105      	movs	r1, #5
 80033ba:	4895      	ldr	r0, [pc, #596]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80033bc:	f009 fd44 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80033c0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	2302      	movs	r3, #2
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2300      	movs	r3, #0
 80033cc:	22d2      	movs	r2, #210	; 0xd2
 80033ce:	2161      	movs	r1, #97	; 0x61
 80033d0:	488f      	ldr	r0, [pc, #572]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80033d2:	f009 fd39 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80033d6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	2302      	movs	r3, #2
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	2300      	movs	r3, #0
 80033e2:	22d2      	movs	r2, #210	; 0xd2
 80033e4:	21af      	movs	r1, #175	; 0xaf
 80033e6:	488a      	ldr	r0, [pc, #552]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80033e8:	f009 fd2e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80033ec:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	2302      	movs	r3, #2
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	2300      	movs	r3, #0
 80033f8:	22d2      	movs	r2, #210	; 0xd2
 80033fa:	f44f 7182 	mov.w	r1, #260	; 0x104
 80033fe:	4884      	ldr	r0, [pc, #528]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 8003400:	f009 fd22 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8003404:	e1fc      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003406:	2300      	movs	r3, #0
 8003408:	9301      	str	r3, [sp, #4]
 800340a:	2302      	movs	r3, #2
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003412:	2232      	movs	r2, #50	; 0x32
 8003414:	210a      	movs	r1, #10
 8003416:	4877      	ldr	r0, [pc, #476]	; (80035f4 <FuncMenu_DrawOutputMenu+0x558>)
 8003418:	f009 fd16 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800341c:	2300      	movs	r3, #0
 800341e:	9301      	str	r3, [sp, #4]
 8003420:	2302      	movs	r3, #2
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003428:	2246      	movs	r2, #70	; 0x46
 800342a:	210a      	movs	r1, #10
 800342c:	4872      	ldr	r0, [pc, #456]	; (80035f8 <FuncMenu_DrawOutputMenu+0x55c>)
 800342e:	f009 fd0b 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003432:	2300      	movs	r3, #0
 8003434:	9301      	str	r3, [sp, #4]
 8003436:	2302      	movs	r3, #2
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800343e:	225a      	movs	r2, #90	; 0x5a
 8003440:	210a      	movs	r1, #10
 8003442:	486e      	ldr	r0, [pc, #440]	; (80035fc <FuncMenu_DrawOutputMenu+0x560>)
 8003444:	f009 fd00 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003448:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	2302      	movs	r3, #2
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2300      	movs	r3, #0
 8003454:	226e      	movs	r2, #110	; 0x6e
 8003456:	210a      	movs	r1, #10
 8003458:	4869      	ldr	r0, [pc, #420]	; (8003600 <FuncMenu_DrawOutputMenu+0x564>)
 800345a:	f009 fcf5 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800345e:	2300      	movs	r3, #0
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	2302      	movs	r3, #2
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800346a:	2282      	movs	r2, #130	; 0x82
 800346c:	210a      	movs	r1, #10
 800346e:	4865      	ldr	r0, [pc, #404]	; (8003604 <FuncMenu_DrawOutputMenu+0x568>)
 8003470:	f009 fcea 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003474:	2300      	movs	r3, #0
 8003476:	9301      	str	r3, [sp, #4]
 8003478:	2302      	movs	r3, #2
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003480:	2296      	movs	r2, #150	; 0x96
 8003482:	210a      	movs	r1, #10
 8003484:	4860      	ldr	r0, [pc, #384]	; (8003608 <FuncMenu_DrawOutputMenu+0x56c>)
 8003486:	f009 fcdf 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800348a:	2300      	movs	r3, #0
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	2302      	movs	r3, #2
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003496:	22aa      	movs	r2, #170	; 0xaa
 8003498:	210a      	movs	r1, #10
 800349a:	485c      	ldr	r0, [pc, #368]	; (800360c <FuncMenu_DrawOutputMenu+0x570>)
 800349c:	f009 fcd4 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80034a0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80034a4:	9301      	str	r3, [sp, #4]
 80034a6:	2302      	movs	r3, #2
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	2300      	movs	r3, #0
 80034ac:	22d2      	movs	r2, #210	; 0xd2
 80034ae:	2105      	movs	r1, #5
 80034b0:	4857      	ldr	r0, [pc, #348]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80034b2:	f009 fcc9 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80034b6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80034ba:	9301      	str	r3, [sp, #4]
 80034bc:	2302      	movs	r3, #2
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	2300      	movs	r3, #0
 80034c2:	22d2      	movs	r2, #210	; 0xd2
 80034c4:	2161      	movs	r1, #97	; 0x61
 80034c6:	4852      	ldr	r0, [pc, #328]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80034c8:	f009 fcbe 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80034cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80034d0:	9301      	str	r3, [sp, #4]
 80034d2:	2302      	movs	r3, #2
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	2300      	movs	r3, #0
 80034d8:	22d2      	movs	r2, #210	; 0xd2
 80034da:	21af      	movs	r1, #175	; 0xaf
 80034dc:	484c      	ldr	r0, [pc, #304]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80034de:	f009 fcb3 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80034e2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80034e6:	9301      	str	r3, [sp, #4]
 80034e8:	2302      	movs	r3, #2
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	2300      	movs	r3, #0
 80034ee:	22d2      	movs	r2, #210	; 0xd2
 80034f0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80034f4:	4846      	ldr	r0, [pc, #280]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80034f6:	f009 fca7 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80034fa:	e181      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034fc:	2300      	movs	r3, #0
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	2302      	movs	r3, #2
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003508:	2232      	movs	r2, #50	; 0x32
 800350a:	210a      	movs	r1, #10
 800350c:	4839      	ldr	r0, [pc, #228]	; (80035f4 <FuncMenu_DrawOutputMenu+0x558>)
 800350e:	f009 fc9b 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003512:	2300      	movs	r3, #0
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	2302      	movs	r3, #2
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800351e:	2246      	movs	r2, #70	; 0x46
 8003520:	210a      	movs	r1, #10
 8003522:	4835      	ldr	r0, [pc, #212]	; (80035f8 <FuncMenu_DrawOutputMenu+0x55c>)
 8003524:	f009 fc90 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003528:	2300      	movs	r3, #0
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	2302      	movs	r3, #2
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003534:	225a      	movs	r2, #90	; 0x5a
 8003536:	210a      	movs	r1, #10
 8003538:	4830      	ldr	r0, [pc, #192]	; (80035fc <FuncMenu_DrawOutputMenu+0x560>)
 800353a:	f009 fc85 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800353e:	2300      	movs	r3, #0
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	2302      	movs	r3, #2
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800354a:	226e      	movs	r2, #110	; 0x6e
 800354c:	210a      	movs	r1, #10
 800354e:	482c      	ldr	r0, [pc, #176]	; (8003600 <FuncMenu_DrawOutputMenu+0x564>)
 8003550:	f009 fc7a 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003554:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	2302      	movs	r3, #2
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	2300      	movs	r3, #0
 8003560:	2282      	movs	r2, #130	; 0x82
 8003562:	210a      	movs	r1, #10
 8003564:	4827      	ldr	r0, [pc, #156]	; (8003604 <FuncMenu_DrawOutputMenu+0x568>)
 8003566:	f009 fc6f 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800356a:	2300      	movs	r3, #0
 800356c:	9301      	str	r3, [sp, #4]
 800356e:	2302      	movs	r3, #2
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003576:	2296      	movs	r2, #150	; 0x96
 8003578:	210a      	movs	r1, #10
 800357a:	4823      	ldr	r0, [pc, #140]	; (8003608 <FuncMenu_DrawOutputMenu+0x56c>)
 800357c:	f009 fc64 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003580:	2300      	movs	r3, #0
 8003582:	9301      	str	r3, [sp, #4]
 8003584:	2302      	movs	r3, #2
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800358c:	22aa      	movs	r2, #170	; 0xaa
 800358e:	210a      	movs	r1, #10
 8003590:	481e      	ldr	r0, [pc, #120]	; (800360c <FuncMenu_DrawOutputMenu+0x570>)
 8003592:	f009 fc59 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003596:	f240 23fd 	movw	r3, #765	; 0x2fd
 800359a:	9301      	str	r3, [sp, #4]
 800359c:	2302      	movs	r3, #2
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	2300      	movs	r3, #0
 80035a2:	22d2      	movs	r2, #210	; 0xd2
 80035a4:	2105      	movs	r1, #5
 80035a6:	481a      	ldr	r0, [pc, #104]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80035a8:	f009 fc4e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80035ac:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	2302      	movs	r3, #2
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	2300      	movs	r3, #0
 80035b8:	22d2      	movs	r2, #210	; 0xd2
 80035ba:	2161      	movs	r1, #97	; 0x61
 80035bc:	4814      	ldr	r0, [pc, #80]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80035be:	f009 fc43 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80035c2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80035c6:	9301      	str	r3, [sp, #4]
 80035c8:	2302      	movs	r3, #2
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	2300      	movs	r3, #0
 80035ce:	22d2      	movs	r2, #210	; 0xd2
 80035d0:	21af      	movs	r1, #175	; 0xaf
 80035d2:	480f      	ldr	r0, [pc, #60]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80035d4:	f009 fc38 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80035d8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	2302      	movs	r3, #2
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	2300      	movs	r3, #0
 80035e4:	22d2      	movs	r2, #210	; 0xd2
 80035e6:	f44f 7182 	mov.w	r1, #260	; 0x104
 80035ea:	4809      	ldr	r0, [pc, #36]	; (8003610 <FuncMenu_DrawOutputMenu+0x574>)
 80035ec:	f009 fc2c 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80035f0:	e106      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
 80035f2:	bf00      	nop
 80035f4:	08011e3c 	.word	0x08011e3c
 80035f8:	08011e44 	.word	0x08011e44
 80035fc:	08011e50 	.word	0x08011e50
 8003600:	08011e58 	.word	0x08011e58
 8003604:	08011e64 	.word	0x08011e64
 8003608:	08011e70 	.word	0x08011e70
 800360c:	08011e78 	.word	0x08011e78
 8003610:	08011e24 	.word	0x08011e24
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003614:	2300      	movs	r3, #0
 8003616:	9301      	str	r3, [sp, #4]
 8003618:	2302      	movs	r3, #2
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003620:	2232      	movs	r2, #50	; 0x32
 8003622:	210a      	movs	r1, #10
 8003624:	4878      	ldr	r0, [pc, #480]	; (8003808 <FuncMenu_DrawOutputMenu+0x76c>)
 8003626:	f009 fc0f 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800362a:	2300      	movs	r3, #0
 800362c:	9301      	str	r3, [sp, #4]
 800362e:	2302      	movs	r3, #2
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003636:	2246      	movs	r2, #70	; 0x46
 8003638:	210a      	movs	r1, #10
 800363a:	4874      	ldr	r0, [pc, #464]	; (800380c <FuncMenu_DrawOutputMenu+0x770>)
 800363c:	f009 fc04 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003640:	2300      	movs	r3, #0
 8003642:	9301      	str	r3, [sp, #4]
 8003644:	2302      	movs	r3, #2
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800364c:	225a      	movs	r2, #90	; 0x5a
 800364e:	210a      	movs	r1, #10
 8003650:	486f      	ldr	r0, [pc, #444]	; (8003810 <FuncMenu_DrawOutputMenu+0x774>)
 8003652:	f009 fbf9 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003656:	2300      	movs	r3, #0
 8003658:	9301      	str	r3, [sp, #4]
 800365a:	2302      	movs	r3, #2
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003662:	226e      	movs	r2, #110	; 0x6e
 8003664:	210a      	movs	r1, #10
 8003666:	486b      	ldr	r0, [pc, #428]	; (8003814 <FuncMenu_DrawOutputMenu+0x778>)
 8003668:	f009 fbee 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800366c:	2300      	movs	r3, #0
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	2302      	movs	r3, #2
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003678:	2282      	movs	r2, #130	; 0x82
 800367a:	210a      	movs	r1, #10
 800367c:	4866      	ldr	r0, [pc, #408]	; (8003818 <FuncMenu_DrawOutputMenu+0x77c>)
 800367e:	f009 fbe3 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003682:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	2302      	movs	r3, #2
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	2300      	movs	r3, #0
 800368e:	2296      	movs	r2, #150	; 0x96
 8003690:	210a      	movs	r1, #10
 8003692:	4862      	ldr	r0, [pc, #392]	; (800381c <FuncMenu_DrawOutputMenu+0x780>)
 8003694:	f009 fbd8 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003698:	2300      	movs	r3, #0
 800369a:	9301      	str	r3, [sp, #4]
 800369c:	2302      	movs	r3, #2
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036a4:	22aa      	movs	r2, #170	; 0xaa
 80036a6:	210a      	movs	r1, #10
 80036a8:	485d      	ldr	r0, [pc, #372]	; (8003820 <FuncMenu_DrawOutputMenu+0x784>)
 80036aa:	f009 fbcd 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80036ae:	f240 23fd 	movw	r3, #765	; 0x2fd
 80036b2:	9301      	str	r3, [sp, #4]
 80036b4:	2302      	movs	r3, #2
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	2300      	movs	r3, #0
 80036ba:	22d2      	movs	r2, #210	; 0xd2
 80036bc:	2105      	movs	r1, #5
 80036be:	4859      	ldr	r0, [pc, #356]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80036c0:	f009 fbc2 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80036c4:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80036c8:	9301      	str	r3, [sp, #4]
 80036ca:	2302      	movs	r3, #2
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	2300      	movs	r3, #0
 80036d0:	22d2      	movs	r2, #210	; 0xd2
 80036d2:	2161      	movs	r1, #97	; 0x61
 80036d4:	4853      	ldr	r0, [pc, #332]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80036d6:	f009 fbb7 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80036da:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80036de:	9301      	str	r3, [sp, #4]
 80036e0:	2302      	movs	r3, #2
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	2300      	movs	r3, #0
 80036e6:	22d2      	movs	r2, #210	; 0xd2
 80036e8:	21af      	movs	r1, #175	; 0xaf
 80036ea:	484e      	ldr	r0, [pc, #312]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80036ec:	f009 fbac 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80036f0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80036f4:	9301      	str	r3, [sp, #4]
 80036f6:	2302      	movs	r3, #2
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	2300      	movs	r3, #0
 80036fc:	22d2      	movs	r2, #210	; 0xd2
 80036fe:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003702:	4848      	ldr	r0, [pc, #288]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 8003704:	f009 fba0 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 8003708:	e07a      	b.n	8003800 <FuncMenu_DrawOutputMenu+0x764>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800370a:	2300      	movs	r3, #0
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	2302      	movs	r3, #2
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003716:	2232      	movs	r2, #50	; 0x32
 8003718:	210a      	movs	r1, #10
 800371a:	483b      	ldr	r0, [pc, #236]	; (8003808 <FuncMenu_DrawOutputMenu+0x76c>)
 800371c:	f009 fb94 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003720:	2300      	movs	r3, #0
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	2302      	movs	r3, #2
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800372c:	2246      	movs	r2, #70	; 0x46
 800372e:	210a      	movs	r1, #10
 8003730:	4836      	ldr	r0, [pc, #216]	; (800380c <FuncMenu_DrawOutputMenu+0x770>)
 8003732:	f009 fb89 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003736:	2300      	movs	r3, #0
 8003738:	9301      	str	r3, [sp, #4]
 800373a:	2302      	movs	r3, #2
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003742:	225a      	movs	r2, #90	; 0x5a
 8003744:	210a      	movs	r1, #10
 8003746:	4832      	ldr	r0, [pc, #200]	; (8003810 <FuncMenu_DrawOutputMenu+0x774>)
 8003748:	f009 fb7e 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800374c:	2300      	movs	r3, #0
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	2302      	movs	r3, #2
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003758:	226e      	movs	r2, #110	; 0x6e
 800375a:	210a      	movs	r1, #10
 800375c:	482d      	ldr	r0, [pc, #180]	; (8003814 <FuncMenu_DrawOutputMenu+0x778>)
 800375e:	f009 fb73 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003762:	2300      	movs	r3, #0
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	2302      	movs	r3, #2
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800376e:	2282      	movs	r2, #130	; 0x82
 8003770:	210a      	movs	r1, #10
 8003772:	4829      	ldr	r0, [pc, #164]	; (8003818 <FuncMenu_DrawOutputMenu+0x77c>)
 8003774:	f009 fb68 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003778:	2300      	movs	r3, #0
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	2302      	movs	r3, #2
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003784:	2296      	movs	r2, #150	; 0x96
 8003786:	210a      	movs	r1, #10
 8003788:	4824      	ldr	r0, [pc, #144]	; (800381c <FuncMenu_DrawOutputMenu+0x780>)
 800378a:	f009 fb5d 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800378e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	2302      	movs	r3, #2
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	2300      	movs	r3, #0
 800379a:	22aa      	movs	r2, #170	; 0xaa
 800379c:	210a      	movs	r1, #10
 800379e:	4820      	ldr	r0, [pc, #128]	; (8003820 <FuncMenu_DrawOutputMenu+0x784>)
 80037a0:	f009 fb52 	bl	800ce48 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80037a4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	2302      	movs	r3, #2
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2300      	movs	r3, #0
 80037b0:	22d2      	movs	r2, #210	; 0xd2
 80037b2:	2105      	movs	r1, #5
 80037b4:	481b      	ldr	r0, [pc, #108]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80037b6:	f009 fb47 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80037ba:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	2302      	movs	r3, #2
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	22d2      	movs	r2, #210	; 0xd2
 80037c8:	2161      	movs	r1, #97	; 0x61
 80037ca:	4816      	ldr	r0, [pc, #88]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80037cc:	f009 fb3c 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80037d0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80037d4:	9301      	str	r3, [sp, #4]
 80037d6:	2302      	movs	r3, #2
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	2300      	movs	r3, #0
 80037dc:	22d2      	movs	r2, #210	; 0xd2
 80037de:	21af      	movs	r1, #175	; 0xaf
 80037e0:	4811      	ldr	r0, [pc, #68]	; (8003828 <FuncMenu_DrawOutputMenu+0x78c>)
 80037e2:	f009 fb31 	bl	800ce48 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80037e6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	2302      	movs	r3, #2
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	2300      	movs	r3, #0
 80037f2:	22d2      	movs	r2, #210	; 0xd2
 80037f4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80037f8:	480a      	ldr	r0, [pc, #40]	; (8003824 <FuncMenu_DrawOutputMenu+0x788>)
 80037fa:	f009 fb25 	bl	800ce48 <ILI9341_Draw_Text>
				break;
 80037fe:	bf00      	nop
		}

	}


}
 8003800:	bf00      	nop
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	08011e3c 	.word	0x08011e3c
 800380c:	08011e44 	.word	0x08011e44
 8003810:	08011e50 	.word	0x08011e50
 8003814:	08011e58 	.word	0x08011e58
 8003818:	08011e64 	.word	0x08011e64
 800381c:	08011e70 	.word	0x08011e70
 8003820:	08011e78 	.word	0x08011e78
 8003824:	08011e24 	.word	0x08011e24
 8003828:	08011e80 	.word	0x08011e80

0800382c <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d007      	beq.n	800384c <GainMenu_DrawMenu+0x20>
 800383c:	2b03      	cmp	r3, #3
 800383e:	d008      	beq.n	8003852 <GainMenu_DrawMenu+0x26>
 8003840:	2b01      	cmp	r3, #1
 8003842:	d000      	beq.n	8003846 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_SYNC_MENU:
			GainMenu_DrawSyncMenu();
			break;

		default:
			break;
 8003844:	e008      	b.n	8003858 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003846:	f000 f80b 	bl	8003860 <GainMenu_DrawMainMenu>
			break;
 800384a:	e005      	b.n	8003858 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 800384c:	f000 f850 	bl	80038f0 <GainMenu_DrawSignalMenu>
			break;
 8003850:	e002      	b.n	8003858 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSyncMenu();
 8003852:	f000 f863 	bl	800391c <GainMenu_DrawSyncMenu>
			break;
 8003856:	bf00      	nop

	}
}
 8003858:	bf00      	nop
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800386a:	9301      	str	r3, [sp, #4]
 800386c:	2302      	movs	r3, #2
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	2300      	movs	r3, #0
 8003872:	220a      	movs	r2, #10
 8003874:	210a      	movs	r1, #10
 8003876:	481a      	ldr	r0, [pc, #104]	; (80038e0 <GainMenu_DrawMainMenu+0x80>)
 8003878:	f009 fae6 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800387c:	f7fd fb3c 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003880:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003884:	9301      	str	r3, [sp, #4]
 8003886:	2302      	movs	r3, #2
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	2300      	movs	r3, #0
 800388c:	22d2      	movs	r2, #210	; 0xd2
 800388e:	2105      	movs	r1, #5
 8003890:	4814      	ldr	r0, [pc, #80]	; (80038e4 <GainMenu_DrawMainMenu+0x84>)
 8003892:	f009 fad9 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNC",	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003896:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800389a:	9301      	str	r3, [sp, #4]
 800389c:	2302      	movs	r3, #2
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2300      	movs	r3, #0
 80038a2:	22d2      	movs	r2, #210	; 0xd2
 80038a4:	2161      	movs	r1, #97	; 0x61
 80038a6:	4810      	ldr	r0, [pc, #64]	; (80038e8 <GainMenu_DrawMainMenu+0x88>)
 80038a8:	f009 face 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80038ac:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	2302      	movs	r3, #2
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	2300      	movs	r3, #0
 80038b8:	22d2      	movs	r2, #210	; 0xd2
 80038ba:	21af      	movs	r1, #175	; 0xaf
 80038bc:	480b      	ldr	r0, [pc, #44]	; (80038ec <GainMenu_DrawMainMenu+0x8c>)
 80038be:	f009 fac3 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80038c2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80038c6:	9301      	str	r3, [sp, #4]
 80038c8:	2302      	movs	r3, #2
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	2300      	movs	r3, #0
 80038ce:	22d2      	movs	r2, #210	; 0xd2
 80038d0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80038d4:	4805      	ldr	r0, [pc, #20]	; (80038ec <GainMenu_DrawMainMenu+0x8c>)
 80038d6:	f009 fab7 	bl	800ce48 <ILI9341_Draw_Text>
}
 80038da:	bf00      	nop
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	08011e88 	.word	0x08011e88
 80038e4:	08011e94 	.word	0x08011e94
 80038e8:	08011e9c 	.word	0x08011e9c
 80038ec:	08011ea4 	.word	0x08011ea4

080038f0 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80038f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	2302      	movs	r3, #2
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	2300      	movs	r3, #0
 8003902:	220a      	movs	r2, #10
 8003904:	210a      	movs	r1, #10
 8003906:	4804      	ldr	r0, [pc, #16]	; (8003918 <GainMenu_DrawSignalMenu+0x28>)
 8003908:	f009 fa9e 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800390c:	f7fd faf4 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003910:	bf00      	nop
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	08011eac 	.word	0x08011eac

0800391c <GainMenu_DrawSyncMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSyncMenu()
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SYNC", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003922:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	2302      	movs	r3, #2
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2300      	movs	r3, #0
 800392e:	220a      	movs	r2, #10
 8003930:	210a      	movs	r1, #10
 8003932:	4804      	ldr	r0, [pc, #16]	; (8003944 <GainMenu_DrawSyncMenu+0x28>)
 8003934:	f009 fa88 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003938:	f7fd fade 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 800393c:	bf00      	nop
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	08011ebc 	.word	0x08011ebc

08003948 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d007      	beq.n	8003968 <ToplevelMenu_DrawMenu+0x20>
 8003958:	2b03      	cmp	r3, #3
 800395a:	d008      	beq.n	800396e <ToplevelMenu_DrawMenu+0x26>
 800395c:	2b01      	cmp	r3, #1
 800395e:	d000      	beq.n	8003962 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003960:	e008      	b.n	8003974 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003962:	f000 f80b 	bl	800397c <ToplevelMenu_DrawMainMenu>
			break;
 8003966:	e005      	b.n	8003974 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003968:	f000 f848 	bl	80039fc <ToplevelMenu_DrawOutputMenu>
			break;
 800396c:	e002      	b.n	8003974 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 800396e:	f000 f88f 	bl	8003a90 <ToplevelMenu_DrawInputMenu>
			break;
 8003972:	bf00      	nop

	}
}
 8003974:	bf00      	nop
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af02      	add	r7, sp, #8
	// Top Level screen
	#ifdef SWV_DEBUG_ENABLED
		  printf("Drawing Main screen\n");
 8003982:	481a      	ldr	r0, [pc, #104]	; (80039ec <ToplevelMenu_DrawMainMenu+0x70>)
 8003984:	f00a fdfc 	bl	800e580 <puts>
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003988:	f7fd fab6 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800398c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	2302      	movs	r3, #2
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	2300      	movs	r3, #0
 8003998:	22d2      	movs	r2, #210	; 0xd2
 800399a:	2106      	movs	r1, #6
 800399c:	4814      	ldr	r0, [pc, #80]	; (80039f0 <ToplevelMenu_DrawMainMenu+0x74>)
 800399e:	f009 fa53 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80039a2:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80039a6:	9301      	str	r3, [sp, #4]
 80039a8:	2302      	movs	r3, #2
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	2300      	movs	r3, #0
 80039ae:	22d2      	movs	r2, #210	; 0xd2
 80039b0:	215d      	movs	r1, #93	; 0x5d
 80039b2:	4810      	ldr	r0, [pc, #64]	; (80039f4 <ToplevelMenu_DrawMainMenu+0x78>)
 80039b4:	f009 fa48 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80039b8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80039bc:	9301      	str	r3, [sp, #4]
 80039be:	2302      	movs	r3, #2
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	2300      	movs	r3, #0
 80039c4:	22d2      	movs	r2, #210	; 0xd2
 80039c6:	21af      	movs	r1, #175	; 0xaf
 80039c8:	480b      	ldr	r0, [pc, #44]	; (80039f8 <ToplevelMenu_DrawMainMenu+0x7c>)
 80039ca:	f009 fa3d 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80039ce:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80039d2:	9301      	str	r3, [sp, #4]
 80039d4:	2302      	movs	r3, #2
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	2300      	movs	r3, #0
 80039da:	22d2      	movs	r2, #210	; 0xd2
 80039dc:	f44f 7182 	mov.w	r1, #260	; 0x104
 80039e0:	4805      	ldr	r0, [pc, #20]	; (80039f8 <ToplevelMenu_DrawMainMenu+0x7c>)
 80039e2:	f009 fa31 	bl	800ce48 <ILI9341_Draw_Text>


}
 80039e6:	bf00      	nop
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	08011ecc 	.word	0x08011ecc
 80039f0:	08011ee0 	.word	0x08011ee0
 80039f4:	08011ee8 	.word	0x08011ee8
 80039f8:	08011ef0 	.word	0x08011ef0

080039fc <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003a02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a06:	9301      	str	r3, [sp, #4]
 8003a08:	2302      	movs	r3, #2
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	220a      	movs	r2, #10
 8003a10:	210a      	movs	r1, #10
 8003a12:	481a      	ldr	r0, [pc, #104]	; (8003a7c <ToplevelMenu_DrawOutputMenu+0x80>)
 8003a14:	f009 fa18 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a18:	f7fd fa6e 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a1c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	2302      	movs	r3, #2
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	2300      	movs	r3, #0
 8003a28:	22d2      	movs	r2, #210	; 0xd2
 8003a2a:	210d      	movs	r1, #13
 8003a2c:	4814      	ldr	r0, [pc, #80]	; (8003a80 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003a2e:	f009 fa0b 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a32:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a36:	9301      	str	r3, [sp, #4]
 8003a38:	2302      	movs	r3, #2
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	22d2      	movs	r2, #210	; 0xd2
 8003a40:	2163      	movs	r1, #99	; 0x63
 8003a42:	4810      	ldr	r0, [pc, #64]	; (8003a84 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003a44:	f009 fa00 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a48:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a4c:	9301      	str	r3, [sp, #4]
 8003a4e:	2302      	movs	r3, #2
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	2300      	movs	r3, #0
 8003a54:	22d2      	movs	r2, #210	; 0xd2
 8003a56:	21b0      	movs	r1, #176	; 0xb0
 8003a58:	480b      	ldr	r0, [pc, #44]	; (8003a88 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003a5a:	f009 f9f5 	bl	800ce48 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a5e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a62:	9301      	str	r3, [sp, #4]
 8003a64:	2302      	movs	r3, #2
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	22d2      	movs	r2, #210	; 0xd2
 8003a6c:	21f5      	movs	r1, #245	; 0xf5
 8003a6e:	4807      	ldr	r0, [pc, #28]	; (8003a8c <ToplevelMenu_DrawOutputMenu+0x90>)
 8003a70:	f009 f9ea 	bl	800ce48 <ILI9341_Draw_Text>
}
 8003a74:	bf00      	nop
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	08011ef8 	.word	0x08011ef8
 8003a80:	08011f00 	.word	0x08011f00
 8003a84:	08011f08 	.word	0x08011f08
 8003a88:	08011f10 	.word	0x08011f10
 8003a8c:	08011f18 	.word	0x08011f18

08003a90 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003a96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a9a:	9301      	str	r3, [sp, #4]
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	220a      	movs	r2, #10
 8003aa4:	210a      	movs	r1, #10
 8003aa6:	4804      	ldr	r0, [pc, #16]	; (8003ab8 <ToplevelMenu_DrawInputMenu+0x28>)
 8003aa8:	f009 f9ce 	bl	800ce48 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003aac:	f7fd fa24 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003ab0:	bf00      	nop
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	08011f20 	.word	0x08011f20

08003abc <BiasMenu_getStatus>:
#include <stdio.h>

eBiasMenu_Status eNextBiasMenuStatus =	DISABLE_BIAS_MENU;

eBiasMenu_Status BiasMenu_getStatus()
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003ac0:	4b03      	ldr	r3, [pc, #12]	; (8003ad0 <BiasMenu_getStatus+0x14>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	20001ec9 	.word	0x20001ec9

08003ad4 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuEntryHandler Event captured\n");
 8003ad8:	480b      	ldr	r0, [pc, #44]	; (8003b08 <BiasMenuEntryHandler+0x34>)
 8003ada:	f00a fd51 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 8003ade:	f7fd fccb 	bl	8001478 <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003ae2:	4b0a      	ldr	r3, [pc, #40]	; (8003b0c <BiasMenuEntryHandler+0x38>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003ae8:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <BiasMenuEntryHandler+0x3c>)
 8003aea:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003aee:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003af0:	f001 f9f8 	bl	8004ee4 <BO_GetDcBiasEncoderValue>
 8003af4:	4603      	mov	r3, r0
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <BiasMenuEntryHandler+0x3c>)
 8003afa:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003afc:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <BiasMenuEntryHandler+0x40>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003b02:	230e      	movs	r3, #14
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	08011f28 	.word	0x08011f28
 8003b0c:	20001ec9 	.word	0x20001ec9
 8003b10:	40012c00 	.word	0x40012c00
 8003b14:	20001ecb 	.word	0x20001ecb

08003b18 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuInputHandler Event captured\n");
 8003b1c:	4807      	ldr	r0, [pc, #28]	; (8003b3c <BiasMenuInputHandler+0x24>)
 8003b1e:	f00a fd2f 	bl	800e580 <puts>
#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003b22:	2001      	movs	r0, #1
 8003b24:	f001 fff8 	bl	8005b18 <SM_GetEncoderValue>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f001 f9e6 	bl	8004efc <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003b30:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <BiasMenuInputHandler+0x28>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003b36:	230e      	movs	r3, #14
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	08011f4c 	.word	0x08011f4c
 8003b40:	20001ecb 	.word	0x20001ecb

08003b44 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("BiasMenuExitHandler Event captured\n");
 8003b48:	4808      	ldr	r0, [pc, #32]	; (8003b6c <BiasMenuExitHandler+0x28>)
 8003b4a:	f00a fd19 	bl	800e580 <puts>
#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <BiasMenuExitHandler+0x2c>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003b54:	f7fd fc90 	bl	8001478 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8003b58:	4806      	ldr	r0, [pc, #24]	; (8003b74 <BiasMenuExitHandler+0x30>)
 8003b5a:	f00a fd11 	bl	800e580 <puts>
#endif

	eNewEvent = evIdle;
 8003b5e:	4b06      	ldr	r3, [pc, #24]	; (8003b78 <BiasMenuExitHandler+0x34>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003b64:	2301      	movs	r3, #1
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	08011f70 	.word	0x08011f70
 8003b70:	20001ec9 	.word	0x20001ec9
 8003b74:	08011f94 	.word	0x08011f94
 8003b78:	20001ecb 	.word	0x20001ecb

08003b7c <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003b80:	4bb8      	ldr	r3, [pc, #736]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	2b0e      	cmp	r3, #14
 8003b86:	f200 8216 	bhi.w	8003fb6 <EM_ProcessEvent+0x43a>
 8003b8a:	a201      	add	r2, pc, #4	; (adr r2, 8003b90 <EM_ProcessEvent+0x14>)
 8003b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b90:	08003bcd 	.word	0x08003bcd
 8003b94:	08003bff 	.word	0x08003bff
 8003b98:	08003c85 	.word	0x08003c85
 8003b9c:	08003ca3 	.word	0x08003ca3
 8003ba0:	08003cef 	.word	0x08003cef
 8003ba4:	08003d21 	.word	0x08003d21
 8003ba8:	08003d53 	.word	0x08003d53
 8003bac:	08003d9f 	.word	0x08003d9f
 8003bb0:	08003dd1 	.word	0x08003dd1
 8003bb4:	08003fb7 	.word	0x08003fb7
 8003bb8:	08003e03 	.word	0x08003e03
 8003bbc:	08003e95 	.word	0x08003e95
 8003bc0:	08003ec7 	.word	0x08003ec7
 8003bc4:	08003ef7 	.word	0x08003ef7
 8003bc8:	08003f81 	.word	0x08003f81
// MAIN MENU
		case Idle_State:


			#ifdef SWV_DEBUG_ENABLED
			  printf("Idle_State\n");
 8003bcc:	48a6      	ldr	r0, [pc, #664]	; (8003e68 <EM_ProcessEvent+0x2ec>)
 8003bce:	f00a fcd7 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003bd2:	4ba6      	ldr	r3, [pc, #664]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d105      	bne.n	8003be6 <EM_ProcessEvent+0x6a>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8003bda:	f000 ffc3 	bl	8004b64 <ToplevelOutputMenuEntryHandler>
 8003bde:	4603      	mov	r3, r0
 8003be0:	461a      	mov	r2, r3
 8003be2:	4ba0      	ldr	r3, [pc, #640]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003be4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003be6:	4ba1      	ldr	r3, [pc, #644]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	f040 81e5 	bne.w	8003fba <EM_ProcessEvent+0x43e>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003bf0:	f000 ffe4 	bl	8004bbc <ToplevelInputMenuEntryHandler>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4b9a      	ldr	r3, [pc, #616]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003bfa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003bfc:	e1dd      	b.n	8003fba <EM_ProcessEvent+0x43e>

		case Toplevel_Output_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Output_Menu_State\n");
 8003bfe:	489c      	ldr	r0, [pc, #624]	; (8003e70 <EM_ProcessEvent+0x2f4>)
 8003c00:	f00a fcbe 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003c04:	4b99      	ldr	r3, [pc, #612]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b06      	cmp	r3, #6
 8003c0a:	d105      	bne.n	8003c18 <EM_ProcessEvent+0x9c>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8003c0c:	f000 ffc0 	bl	8004b90 <ToplevelOutputMenuExitHandler>
 8003c10:	4603      	mov	r3, r0
 8003c12:	461a      	mov	r2, r3
 8003c14:	4b93      	ldr	r3, [pc, #588]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c16:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003c18:	4b94      	ldr	r3, [pc, #592]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d108      	bne.n	8003c32 <EM_ProcessEvent+0xb6>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003c20:	2000      	movs	r0, #0
 8003c22:	f000 ff8f 	bl	8004b44 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003c26:	f000 fd85 	bl	8004734 <FuncMainMenuEntryHandler>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b8d      	ldr	r3, [pc, #564]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c30:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003c32:	4b8e      	ldr	r3, [pc, #568]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d108      	bne.n	8003c4c <EM_ProcessEvent+0xd0>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f000 ff82 	bl	8004b44 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003c40:	f000 fb5c 	bl	80042fc <FreqMainMenuEntryHandler>
 8003c44:	4603      	mov	r3, r0
 8003c46:	461a      	mov	r2, r3
 8003c48:	4b86      	ldr	r3, [pc, #536]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c4a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003c4c:	4b87      	ldr	r3, [pc, #540]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b03      	cmp	r3, #3
 8003c52:	d108      	bne.n	8003c66 <EM_ProcessEvent+0xea>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f000 ff75 	bl	8004b44 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 8003c5a:	f000 fe71 	bl	8004940 <GainMainMenuEntryHandler>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b80      	ldr	r3, [pc, #512]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c64:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003c66:	4b81      	ldr	r3, [pc, #516]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	f040 81a7 	bne.w	8003fbe <EM_ProcessEvent+0x442>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003c70:	2000      	movs	r0, #0
 8003c72:	f000 ff67 	bl	8004b44 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 8003c76:	f7ff ff2d 	bl	8003ad4 <BiasMenuEntryHandler>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	4b79      	ldr	r3, [pc, #484]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c80:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003c82:	e19c      	b.n	8003fbe <EM_ProcessEvent+0x442>

		case Toplevel_Input_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
			  printf("Toplevel_Input_Menu_State\n");
 8003c84:	487b      	ldr	r0, [pc, #492]	; (8003e74 <EM_ProcessEvent+0x2f8>)
 8003c86:	f00a fc7b 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003c8a:	4b78      	ldr	r3, [pc, #480]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	f040 8197 	bne.w	8003fc2 <EM_ProcessEvent+0x446>
			{
				eNextState = ToplevelInputMenuExitHandler();
 8003c94:	f000 ffa8 	bl	8004be8 <ToplevelInputMenuExitHandler>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	4b71      	ldr	r3, [pc, #452]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003c9e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003ca0:	e18f      	b.n	8003fc2 <EM_ProcessEvent+0x446>
// FUNC MENUS

		case Func_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Main_Menu_State\n");
 8003ca2:	4875      	ldr	r0, [pc, #468]	; (8003e78 <EM_ProcessEvent+0x2fc>)
 8003ca4:	f00a fc6c 	bl	800e580 <puts>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003ca8:	4b70      	ldr	r3, [pc, #448]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	2b06      	cmp	r3, #6
 8003cae:	d108      	bne.n	8003cc2 <EM_ProcessEvent+0x146>
			{
				eNextState = FuncMainMenuExitHandler();
 8003cb0:	f000 fd56 	bl	8004760 <FuncMainMenuExitHandler>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	4b6a      	ldr	r3, [pc, #424]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003cba:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003cbc:	2002      	movs	r0, #2
 8003cbe:	f000 ff41 	bl	8004b44 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003cc2:	4b6a      	ldr	r3, [pc, #424]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d105      	bne.n	8003cd6 <EM_ProcessEvent+0x15a>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003cca:	f000 fd65 	bl	8004798 <FuncSignalMenuEntryHandler>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	4b64      	ldr	r3, [pc, #400]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003cd4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003cd6:	4b65      	ldr	r3, [pc, #404]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	f040 8173 	bne.w	8003fc6 <EM_ProcessEvent+0x44a>
			{
				eNextState = FuncSyncMenuEntryHandler();
 8003ce0:	f000 fdbe 	bl	8004860 <FuncSyncMenuEntryHandler>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4b5e      	ldr	r3, [pc, #376]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003cea:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003cec:	e16b      	b.n	8003fc6 <EM_ProcessEvent+0x44a>

		case Func_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Signal_Menu_State\n");
 8003cee:	4863      	ldr	r0, [pc, #396]	; (8003e7c <EM_ProcessEvent+0x300>)
 8003cf0:	f00a fc46 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003cf4:	4b5d      	ldr	r3, [pc, #372]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	2b05      	cmp	r3, #5
 8003cfa:	d105      	bne.n	8003d08 <EM_ProcessEvent+0x18c>
			{
				eNextState = FuncSignalMenuInputHandler();
 8003cfc:	f000 fd84 	bl	8004808 <FuncSignalMenuInputHandler>
 8003d00:	4603      	mov	r3, r0
 8003d02:	461a      	mov	r2, r3
 8003d04:	4b57      	ldr	r3, [pc, #348]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d06:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003d08:	4b58      	ldr	r3, [pc, #352]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b06      	cmp	r3, #6
 8003d0e:	f040 815c 	bne.w	8003fca <EM_ProcessEvent+0x44e>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003d12:	f000 fd8f 	bl	8004834 <FuncSignalMenuExitHandler>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b52      	ldr	r3, [pc, #328]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d1c:	701a      	strb	r2, [r3, #0]

			}

			break;
 8003d1e:	e154      	b.n	8003fca <EM_ProcessEvent+0x44e>

		case Func_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Func_Sync_Menu_State\n");
 8003d20:	4857      	ldr	r0, [pc, #348]	; (8003e80 <EM_ProcessEvent+0x304>)
 8003d22:	f00a fc2d 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003d26:	4b51      	ldr	r3, [pc, #324]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b05      	cmp	r3, #5
 8003d2c:	d105      	bne.n	8003d3a <EM_ProcessEvent+0x1be>
			{
				eNextState = FuncSyncMenuInputHandler();
 8003d2e:	f000 fdcf 	bl	80048d0 <FuncSyncMenuInputHandler>
 8003d32:	4603      	mov	r3, r0
 8003d34:	461a      	mov	r2, r3
 8003d36:	4b4b      	ldr	r3, [pc, #300]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d38:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003d3a:	4b4c      	ldr	r3, [pc, #304]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b06      	cmp	r3, #6
 8003d40:	f040 8145 	bne.w	8003fce <EM_ProcessEvent+0x452>
			{
				eNextState = FuncSyncMenuExitHandler();
 8003d44:	f000 fdda 	bl	80048fc <FuncSyncMenuExitHandler>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4b45      	ldr	r3, [pc, #276]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d4e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003d50:	e13d      	b.n	8003fce <EM_ProcessEvent+0x452>
// GAIN MENUS

		case Gain_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Main_Menu_State\n");
 8003d52:	484c      	ldr	r0, [pc, #304]	; (8003e84 <EM_ProcessEvent+0x308>)
 8003d54:	f00a fc14 	bl	800e580 <puts>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003d58:	4b44      	ldr	r3, [pc, #272]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	2b06      	cmp	r3, #6
 8003d5e:	d108      	bne.n	8003d72 <EM_ProcessEvent+0x1f6>
			{
				eNextState = GainMainMenuExitHandler();
 8003d60:	f000 fe04 	bl	800496c <GainMainMenuExitHandler>
 8003d64:	4603      	mov	r3, r0
 8003d66:	461a      	mov	r2, r3
 8003d68:	4b3e      	ldr	r3, [pc, #248]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d6a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003d6c:	2002      	movs	r0, #2
 8003d6e:	f000 fee9 	bl	8004b44 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003d72:	4b3e      	ldr	r3, [pc, #248]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d105      	bne.n	8003d86 <EM_ProcessEvent+0x20a>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003d7a:	f000 fe13 	bl	80049a4 <GainSignalMenuEntryHandler>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	461a      	mov	r2, r3
 8003d82:	4b38      	ldr	r3, [pc, #224]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d84:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003d86:	4b39      	ldr	r3, [pc, #228]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	f040 8121 	bne.w	8003fd2 <EM_ProcessEvent+0x456>
			{
				eNextState = GainSyncMenuEntryHandler();
 8003d90:	f000 fe6a 	bl	8004a68 <GainSyncMenuEntryHandler>
 8003d94:	4603      	mov	r3, r0
 8003d96:	461a      	mov	r2, r3
 8003d98:	4b32      	ldr	r3, [pc, #200]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003d9a:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003d9c:	e119      	b.n	8003fd2 <EM_ProcessEvent+0x456>

		case Gain_Signal_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Signal_Menu_State\n");
 8003d9e:	483a      	ldr	r0, [pc, #232]	; (8003e88 <EM_ProcessEvent+0x30c>)
 8003da0:	f00a fbee 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003da4:	4b31      	ldr	r3, [pc, #196]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	2b05      	cmp	r3, #5
 8003daa:	d105      	bne.n	8003db8 <EM_ProcessEvent+0x23c>
			{
				eNextState = GainSignalMenuInputHandler();
 8003dac:	f000 fe30 	bl	8004a10 <GainSignalMenuInputHandler>
 8003db0:	4603      	mov	r3, r0
 8003db2:	461a      	mov	r2, r3
 8003db4:	4b2b      	ldr	r3, [pc, #172]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003db6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003db8:	4b2c      	ldr	r3, [pc, #176]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b06      	cmp	r3, #6
 8003dbe:	f040 810a 	bne.w	8003fd6 <EM_ProcessEvent+0x45a>
			{
				eNextState = GainSignalMenuExitHandler();
 8003dc2:	f000 fe3b 	bl	8004a3c <GainSignalMenuExitHandler>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	461a      	mov	r2, r3
 8003dca:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003dcc:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003dce:	e102      	b.n	8003fd6 <EM_ProcessEvent+0x45a>

		case Gain_Sync_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Gain_Sync_Menu_State\n");
 8003dd0:	482e      	ldr	r0, [pc, #184]	; (8003e8c <EM_ProcessEvent+0x310>)
 8003dd2:	f00a fbd5 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003dd6:	4b25      	ldr	r3, [pc, #148]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b05      	cmp	r3, #5
 8003ddc:	d105      	bne.n	8003dea <EM_ProcessEvent+0x26e>
			{
				eNextState = GainSyncMenuInputHandler();
 8003dde:	f000 fe79 	bl	8004ad4 <GainSyncMenuInputHandler>
 8003de2:	4603      	mov	r3, r0
 8003de4:	461a      	mov	r2, r3
 8003de6:	4b1f      	ldr	r3, [pc, #124]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003de8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003dea:	4b20      	ldr	r3, [pc, #128]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b06      	cmp	r3, #6
 8003df0:	f040 80f3 	bne.w	8003fda <EM_ProcessEvent+0x45e>
			{
				eNextState = GainSyncMenuExitHandler();
 8003df4:	f000 fe84 	bl	8004b00 <GainSyncMenuExitHandler>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	4b19      	ldr	r3, [pc, #100]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003dfe:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003e00:	e0eb      	b.n	8003fda <EM_ProcessEvent+0x45e>
// FREQ MENUS

		case Freq_Main_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Main_Menu_State\n");
 8003e02:	4823      	ldr	r0, [pc, #140]	; (8003e90 <EM_ProcessEvent+0x314>)
 8003e04:	f00a fbbc 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderPush)
 8003e08:	4b18      	ldr	r3, [pc, #96]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b06      	cmp	r3, #6
 8003e0e:	d108      	bne.n	8003e22 <EM_ProcessEvent+0x2a6>
			{
				eNextState = FreqMainMenuExitHandler();
 8003e10:	f000 fa8a 	bl	8004328 <FreqMainMenuExitHandler>
 8003e14:	4603      	mov	r3, r0
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003e1a:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003e1c:	2002      	movs	r0, #2
 8003e1e:	f000 fe91 	bl	8004b44 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003e22:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d105      	bne.n	8003e36 <EM_ProcessEvent+0x2ba>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003e2a:	f000 fa9f 	bl	800436c <FreqPresetMenuEntryHandler>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	461a      	mov	r2, r3
 8003e32:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003e34:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003e36:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d105      	bne.n	8003e4a <EM_ProcessEvent+0x2ce>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003e3e:	f000 faf5 	bl	800442c <FreqAdjustMenuEntryHandler>
 8003e42:	4603      	mov	r3, r0
 8003e44:	461a      	mov	r2, r3
 8003e46:	4b07      	ldr	r3, [pc, #28]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003e48:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003e4a:	4b08      	ldr	r3, [pc, #32]	; (8003e6c <EM_ProcessEvent+0x2f0>)
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	f040 80c5 	bne.w	8003fde <EM_ProcessEvent+0x462>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003e54:	f000 f8ea 	bl	800402c <FreqSweepMenuEntryHandler>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	4b01      	ldr	r3, [pc, #4]	; (8003e64 <EM_ProcessEvent+0x2e8>)
 8003e5e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003e60:	e0bd      	b.n	8003fde <EM_ProcessEvent+0x462>
 8003e62:	bf00      	nop
 8003e64:	20001eca 	.word	0x20001eca
 8003e68:	08011fac 	.word	0x08011fac
 8003e6c:	20001ecb 	.word	0x20001ecb
 8003e70:	08011fb8 	.word	0x08011fb8
 8003e74:	08011fd4 	.word	0x08011fd4
 8003e78:	08011ff0 	.word	0x08011ff0
 8003e7c:	08012008 	.word	0x08012008
 8003e80:	08012020 	.word	0x08012020
 8003e84:	08012038 	.word	0x08012038
 8003e88:	08012050 	.word	0x08012050
 8003e8c:	08012068 	.word	0x08012068
 8003e90:	08012080 	.word	0x08012080

		case Freq_Preset_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Preset_Menu_State\n");
 8003e94:	4857      	ldr	r0, [pc, #348]	; (8003ff4 <EM_ProcessEvent+0x478>)
 8003e96:	f00a fb73 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003e9a:	4b57      	ldr	r3, [pc, #348]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2b05      	cmp	r3, #5
 8003ea0:	d105      	bne.n	8003eae <EM_ProcessEvent+0x332>
			{
				eNextState = FreqPresetMenuInputHandler();
 8003ea2:	f000 fa97 	bl	80043d4 <FreqPresetMenuInputHandler>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	4b54      	ldr	r3, [pc, #336]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003eac:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003eae:	4b52      	ldr	r3, [pc, #328]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b06      	cmp	r3, #6
 8003eb4:	f040 8095 	bne.w	8003fe2 <EM_ProcessEvent+0x466>
			{
				eNextState = FreqPresetMenuExitHandler();
 8003eb8:	f000 faa2 	bl	8004400 <FreqPresetMenuExitHandler>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	4b4e      	ldr	r3, [pc, #312]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003ec2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003ec4:	e08d      	b.n	8003fe2 <EM_ProcessEvent+0x466>

		case Freq_Adjust_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Adjust_Menu_State\n");
 8003ec6:	484e      	ldr	r0, [pc, #312]	; (8004000 <EM_ProcessEvent+0x484>)
 8003ec8:	f00a fb5a 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003ecc:	4b4a      	ldr	r3, [pc, #296]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	2b05      	cmp	r3, #5
 8003ed2:	d105      	bne.n	8003ee0 <EM_ProcessEvent+0x364>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8003ed4:	f000 facc 	bl	8004470 <FreqAdjustMenuInputHandler>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	461a      	mov	r2, r3
 8003edc:	4b47      	ldr	r3, [pc, #284]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003ede:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003ee0:	4b45      	ldr	r3, [pc, #276]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2b06      	cmp	r3, #6
 8003ee6:	d17e      	bne.n	8003fe6 <EM_ProcessEvent+0x46a>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8003ee8:	f000 fad4 	bl	8004494 <FreqAdjustMenuExitHandler>
 8003eec:	4603      	mov	r3, r0
 8003eee:	461a      	mov	r2, r3
 8003ef0:	4b42      	ldr	r3, [pc, #264]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003ef2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003ef4:	e077      	b.n	8003fe6 <EM_ProcessEvent+0x46a>

		case Freq_Sweep_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Freq_Sweep_Menu_State\n");
 8003ef6:	4843      	ldr	r0, [pc, #268]	; (8004004 <EM_ProcessEvent+0x488>)
 8003ef8:	f00a fb42 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evBlueBtn)
 8003efc:	4b3e      	ldr	r3, [pc, #248]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d106      	bne.n	8003f12 <EM_ProcessEvent+0x396>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8003f04:	2007      	movs	r0, #7
 8003f06:	f000 f8ed 	bl	80040e4 <FreqSweepMenuInputHandler>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b3b      	ldr	r3, [pc, #236]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f10:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003f12:	4b39      	ldr	r3, [pc, #228]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d106      	bne.n	8003f28 <EM_ProcessEvent+0x3ac>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 8003f1a:	2008      	movs	r0, #8
 8003f1c:	f000 f8e2 	bl	80040e4 <FreqSweepMenuInputHandler>
 8003f20:	4603      	mov	r3, r0
 8003f22:	461a      	mov	r2, r3
 8003f24:	4b35      	ldr	r3, [pc, #212]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f26:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003f28:	4b33      	ldr	r3, [pc, #204]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d106      	bne.n	8003f3e <EM_ProcessEvent+0x3c2>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8003f30:	2009      	movs	r0, #9
 8003f32:	f000 f8d7 	bl	80040e4 <FreqSweepMenuInputHandler>
 8003f36:	4603      	mov	r3, r0
 8003f38:	461a      	mov	r2, r3
 8003f3a:	4b30      	ldr	r3, [pc, #192]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f3c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003f3e:	4b2e      	ldr	r3, [pc, #184]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d106      	bne.n	8003f54 <EM_ProcessEvent+0x3d8>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 8003f46:	200a      	movs	r0, #10
 8003f48:	f000 f8cc 	bl	80040e4 <FreqSweepMenuInputHandler>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4b2a      	ldr	r3, [pc, #168]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f52:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 8003f54:	4b28      	ldr	r3, [pc, #160]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b05      	cmp	r3, #5
 8003f5a:	d106      	bne.n	8003f6a <EM_ProcessEvent+0x3ee>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8003f5c:	200b      	movs	r0, #11
 8003f5e:	f000 f8c1 	bl	80040e4 <FreqSweepMenuInputHandler>
 8003f62:	4603      	mov	r3, r0
 8003f64:	461a      	mov	r2, r3
 8003f66:	4b25      	ldr	r3, [pc, #148]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f68:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f6a:	4b23      	ldr	r3, [pc, #140]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b06      	cmp	r3, #6
 8003f70:	d13b      	bne.n	8003fea <EM_ProcessEvent+0x46e>
			{
				eNextState = FreqSweepMenuExitHandler();
 8003f72:	f000 f99f 	bl	80042b4 <FreqSweepMenuExitHandler>
 8003f76:	4603      	mov	r3, r0
 8003f78:	461a      	mov	r2, r3
 8003f7a:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f7c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f7e:	e034      	b.n	8003fea <EM_ProcessEvent+0x46e>
// BIAS MENUS

		case Bias_Menu_State:

			#ifdef SWV_DEBUG_ENABLED
				  printf("Bias_Menu_State\n");
 8003f80:	4821      	ldr	r0, [pc, #132]	; (8004008 <EM_ProcessEvent+0x48c>)
 8003f82:	f00a fafd 	bl	800e580 <puts>
			#endif

			if(eNewEvent == evEncoderSet)
 8003f86:	4b1c      	ldr	r3, [pc, #112]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	2b05      	cmp	r3, #5
 8003f8c:	d105      	bne.n	8003f9a <EM_ProcessEvent+0x41e>
			{
				eNextState = BiasMenuInputHandler();
 8003f8e:	f7ff fdc3 	bl	8003b18 <BiasMenuInputHandler>
 8003f92:	4603      	mov	r3, r0
 8003f94:	461a      	mov	r2, r3
 8003f96:	4b19      	ldr	r3, [pc, #100]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003f98:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f9a:	4b17      	ldr	r3, [pc, #92]	; (8003ff8 <EM_ProcessEvent+0x47c>)
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	2b06      	cmp	r3, #6
 8003fa0:	d125      	bne.n	8003fee <EM_ProcessEvent+0x472>
			{
				eNextState = BiasMenuExitHandler();
 8003fa2:	f7ff fdcf 	bl	8003b44 <BiasMenuExitHandler>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <EM_ProcessEvent+0x480>)
 8003fac:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003fae:	2002      	movs	r0, #2
 8003fb0:	f000 fdc8 	bl	8004b44 <ToplevelMenu_setStatus>
			}

			break;
 8003fb4:	e01b      	b.n	8003fee <EM_ProcessEvent+0x472>

		default:
			break;
 8003fb6:	bf00      	nop
 8003fb8:	e01a      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fba:	bf00      	nop
 8003fbc:	e018      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fbe:	bf00      	nop
 8003fc0:	e016      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fc2:	bf00      	nop
 8003fc4:	e014      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fc6:	bf00      	nop
 8003fc8:	e012      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fca:	bf00      	nop
 8003fcc:	e010      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fce:	bf00      	nop
 8003fd0:	e00e      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fd2:	bf00      	nop
 8003fd4:	e00c      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fd6:	bf00      	nop
 8003fd8:	e00a      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fda:	bf00      	nop
 8003fdc:	e008      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fde:	bf00      	nop
 8003fe0:	e006      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fe2:	bf00      	nop
 8003fe4:	e004      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fe6:	bf00      	nop
 8003fe8:	e002      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fea:	bf00      	nop
 8003fec:	e000      	b.n	8003ff0 <EM_ProcessEvent+0x474>
			break;
 8003fee:	bf00      	nop
	}

}
 8003ff0:	bf00      	nop
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	08012098 	.word	0x08012098
 8003ff8:	20001ecb 	.word	0x20001ecb
 8003ffc:	20001eca 	.word	0x20001eca
 8004000:	080120b0 	.word	0x080120b0
 8004004:	080120c8 	.word	0x080120c8
 8004008:	080120e0 	.word	0x080120e0

0800400c <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8004016:	4a04      	ldr	r2, [pc, #16]	; (8004028 <EM_SetNewEvent+0x1c>)
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	7013      	strb	r3, [r2, #0]
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	20001ecb 	.word	0x20001ecb

0800402c <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuEntryHandler captured\n");
 8004030:	4825      	ldr	r0, [pc, #148]	; (80040c8 <FreqSweepMenuEntryHandler+0x9c>)
 8004032:	f00a faa5 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004036:	f7fd fa1f 	bl	8001478 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 800403a:	4b24      	ldr	r3, [pc, #144]	; (80040cc <FreqSweepMenuEntryHandler+0xa0>)
 800403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403e:	ee07 3a90 	vmov	s15, r3
 8004042:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004046:	4b22      	ldr	r3, [pc, #136]	; (80040d0 <FreqSweepMenuEntryHandler+0xa4>)
 8004048:	edd3 7a00 	vldr	s15, [r3]
 800404c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004054:	d008      	beq.n	8004068 <FreqSweepMenuEntryHandler+0x3c>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004056:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <FreqSweepMenuEntryHandler+0xa0>)
 8004058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <FreqSweepMenuEntryHandler+0xa4>)
 8004064:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 8004068:	4b19      	ldr	r3, [pc, #100]	; (80040d0 <FreqSweepMenuEntryHandler+0xa4>)
 800406a:	edd3 7a00 	vldr	s15, [r3]
 800406e:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8004072:	eef4 7a47 	vcmp.f32	s15, s14
 8004076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407a:	d101      	bne.n	8004080 <FreqSweepMenuEntryHandler+0x54>
	{
		_setSweepModeDown();
 800407c:	f000 fa20 	bl	80044c0 <_setSweepModeDown>
	}

	_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004080:	2000      	movs	r0, #0
 8004082:	f000 fa77 	bl	8004574 <_setEncoderControlMode>
	_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004086:	2000      	movs	r0, #0
 8004088:	f000 fad2 	bl	8004630 <_setSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 800408c:	f000 fb0c 	bl	80046a8 <_getCalculatedSweepFrequencyInHertz>
 8004090:	eef0 7a40 	vmov.f32	s15, s0
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <FreqSweepMenuEntryHandler+0xa8>)
 8004096:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 800409a:	4b0f      	ldr	r3, [pc, #60]	; (80040d8 <FreqSweepMenuEntryHandler+0xac>)
 800409c:	2200      	movs	r2, #0
 800409e:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80040a0:	2009      	movs	r0, #9
 80040a2:	f000 f81f 	bl	80040e4 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 80040a6:	4b0c      	ldr	r3, [pc, #48]	; (80040d8 <FreqSweepMenuEntryHandler+0xac>)
 80040a8:	f244 12a0 	movw	r2, #16800	; 0x41a0
 80040ac:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 80040ae:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <FreqSweepMenuEntryHandler+0xac>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 80040b4:	4b09      	ldr	r3, [pc, #36]	; (80040dc <FreqSweepMenuEntryHandler+0xb0>)
 80040b6:	2204      	movs	r2, #4
 80040b8:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 80040ba:	4b09      	ldr	r3, [pc, #36]	; (80040e0 <FreqSweepMenuEntryHandler+0xb4>)
 80040bc:	2200      	movs	r2, #0
 80040be:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 80040c0:	230d      	movs	r3, #13
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	080120f0 	.word	0x080120f0
 80040cc:	40013400 	.word	0x40013400
 80040d0:	20000004 	.word	0x20000004
 80040d4:	20001f18 	.word	0x20001f18
 80040d8:	40000c00 	.word	0x40000c00
 80040dc:	20001ece 	.word	0x20001ece
 80040e0:	20001ecb 	.word	0x20001ecb

080040e4 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	71fb      	strb	r3, [r7, #7]
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 80040ee:	4865      	ldr	r0, [pc, #404]	; (8004284 <FreqSweepMenuInputHandler+0x1a0>)
 80040f0:	f00a fa46 	bl	800e580 <puts>
	#endif



	switch(pEvent)
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	3b07      	subs	r3, #7
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	f200 80ba 	bhi.w	8004272 <FreqSweepMenuInputHandler+0x18e>
 80040fe:	a201      	add	r2, pc, #4	; (adr r2, 8004104 <FreqSweepMenuInputHandler+0x20>)
 8004100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004104:	08004119 	.word	0x08004119
 8004108:	08004139 	.word	0x08004139
 800410c:	08004263 	.word	0x08004263
 8004110:	0800426b 	.word	0x0800426b
 8004114:	08004179 	.word	0x08004179
	{
		case evSweepEnableBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepEnable captured\n");
 8004118:	485b      	ldr	r0, [pc, #364]	; (8004288 <FreqSweepMenuInputHandler+0x1a4>)
 800411a:	f00a fa31 	bl	800e580 <puts>
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 800411e:	4b5b      	ldr	r3, [pc, #364]	; (800428c <FreqSweepMenuInputHandler+0x1a8>)
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	4a5a      	ldr	r2, [pc, #360]	; (800428c <FreqSweepMenuInputHandler+0x1a8>)
 8004124:	f083 0301 	eor.w	r3, r3, #1
 8004128:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 800412a:	4b58      	ldr	r3, [pc, #352]	; (800428c <FreqSweepMenuInputHandler+0x1a8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a57      	ldr	r2, [pc, #348]	; (800428c <FreqSweepMenuInputHandler+0x1a8>)
 8004130:	f083 0301 	eor.w	r3, r3, #1
 8004134:	6013      	str	r3, [r2, #0]
			break;
 8004136:	e09d      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>

		case evSweepModeBtn:

			#ifdef SWV_DEBUG_ENABLED
				printf("evSweepMode captured\n");
 8004138:	4855      	ldr	r0, [pc, #340]	; (8004290 <FreqSweepMenuInputHandler+0x1ac>)
 800413a:	f00a fa21 	bl	800e580 <puts>
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 800413e:	4b55      	ldr	r3, [pc, #340]	; (8004294 <FreqSweepMenuInputHandler+0x1b0>)
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	f083 0301 	eor.w	r3, r3, #1
 8004146:	b2da      	uxtb	r2, r3
 8004148:	4b52      	ldr	r3, [pc, #328]	; (8004294 <FreqSweepMenuInputHandler+0x1b0>)
 800414a:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 800414c:	4b51      	ldr	r3, [pc, #324]	; (8004294 <FreqSweepMenuInputHandler+0x1b0>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d004      	beq.n	800415e <FreqSweepMenuInputHandler+0x7a>
 8004154:	2b02      	cmp	r3, #2
 8004156:	d008      	beq.n	800416a <FreqSweepMenuInputHandler+0x86>
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <FreqSweepMenuInputHandler+0x80>
 800415c:	e006      	b.n	800416c <FreqSweepMenuInputHandler+0x88>
			{
				case SWEEP_MODE_DOWN:
					_setSweepModeDown();
 800415e:	f000 f9af 	bl	80044c0 <_setSweepModeDown>
					break;
 8004162:	e003      	b.n	800416c <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_UP:
					_setSweepModeUp();
 8004164:	f000 f9dc 	bl	8004520 <_setSweepModeUp>
					break;
 8004168:	e000      	b.n	800416c <FreqSweepMenuInputHandler+0x88>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 800416a:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			_setEncoderControlMode(theCurrentEncoderSweepFunction);
 800416c:	4b4a      	ldr	r3, [pc, #296]	; (8004298 <FreqSweepMenuInputHandler+0x1b4>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f000 f9ff 	bl	8004574 <_setEncoderControlMode>

			break;
 8004176:	e07d      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>

		// rotary encoder is turned
		case evEncoderSweep:

			#ifdef SWV_DEBUG_ENABLED
				printf("evEncoderSweep captured\n");
 8004178:	4848      	ldr	r0, [pc, #288]	; (800429c <FreqSweepMenuInputHandler+0x1b8>)
 800417a:	f00a fa01 	bl	800e580 <puts>
			#endif

			switch(theCurrentEncoderSweepFunction)
 800417e:	4b46      	ldr	r3, [pc, #280]	; (8004298 <FreqSweepMenuInputHandler+0x1b4>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <FreqSweepMenuInputHandler+0xa8>
 8004186:	2b01      	cmp	r3, #1
 8004188:	d00b      	beq.n	80041a2 <FreqSweepMenuInputHandler+0xbe>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 800418a:	e073      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>
					_setSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 800418c:	2000      	movs	r0, #0
 800418e:	f000 fa4f 	bl	8004630 <_setSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = _getCalculatedSweepFrequencyInHertz();
 8004192:	f000 fa89 	bl	80046a8 <_getCalculatedSweepFrequencyInHertz>
 8004196:	eef0 7a40 	vmov.f32	s15, s0
 800419a:	4b41      	ldr	r3, [pc, #260]	; (80042a0 <FreqSweepMenuInputHandler+0x1bc>)
 800419c:	edc3 7a00 	vstr	s15, [r3]
					break;
 80041a0:	e05e      	b.n	8004260 <FreqSweepMenuInputHandler+0x17c>
					switch(active_sweep_mode)
 80041a2:	4b3c      	ldr	r3, [pc, #240]	; (8004294 <FreqSweepMenuInputHandler+0x1b0>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <FreqSweepMenuInputHandler+0xcc>
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d02a      	beq.n	8004204 <FreqSweepMenuInputHandler+0x120>
							break;
 80041ae:	e056      	b.n	800425e <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 80041b0:	4b3c      	ldr	r3, [pc, #240]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 80041b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b4:	2b0c      	cmp	r3, #12
 80041b6:	d803      	bhi.n	80041c0 <FreqSweepMenuInputHandler+0xdc>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 80041b8:	4b3a      	ldr	r3, [pc, #232]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 80041ba:	220d      	movs	r2, #13
 80041bc:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80041be:	e04e      	b.n	800425e <FreqSweepMenuInputHandler+0x17a>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80041c0:	4b38      	ldr	r3, [pc, #224]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	ee07 3a90 	vmov	s15, r3
 80041c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041cc:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <FreqSweepMenuInputHandler+0x1c4>)
 80041ce:	edd3 7a00 	vldr	s15, [r3]
 80041d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041da:	dd09      	ble.n	80041f0 <FreqSweepMenuInputHandler+0x10c>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 80041dc:	4b32      	ldr	r3, [pc, #200]	; (80042a8 <FreqSweepMenuInputHandler+0x1c4>)
 80041de:	edd3 7a00 	vldr	s15, [r3]
 80041e2:	4b30      	ldr	r3, [pc, #192]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 80041e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e8:	ee17 2a90 	vmov	r2, s15
 80041ec:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80041ee:	e036      	b.n	800425e <FreqSweepMenuInputHandler+0x17a>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 80041f0:	4b2c      	ldr	r3, [pc, #176]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	ee07 3a90 	vmov	s15, r3
 80041f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fc:	4b2b      	ldr	r3, [pc, #172]	; (80042ac <FreqSweepMenuInputHandler+0x1c8>)
 80041fe:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004202:	e02c      	b.n	800425e <FreqSweepMenuInputHandler+0x17a>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004204:	4b27      	ldr	r3, [pc, #156]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800420c:	4293      	cmp	r3, r2
 800420e:	d904      	bls.n	800421a <FreqSweepMenuInputHandler+0x136>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004210:	4b24      	ldr	r3, [pc, #144]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 8004212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004216:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004218:	e020      	b.n	800425c <FreqSweepMenuInputHandler+0x178>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 800421a:	4b22      	ldr	r3, [pc, #136]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	ee07 3a90 	vmov	s15, r3
 8004222:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004226:	4b21      	ldr	r3, [pc, #132]	; (80042ac <FreqSweepMenuInputHandler+0x1c8>)
 8004228:	edd3 7a00 	vldr	s15, [r3]
 800422c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	d509      	bpl.n	800424a <FreqSweepMenuInputHandler+0x166>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8004236:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <FreqSweepMenuInputHandler+0x1c8>)
 8004238:	edd3 7a00 	vldr	s15, [r3]
 800423c:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 800423e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004242:	ee17 2a90 	vmov	r2, s15
 8004246:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004248:	e008      	b.n	800425c <FreqSweepMenuInputHandler+0x178>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 800424a:	4b16      	ldr	r3, [pc, #88]	; (80042a4 <FreqSweepMenuInputHandler+0x1c0>)
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004256:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <FreqSweepMenuInputHandler+0x1c4>)
 8004258:	edc3 7a00 	vstr	s15, [r3]
							break;
 800425c:	bf00      	nop
					break;
 800425e:	bf00      	nop
			break;
 8004260:	e008      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>

		// set sweep speed button
		case evSweepSpeedBtn:
			_setEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004262:	2000      	movs	r0, #0
 8004264:	f000 f986 	bl	8004574 <_setEncoderControlMode>

			break;
 8004268:	e004      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>

		// set sweep limit button
		case evSweepLimitBtn:
			_setEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 800426a:	2001      	movs	r0, #1
 800426c:	f000 f982 	bl	8004574 <_setEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 8004270:	e000      	b.n	8004274 <FreqSweepMenuInputHandler+0x190>

		default:
			break;
 8004272:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004274:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <FreqSweepMenuInputHandler+0x1cc>)
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 800427a:	230d      	movs	r3, #13
}
 800427c:	4618      	mov	r0, r3
 800427e:	3708      	adds	r7, #8
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	08012114 	.word	0x08012114
 8004288:	08012140 	.word	0x08012140
 800428c:	40000c00 	.word	0x40000c00
 8004290:	08012158 	.word	0x08012158
 8004294:	20001ecc 	.word	0x20001ecc
 8004298:	20001ecd 	.word	0x20001ecd
 800429c:	08012170 	.word	0x08012170
 80042a0:	20001f18 	.word	0x20001f18
 80042a4:	40012c00 	.word	0x40012c00
 80042a8:	20000004 	.word	0x20000004
 80042ac:	20000000 	.word	0x20000000
 80042b0:	20001ecb 	.word	0x20001ecb

080042b4 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqSweepMenuExitHandler Event captured\n");
 80042b8:	480c      	ldr	r0, [pc, #48]	; (80042ec <FreqSweepMenuExitHandler+0x38>)
 80042ba:	f00a f961 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 80042be:	f7fd f8db 	bl	8001478 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 80042c2:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <FreqSweepMenuExitHandler+0x3c>)
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	4a0a      	ldr	r2, [pc, #40]	; (80042f0 <FreqSweepMenuExitHandler+0x3c>)
 80042c8:	f023 0301 	bic.w	r3, r3, #1
 80042cc:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 80042ce:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <FreqSweepMenuExitHandler+0x3c>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a07      	ldr	r2, [pc, #28]	; (80042f0 <FreqSweepMenuExitHandler+0x3c>)
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <FreqSweepMenuExitHandler+0x40>)
 80042dc:	2201      	movs	r2, #1
 80042de:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <FreqSweepMenuExitHandler+0x44>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80042e6:	230a      	movs	r3, #10
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	08012188 	.word	0x08012188
 80042f0:	40000c00 	.word	0x40000c00
 80042f4:	20001ece 	.word	0x20001ece
 80042f8:	20001ecb 	.word	0x20001ecb

080042fc <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuEntryHandler Event captured\n");
 8004300:	4806      	ldr	r0, [pc, #24]	; (800431c <FreqMainMenuEntryHandler+0x20>)
 8004302:	f00a f93d 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004306:	f7fd f8b7 	bl	8001478 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <FreqMainMenuEntryHandler+0x24>)
 800430c:	2201      	movs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 8004310:	4b04      	ldr	r3, [pc, #16]	; (8004324 <FreqMainMenuEntryHandler+0x28>)
 8004312:	2200      	movs	r2, #0
 8004314:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004316:	230a      	movs	r3, #10
}
 8004318:	4618      	mov	r0, r3
 800431a:	bd80      	pop	{r7, pc}
 800431c:	080121b0 	.word	0x080121b0
 8004320:	20001ece 	.word	0x20001ece
 8004324:	20001ecb 	.word	0x20001ecb

08004328 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqMainMenuExitHandler Event captured\n");
 800432c:	480a      	ldr	r0, [pc, #40]	; (8004358 <FreqMainMenuExitHandler+0x30>)
 800432e:	f00a f927 	bl	800e580 <puts>
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 8004332:	4b0a      	ldr	r3, [pc, #40]	; (800435c <FreqMainMenuExitHandler+0x34>)
 8004334:	2200      	movs	r2, #0
 8004336:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8004338:	4b09      	ldr	r3, [pc, #36]	; (8004360 <FreqMainMenuExitHandler+0x38>)
 800433a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800433e:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004340:	f7fd f89a 	bl	8001478 <DM_RefreshScreen>

	#ifdef SWV_DEBUG_ENABLED
		  printf("returning to Idle State\n");
 8004344:	4807      	ldr	r0, [pc, #28]	; (8004364 <FreqMainMenuExitHandler+0x3c>)
 8004346:	f00a f91b 	bl	800e580 <puts>
	#endif

	eNewEvent = evIdle;
 800434a:	4b07      	ldr	r3, [pc, #28]	; (8004368 <FreqMainMenuExitHandler+0x40>)
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004350:	2301      	movs	r3, #1
}
 8004352:	4618      	mov	r0, r3
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	08012200 	.word	0x08012200
 800435c:	20001ece 	.word	0x20001ece
 8004360:	40012c00 	.word	0x40012c00
 8004364:	08012228 	.word	0x08012228
 8004368:	20001ecb 	.word	0x20001ecb

0800436c <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuEntryHandler Event captured\n");
 8004372:	4813      	ldr	r0, [pc, #76]	; (80043c0 <FreqPresetMenuEntryHandler+0x54>)
 8004374:	f00a f904 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004378:	f7fd f87e 	bl	8001478 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 800437c:	f000 febc 	bl	80050f8 <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8004380:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <FreqPresetMenuEntryHandler+0x58>)
 8004382:	2202      	movs	r2, #2
 8004384:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004386:	f000 ffc3 	bl	8005310 <FreqO_GetFPresetObject>
 800438a:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <FreqPresetMenuEntryHandler+0x3c>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	791a      	ldrb	r2, [r3, #4]
 8004396:	4b0c      	ldr	r3, [pc, #48]	; (80043c8 <FreqPresetMenuEntryHandler+0x5c>)
 8004398:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 800439a:	f000 ffeb 	bl	8005374 <FreqO_GetFreqPresetEncoderRange>
 800439e:	4603      	mov	r3, r0
 80043a0:	461a      	mov	r2, r3
 80043a2:	4b09      	ldr	r3, [pc, #36]	; (80043c8 <FreqPresetMenuEntryHandler+0x5c>)
 80043a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80043a6:	e002      	b.n	80043ae <FreqPresetMenuEntryHandler+0x42>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 80043a8:	4808      	ldr	r0, [pc, #32]	; (80043cc <FreqPresetMenuEntryHandler+0x60>)
 80043aa:	f7fd f8ab 	bl	8001504 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 80043ae:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <FreqPresetMenuEntryHandler+0x64>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80043b4:	230b      	movs	r3, #11
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	08012240 	.word	0x08012240
 80043c4:	20001ece 	.word	0x20001ece
 80043c8:	40012c00 	.word	0x40012c00
 80043cc:	0801226c 	.word	0x0801226c
 80043d0:	20001ecb 	.word	0x20001ecb

080043d4 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuInputHandler Event captured\n");
 80043d8:	4807      	ldr	r0, [pc, #28]	; (80043f8 <FreqPresetMenuInputHandler+0x24>)
 80043da:	f00a f8d1 	bl	800e580 <puts>
	#endif

	FreqO_MapEncoderPositionToBothOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80043de:	2001      	movs	r0, #1
 80043e0:	f001 fb9a 	bl	8005b18 <SM_GetEncoderValue>
 80043e4:	4603      	mov	r3, r0
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 fea0 	bl	800512c <FreqO_MapEncoderPositionToBothOutput>

	// stay in this state
	eNewEvent = evIdle;
 80043ec:	4b03      	ldr	r3, [pc, #12]	; (80043fc <FreqPresetMenuInputHandler+0x28>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 80043f2:	230b      	movs	r3, #11
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	080122a8 	.word	0x080122a8
 80043fc:	20001ecb 	.word	0x20001ecb

08004400 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqPresetMenuExitHandler Event captured\n");
 8004404:	4806      	ldr	r0, [pc, #24]	; (8004420 <FreqPresetMenuExitHandler+0x20>)
 8004406:	f00a f8bb 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 800440a:	f7fd f835 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 800440e:	4b05      	ldr	r3, [pc, #20]	; (8004424 <FreqPresetMenuExitHandler+0x24>)
 8004410:	2201      	movs	r2, #1
 8004412:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004414:	4b04      	ldr	r3, [pc, #16]	; (8004428 <FreqPresetMenuExitHandler+0x28>)
 8004416:	2200      	movs	r2, #0
 8004418:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 800441a:	230a      	movs	r3, #10
}
 800441c:	4618      	mov	r0, r3
 800441e:	bd80      	pop	{r7, pc}
 8004420:	080122d4 	.word	0x080122d4
 8004424:	20001ece 	.word	0x20001ece
 8004428:	20001ecb 	.word	0x20001ecb

0800442c <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuEntryHandler Event captured\n");
 8004430:	480a      	ldr	r0, [pc, #40]	; (800445c <FreqAdjustMenuEntryHandler+0x30>)
 8004432:	f00a f8a5 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004436:	f7fd f81f 	bl	8001478 <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 800443a:	4b09      	ldr	r3, [pc, #36]	; (8004460 <FreqAdjustMenuEntryHandler+0x34>)
 800443c:	2203      	movs	r2, #3
 800443e:	701a      	strb	r2, [r3, #0]

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004440:	4b08      	ldr	r3, [pc, #32]	; (8004464 <FreqAdjustMenuEntryHandler+0x38>)
 8004442:	4a09      	ldr	r2, [pc, #36]	; (8004468 <FreqAdjustMenuEntryHandler+0x3c>)
 8004444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004446:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004448:	4b07      	ldr	r3, [pc, #28]	; (8004468 <FreqAdjustMenuEntryHandler+0x3c>)
 800444a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800444e:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <FreqAdjustMenuEntryHandler+0x40>)
 8004452:	2200      	movs	r2, #0
 8004454:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004456:	230c      	movs	r3, #12
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}
 800445c:	08012300 	.word	0x08012300
 8004460:	20001ece 	.word	0x20001ece
 8004464:	40013400 	.word	0x40013400
 8004468:	40012c00 	.word	0x40012c00
 800446c:	20001ecb 	.word	0x20001ecb

08004470 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuInputHandler Event captured\n");
 8004474:	4805      	ldr	r0, [pc, #20]	; (800448c <FreqAdjustMenuInputHandler+0x1c>)
 8004476:	f00a f883 	bl	800e580 <puts>
	#endif

	FreqO_AdjustFreq();
 800447a:	f000 fe49 	bl	8005110 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 800447e:	4b04      	ldr	r3, [pc, #16]	; (8004490 <FreqAdjustMenuInputHandler+0x20>)
 8004480:	2200      	movs	r2, #0
 8004482:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004484:	230c      	movs	r3, #12
}
 8004486:	4618      	mov	r0, r3
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	08012114 	.word	0x08012114
 8004490:	20001ecb 	.word	0x20001ecb

08004494 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("FreqAdjustMenuExitHandler Event captured\n");
 8004498:	4806      	ldr	r0, [pc, #24]	; (80044b4 <FreqAdjustMenuExitHandler+0x20>)
 800449a:	f00a f871 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 800449e:	f7fc ffeb 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <FreqAdjustMenuExitHandler+0x24>)
 80044a4:	2201      	movs	r2, #1
 80044a6:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80044a8:	4b04      	ldr	r3, [pc, #16]	; (80044bc <FreqAdjustMenuExitHandler+0x28>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80044ae:	230a      	movs	r3, #10
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	0801232c 	.word	0x0801232c
 80044b8:	20001ece 	.word	0x20001ece
 80044bc:	20001ecb 	.word	0x20001ecb

080044c0 <_setSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeDown()
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 80044c4:	4b10      	ldr	r3, [pc, #64]	; (8004508 <_setSweepModeDown+0x48>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a0f      	ldr	r2, [pc, #60]	; (8004508 <_setSweepModeDown+0x48>)
 80044ca:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80044ce:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 80044d0:	4b0d      	ldr	r3, [pc, #52]	; (8004508 <_setSweepModeDown+0x48>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a0c      	ldr	r2, [pc, #48]	; (8004508 <_setSweepModeDown+0x48>)
 80044d6:	f043 0310 	orr.w	r3, r3, #16
 80044da:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 80044dc:	4b0b      	ldr	r3, [pc, #44]	; (800450c <_setSweepModeDown+0x4c>)
 80044de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e0:	ee07 3a90 	vmov	s15, r3
 80044e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044e8:	4b09      	ldr	r3, [pc, #36]	; (8004510 <_setSweepModeDown+0x50>)
 80044ea:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <_setSweepModeDown+0x54>)
 80044f0:	4a09      	ldr	r2, [pc, #36]	; (8004518 <_setSweepModeDown+0x58>)
 80044f2:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80044f4:	4b09      	ldr	r3, [pc, #36]	; (800451c <_setSweepModeDown+0x5c>)
 80044f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044fa:	625a      	str	r2, [r3, #36]	; 0x24

}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40000c00 	.word	0x40000c00
 800450c:	40013400 	.word	0x40013400
 8004510:	20000000 	.word	0x20000000
 8004514:	20000004 	.word	0x20000004
 8004518:	477fff00 	.word	0x477fff00
 800451c:	40012c00 	.word	0x40012c00

08004520 <_setSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void _setSweepModeUp()
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8004524:	4b0e      	ldr	r3, [pc, #56]	; (8004560 <_setSweepModeUp+0x40>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a0d      	ldr	r2, [pc, #52]	; (8004560 <_setSweepModeUp+0x40>)
 800452a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800452e:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <_setSweepModeUp+0x40>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <_setSweepModeUp+0x40>)
 8004536:	f023 0310 	bic.w	r3, r3, #16
 800453a:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 800453c:	4b09      	ldr	r3, [pc, #36]	; (8004564 <_setSweepModeUp+0x44>)
 800453e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004548:	4b07      	ldr	r3, [pc, #28]	; (8004568 <_setSweepModeUp+0x48>)
 800454a:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 800454e:	4b07      	ldr	r3, [pc, #28]	; (800456c <_setSweepModeUp+0x4c>)
 8004550:	4a07      	ldr	r2, [pc, #28]	; (8004570 <_setSweepModeUp+0x50>)
 8004552:	601a      	str	r2, [r3, #0]


}
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40000c00 	.word	0x40000c00
 8004564:	40013400 	.word	0x40013400
 8004568:	20000004 	.word	0x20000004
 800456c:	20000000 	.word	0x20000000
 8004570:	41500000 	.word	0x41500000

08004574 <_setEncoderControlMode>:

void _setEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d038      	beq.n	80045f6 <_setEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8004584:	4a24      	ldr	r2, [pc, #144]	; (8004618 <_setEncoderControlMode+0xa4>)
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800458a:	4b24      	ldr	r3, [pc, #144]	; (800461c <_setEncoderControlMode+0xa8>)
 800458c:	220d      	movs	r2, #13
 800458e:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8004590:	4b22      	ldr	r3, [pc, #136]	; (800461c <_setEncoderControlMode+0xa8>)
 8004592:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004596:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8004598:	4b21      	ldr	r3, [pc, #132]	; (8004620 <_setEncoderControlMode+0xac>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d002      	beq.n	80045a6 <_setEncoderControlMode+0x32>
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d014      	beq.n	80045ce <_setEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 80045a4:	e031      	b.n	800460a <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80045a6:	4b1d      	ldr	r3, [pc, #116]	; (800461c <_setEncoderControlMode+0xa8>)
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045b2:	4b1c      	ldr	r3, [pc, #112]	; (8004624 <_setEncoderControlMode+0xb0>)
 80045b4:	edd3 7a00 	vldr	s15, [r3]
 80045b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c0:	dc00      	bgt.n	80045c4 <_setEncoderControlMode+0x50>
				break;
 80045c2:	e022      	b.n	800460a <_setEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80045c4:	4b18      	ldr	r3, [pc, #96]	; (8004628 <_setEncoderControlMode+0xb4>)
 80045c6:	4a15      	ldr	r2, [pc, #84]	; (800461c <_setEncoderControlMode+0xa8>)
 80045c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ca:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80045cc:	e01d      	b.n	800460a <_setEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80045ce:	4b13      	ldr	r3, [pc, #76]	; (800461c <_setEncoderControlMode+0xa8>)
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045da:	4b14      	ldr	r3, [pc, #80]	; (800462c <_setEncoderControlMode+0xb8>)
 80045dc:	edd3 7a00 	vldr	s15, [r3]
 80045e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e8:	d400      	bmi.n	80045ec <_setEncoderControlMode+0x78>
				break;
 80045ea:	e00e      	b.n	800460a <_setEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80045ec:	4b0e      	ldr	r3, [pc, #56]	; (8004628 <_setEncoderControlMode+0xb4>)
 80045ee:	4a0b      	ldr	r2, [pc, #44]	; (800461c <_setEncoderControlMode+0xa8>)
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80045f4:	e009      	b.n	800460a <_setEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80045f6:	4a08      	ldr	r2, [pc, #32]	; (8004618 <_setEncoderControlMode+0xa4>)
 80045f8:	79fb      	ldrb	r3, [r7, #7]
 80045fa:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 80045fc:	4b07      	ldr	r3, [pc, #28]	; (800461c <_setEncoderControlMode+0xa8>)
 80045fe:	2201      	movs	r2, #1
 8004600:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8004602:	4b06      	ldr	r3, [pc, #24]	; (800461c <_setEncoderControlMode+0xa8>)
 8004604:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8004608:	62da      	str	r2, [r3, #44]	; 0x2c
	}



}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20001ecd 	.word	0x20001ecd
 800461c:	40012c00 	.word	0x40012c00
 8004620:	20001ecc 	.word	0x20001ecc
 8004624:	20000004 	.word	0x20000004
 8004628:	40013400 	.word	0x40013400
 800462c:	20000000 	.word	0x20000000

08004630 <_setSweepTimerAutoReloadForEncoderControl>:


void _setSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8004630:	b590      	push	{r4, r7, lr}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d122      	bne.n	8004686 <_setSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8004640:	4b17      	ldr	r3, [pc, #92]	; (80046a0 <_setSweepTimerAutoReloadForEncoderControl+0x70>)
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	4618      	mov	r0, r3
 8004646:	f7fb ff85 	bl	8000554 <__aeabi_ui2d>
 800464a:	4603      	mov	r3, r0
 800464c:	460c      	mov	r4, r1
 800464e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004690 <_setSweepTimerAutoReloadForEncoderControl+0x60>
 8004652:	ec44 3b10 	vmov	d0, r3, r4
 8004656:	f00b ff6b 	bl	8010530 <pow>
 800465a:	ec51 0b10 	vmov	r0, r1, d0
 800465e:	a30e      	add	r3, pc, #56	; (adr r3, 8004698 <_setSweepTimerAutoReloadForEncoderControl+0x68>)
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	f7fb fe3a 	bl	80002dc <__adddf3>
 8004668:	4603      	mov	r3, r0
 800466a:	460c      	mov	r4, r1
 800466c:	4618      	mov	r0, r3
 800466e:	4621      	mov	r1, r4
 8004670:	f7fc fac2 	bl	8000bf8 <__aeabi_d2uiz>
 8004674:	4603      	mov	r3, r0
 8004676:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800467e:	d002      	beq.n	8004686 <_setSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8004680:	4a08      	ldr	r2, [pc, #32]	; (80046a4 <_setSweepTimerAutoReloadForEncoderControl+0x74>)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8004686:	bf00      	nop
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	bd90      	pop	{r4, r7, pc}
 800468e:	bf00      	nop
 8004690:	00000000 	.word	0x00000000
 8004694:	40080000 	.word	0x40080000
 8004698:	00000000 	.word	0x00000000
 800469c:	40d06800 	.word	0x40d06800
 80046a0:	40012c00 	.word	0x40012c00
 80046a4:	40000c00 	.word	0x40000c00

080046a8 <_getCalculatedSweepFrequencyInHertz>:

float _getCalculatedSweepFrequencyInHertz()
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 80046ac:	4b13      	ldr	r3, [pc, #76]	; (80046fc <_getCalculatedSweepFrequencyInHertz+0x54>)
 80046ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <_getCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 80046b4:	4b11      	ldr	r3, [pc, #68]	; (80046fc <_getCalculatedSweepFrequencyInHertz+0x54>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b8:	ee07 3a90 	vmov	s15, r3
 80046bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046c0:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004700 <_getCalculatedSweepFrequencyInHertz+0x58>
 80046c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046c8:	e011      	b.n	80046ee <_getCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 80046ca:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <_getCalculatedSweepFrequencyInHertz+0x54>)
 80046cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046d6:	4b09      	ldr	r3, [pc, #36]	; (80046fc <_getCalculatedSweepFrequencyInHertz+0x54>)
 80046d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046da:	ee07 3a90 	vmov	s15, r3
 80046de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046e6:	eddf 6a06 	vldr	s13, [pc, #24]	; 8004700 <_getCalculatedSweepFrequencyInHertz+0x58>
 80046ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 80046ee:	eeb0 0a67 	vmov.f32	s0, s15
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	40000c00 	.word	0x40000c00
 8004700:	4d2037a0 	.word	0x4d2037a0

08004704 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004708:	4b03      	ldr	r3, [pc, #12]	; (8004718 <FreqMenu_getStatus+0x14>)
 800470a:	781b      	ldrb	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20001ece 	.word	0x20001ece

0800471c <FuncMenu_getStatus>:
#include <stdio.h>

eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;

eFuncMenu_Status FuncMenu_getStatus()
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 8004720:	4b03      	ldr	r3, [pc, #12]	; (8004730 <FuncMenu_getStatus+0x14>)
 8004722:	781b      	ldrb	r3, [r3, #0]
}
 8004724:	4618      	mov	r0, r3
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20001ecf 	.word	0x20001ecf

08004734 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuEntryHandler Event captured\n");
 8004738:	4806      	ldr	r0, [pc, #24]	; (8004754 <FuncMainMenuEntryHandler+0x20>)
 800473a:	f009 ff21 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 800473e:	f7fc fe9b 	bl	8001478 <DM_RefreshScreen>



	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004742:	4b05      	ldr	r3, [pc, #20]	; (8004758 <FuncMainMenuEntryHandler+0x24>)
 8004744:	2201      	movs	r2, #1
 8004746:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/
	eNewEvent = evIdle;
 8004748:	4b04      	ldr	r3, [pc, #16]	; (800475c <FuncMainMenuEntryHandler+0x28>)
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800474e:	2303      	movs	r3, #3
}
 8004750:	4618      	mov	r0, r3
 8004752:	bd80      	pop	{r7, pc}
 8004754:	08012358 	.word	0x08012358
 8004758:	20001ecf 	.word	0x20001ecf
 800475c:	20001ecb 	.word	0x20001ecb

08004760 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncMainMenuExitHandler Event captured\n");
 8004764:	4808      	ldr	r0, [pc, #32]	; (8004788 <FuncMainMenuExitHandler+0x28>)
 8004766:	f009 ff0b 	bl	800e580 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 800476a:	4b08      	ldr	r3, [pc, #32]	; (800478c <FuncMainMenuExitHandler+0x2c>)
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004770:	f7fc fe82 	bl	8001478 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8004774:	4806      	ldr	r0, [pc, #24]	; (8004790 <FuncMainMenuExitHandler+0x30>)
 8004776:	f009 ff03 	bl	800e580 <puts>
#endif

	eNewEvent = evIdle;
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <FuncMainMenuExitHandler+0x34>)
 800477c:	2200      	movs	r2, #0
 800477e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004780:	2301      	movs	r3, #1
}
 8004782:	4618      	mov	r0, r3
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	080123a8 	.word	0x080123a8
 800478c:	20001ecf 	.word	0x20001ecf
 8004790:	080123d0 	.word	0x080123d0
 8004794:	20001ecb 	.word	0x20001ecb

08004798 <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuEntryHandler Event captured\n");
 800479e:	4815      	ldr	r0, [pc, #84]	; (80047f4 <FuncSignalMenuEntryHandler+0x5c>)
 80047a0:	f009 feee 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 80047a4:	f7fc fe68 	bl	8001478 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 80047a8:	f000 fdf0 	bl	800538c <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 80047ac:	4b12      	ldr	r3, [pc, #72]	; (80047f8 <FuncSignalMenuEntryHandler+0x60>)
 80047ae:	2202      	movs	r2, #2
 80047b0:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 80047b2:	2000      	movs	r0, #0
 80047b4:	f001 f99a 	bl	8005aec <SM_GetOutputChannel>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80047be:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <FuncSignalMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	785a      	ldrb	r2, [r3, #1]
 80047ca:	4b0c      	ldr	r3, [pc, #48]	; (80047fc <FuncSignalMenuEntryHandler+0x64>)
 80047cc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 80047ce:	f000 ff1f 	bl	8005610 <FuncO_GetFuncPresetEncoderRange>
 80047d2:	4603      	mov	r3, r0
 80047d4:	461a      	mov	r2, r3
 80047d6:	4b09      	ldr	r3, [pc, #36]	; (80047fc <FuncSignalMenuEntryHandler+0x64>)
 80047d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80047da:	e002      	b.n	80047e2 <FuncSignalMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 80047dc:	4808      	ldr	r0, [pc, #32]	; (8004800 <FuncSignalMenuEntryHandler+0x68>)
 80047de:	f7fc fe91 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80047e2:	4b08      	ldr	r3, [pc, #32]	; (8004804 <FuncSignalMenuEntryHandler+0x6c>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80047e8:	2304      	movs	r3, #4
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	080123e8 	.word	0x080123e8
 80047f8:	20001ecf 	.word	0x20001ecf
 80047fc:	40012c00 	.word	0x40012c00
 8004800:	08012414 	.word	0x08012414
 8004804:	20001ecb 	.word	0x20001ecb

08004808 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuInputHandler Event captured\n");
 800480c:	4807      	ldr	r0, [pc, #28]	; (800482c <FuncSignalMenuInputHandler+0x24>)
 800480e:	f009 feb7 	bl	800e580 <puts>
#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004812:	2001      	movs	r0, #1
 8004814:	f001 f980 	bl	8005b18 <SM_GetEncoderValue>
 8004818:	4603      	mov	r3, r0
 800481a:	4618      	mov	r0, r3
 800481c:	f000 fdca 	bl	80053b4 <FuncO_MapEncoderPositionToSignalOutput>
	eNewEvent = evBlueBtn;
 8004820:	4b03      	ldr	r3, [pc, #12]	; (8004830 <FuncSignalMenuInputHandler+0x28>)
 8004822:	2201      	movs	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004826:	2304      	movs	r3, #4
}
 8004828:	4618      	mov	r0, r3
 800482a:	bd80      	pop	{r7, pc}
 800482c:	08012448 	.word	0x08012448
 8004830:	20001ecb 	.word	0x20001ecb

08004834 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSignalMenuExitHandler Event captured\n");
 8004838:	4806      	ldr	r0, [pc, #24]	; (8004854 <FuncSignalMenuExitHandler+0x20>)
 800483a:	f009 fea1 	bl	800e580 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 800483e:	4b06      	ldr	r3, [pc, #24]	; (8004858 <FuncSignalMenuExitHandler+0x24>)
 8004840:	2201      	movs	r2, #1
 8004842:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004844:	f7fc fe18 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004848:	4b04      	ldr	r3, [pc, #16]	; (800485c <FuncSignalMenuExitHandler+0x28>)
 800484a:	2200      	movs	r2, #0
 800484c:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800484e:	2303      	movs	r3, #3
}
 8004850:	4618      	mov	r0, r3
 8004852:	bd80      	pop	{r7, pc}
 8004854:	08012474 	.word	0x08012474
 8004858:	20001ecf 	.word	0x20001ecf
 800485c:	20001ecb 	.word	0x20001ecb

08004860 <FuncSyncMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuEntryHandler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuEntryHandler Event captured\n");
 8004866:	4815      	ldr	r0, [pc, #84]	; (80048bc <FuncSyncMenuEntryHandler+0x5c>)
 8004868:	f009 fe8a 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 800486c:	f7fc fe04 	bl	8001478 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8004870:	f000 fd8c 	bl	800538c <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SYNC_MENU;
 8004874:	4b12      	ldr	r3, [pc, #72]	; (80048c0 <FuncSyncMenuEntryHandler+0x60>)
 8004876:	2203      	movs	r2, #3
 8004878:	701a      	strb	r2, [r3, #0]

	//FunctionProfile_t *func_profileTmp =  FuncO_GetSyncFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile;
 800487a:	2001      	movs	r0, #1
 800487c:	f001 f936 	bl	8005aec <SM_GetOutputChannel>
 8004880:	4603      	mov	r3, r0
 8004882:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004886:	607b      	str	r3, [r7, #4]
	if(func_profileTmp)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <FuncSyncMenuEntryHandler+0x44>
	{
		ENCODER_TIMER->CNT = func_profileTmp->epos;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	785a      	ldrb	r2, [r3, #1]
 8004892:	4b0c      	ldr	r3, [pc, #48]	; (80048c4 <FuncSyncMenuEntryHandler+0x64>)
 8004894:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8004896:	f000 febb 	bl	8005610 <FuncO_GetFuncPresetEncoderRange>
 800489a:	4603      	mov	r3, r0
 800489c:	461a      	mov	r2, r3
 800489e:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <FuncSyncMenuEntryHandler+0x64>)
 80048a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80048a2:	e002      	b.n	80048aa <FuncSyncMenuEntryHandler+0x4a>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
 80048a4:	4808      	ldr	r0, [pc, #32]	; (80048c8 <FuncSyncMenuEntryHandler+0x68>)
 80048a6:	f7fc fe2d 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80048aa:	4b08      	ldr	r3, [pc, #32]	; (80048cc <FuncSyncMenuEntryHandler+0x6c>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80048b0:	2305      	movs	r3, #5
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	080124a0 	.word	0x080124a0
 80048c0:	20001ecf 	.word	0x20001ecf
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	08012414 	.word	0x08012414
 80048cc:	20001ecb 	.word	0x20001ecb

080048d0 <FuncSyncMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuInputHandler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuInputHandler Event captured\n");
 80048d4:	4807      	ldr	r0, [pc, #28]	; (80048f4 <FuncSyncMenuInputHandler+0x24>)
 80048d6:	f009 fe53 	bl	800e580 <puts>
#endif


	FuncO_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80048da:	2001      	movs	r0, #1
 80048dc:	f001 f91c 	bl	8005b18 <SM_GetEncoderValue>
 80048e0:	4603      	mov	r3, r0
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 fda0 	bl	8005428 <FuncO_MapEncoderPositionToSyncOutput>
	eNewEvent = evBlueBtn;
 80048e8:	4b03      	ldr	r3, [pc, #12]	; (80048f8 <FuncSyncMenuInputHandler+0x28>)
 80048ea:	2201      	movs	r2, #1
 80048ec:	701a      	strb	r2, [r3, #0]
	return Func_Sync_Menu_State;
 80048ee:	2305      	movs	r3, #5
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	080124c8 	.word	0x080124c8
 80048f8:	20001ecb 	.word	0x20001ecb

080048fc <FuncSyncMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSyncMenuExitHandler()
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("FuncSyncMenuExitHandler Event captured\n");
 8004900:	4806      	ldr	r0, [pc, #24]	; (800491c <FuncSyncMenuExitHandler+0x20>)
 8004902:	f009 fe3d 	bl	800e580 <puts>
#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004906:	4b06      	ldr	r3, [pc, #24]	; (8004920 <FuncSyncMenuExitHandler+0x24>)
 8004908:	2201      	movs	r2, #1
 800490a:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 800490c:	f7fc fdb4 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004910:	4b04      	ldr	r3, [pc, #16]	; (8004924 <FuncSyncMenuExitHandler+0x28>)
 8004912:	2200      	movs	r2, #0
 8004914:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004916:	2303      	movs	r3, #3
}
 8004918:	4618      	mov	r0, r3
 800491a:	bd80      	pop	{r7, pc}
 800491c:	080124f0 	.word	0x080124f0
 8004920:	20001ecf 	.word	0x20001ecf
 8004924:	20001ecb 	.word	0x20001ecb

08004928 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 800492c:	4b03      	ldr	r3, [pc, #12]	; (800493c <GainMenu_getStatus+0x14>)
 800492e:	781b      	ldrb	r3, [r3, #0]
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	20001ed0 	.word	0x20001ed0

08004940 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuEntryHandler Event captured\n");
 8004944:	4806      	ldr	r0, [pc, #24]	; (8004960 <GainMainMenuEntryHandler+0x20>)
 8004946:	f009 fe1b 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 800494a:	f7fc fd95 	bl	8001478 <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 800494e:	4b05      	ldr	r3, [pc, #20]	; (8004964 <GainMainMenuEntryHandler+0x24>)
 8004950:	2201      	movs	r2, #1
 8004952:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 8004954:	4b04      	ldr	r3, [pc, #16]	; (8004968 <GainMainMenuEntryHandler+0x28>)
 8004956:	2200      	movs	r2, #0
 8004958:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 800495a:	2306      	movs	r3, #6
}
 800495c:	4618      	mov	r0, r3
 800495e:	bd80      	pop	{r7, pc}
 8004960:	08012518 	.word	0x08012518
 8004964:	20001ed0 	.word	0x20001ed0
 8004968:	20001ecb 	.word	0x20001ecb

0800496c <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainMainMenuExitHandler Event captured\n");
 8004970:	4808      	ldr	r0, [pc, #32]	; (8004994 <GainMainMenuExitHandler+0x28>)
 8004972:	f009 fe05 	bl	800e580 <puts>
#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004976:	4b08      	ldr	r3, [pc, #32]	; (8004998 <GainMainMenuExitHandler+0x2c>)
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 800497c:	f7fc fd7c 	bl	8001478 <DM_RefreshScreen>

#ifdef SWV_DEBUG_ENABLED
	  printf("returning to Idle State\n");
 8004980:	4806      	ldr	r0, [pc, #24]	; (800499c <GainMainMenuExitHandler+0x30>)
 8004982:	f009 fdfd 	bl	800e580 <puts>
#endif

	eNewEvent = evIdle;
 8004986:	4b06      	ldr	r3, [pc, #24]	; (80049a0 <GainMainMenuExitHandler+0x34>)
 8004988:	2200      	movs	r2, #0
 800498a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 800498c:	2301      	movs	r3, #1
}
 800498e:	4618      	mov	r0, r3
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	08012568 	.word	0x08012568
 8004998:	20001ed0 	.word	0x20001ed0
 800499c:	08012590 	.word	0x08012590
 80049a0:	20001ecb 	.word	0x20001ecb

080049a4 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuEntryHandler Event captured\n");
 80049aa:	4814      	ldr	r0, [pc, #80]	; (80049fc <GainSignalMenuEntryHandler+0x58>)
 80049ac:	f009 fde8 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 80049b0:	f7fc fd62 	bl	8001478 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 80049b4:	f001 f936 	bl	8005c24 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 80049b8:	4b11      	ldr	r3, [pc, #68]	; (8004a00 <GainSignalMenuEntryHandler+0x5c>)
 80049ba:	2202      	movs	r2, #2
 80049bc:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80049be:	2000      	movs	r0, #0
 80049c0:	f001 f894 	bl	8005aec <SM_GetOutputChannel>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80049ca:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d008      	beq.n	80049e4 <GainSignalMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	8b1a      	ldrh	r2, [r3, #24]
 80049d6:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <GainSignalMenuEntryHandler+0x60>)
 80049d8:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80049da:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <GainSignalMenuEntryHandler+0x60>)
 80049dc:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80049e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80049e2:	e002      	b.n	80049ea <GainSignalMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80049e4:	4808      	ldr	r0, [pc, #32]	; (8004a08 <GainSignalMenuEntryHandler+0x64>)
 80049e6:	f7fc fd8d 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80049ea:	4b08      	ldr	r3, [pc, #32]	; (8004a0c <GainSignalMenuEntryHandler+0x68>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80049f0:	2307      	movs	r3, #7
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	080125a8 	.word	0x080125a8
 8004a00:	20001ed0 	.word	0x20001ed0
 8004a04:	40012c00 	.word	0x40012c00
 8004a08:	080125d4 	.word	0x080125d4
 8004a0c:	20001ecb 	.word	0x20001ecb

08004a10 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuInputHandler Event captured\n");
 8004a14:	4807      	ldr	r0, [pc, #28]	; (8004a34 <GainSignalMenuInputHandler+0x24>)
 8004a16:	f009 fdb3 	bl	800e580 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004a1a:	2001      	movs	r0, #1
 8004a1c:	f001 f87c 	bl	8005b18 <SM_GetEncoderValue>
 8004a20:	4603      	mov	r3, r0
 8004a22:	4618      	mov	r0, r3
 8004a24:	f001 fa74 	bl	8005f10 <VPP_MapEncoderPositionToSignalOutput>

	eNewEvent = evYellowBtn;
 8004a28:	4b03      	ldr	r3, [pc, #12]	; (8004a38 <GainSignalMenuInputHandler+0x28>)
 8004a2a:	2203      	movs	r2, #3
 8004a2c:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8004a2e:	2307      	movs	r3, #7
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	0801260c 	.word	0x0801260c
 8004a38:	20001ecb 	.word	0x20001ecb

08004a3c <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSignalMenuExitHandler Event captured\n");
 8004a40:	4806      	ldr	r0, [pc, #24]	; (8004a5c <GainSignalMenuExitHandler+0x20>)
 8004a42:	f009 fd9d 	bl	800e580 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004a46:	4b06      	ldr	r3, [pc, #24]	; (8004a60 <GainSignalMenuExitHandler+0x24>)
 8004a48:	2201      	movs	r2, #1
 8004a4a:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004a4c:	f7fc fd14 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004a50:	4b04      	ldr	r3, [pc, #16]	; (8004a64 <GainSignalMenuExitHandler+0x28>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004a56:	2306      	movs	r3, #6
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	08012638 	.word	0x08012638
 8004a60:	20001ed0 	.word	0x20001ed0
 8004a64:	20001ecb 	.word	0x20001ecb

08004a68 <GainSyncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuEntryHandler()
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuEntryHandler Event captured\n");
 8004a6e:	4814      	ldr	r0, [pc, #80]	; (8004ac0 <GainSyncMenuEntryHandler+0x58>)
 8004a70:	f009 fd86 	bl	800e580 <puts>
#endif

	DM_RefreshScreen();
 8004a74:	f7fc fd00 	bl	8001478 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 8004a78:	f001 f8d4 	bl	8005c24 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SYNC_MENU;
 8004a7c:	4b11      	ldr	r3, [pc, #68]	; (8004ac4 <GainSyncMenuEntryHandler+0x5c>)
 8004a7e:	2203      	movs	r2, #3
 8004a80:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile;
 8004a82:	2001      	movs	r0, #1
 8004a84:	f001 f832 	bl	8005aec <SM_GetOutputChannel>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004a8e:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <GainSyncMenuEntryHandler+0x40>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	8b1a      	ldrh	r2, [r3, #24]
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <GainSyncMenuEntryHandler+0x60>)
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <GainSyncMenuEntryHandler+0x60>)
 8004aa0:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 8004aa4:	62da      	str	r2, [r3, #44]	; 0x2c
 8004aa6:	e002      	b.n	8004aae <GainSyncMenuEntryHandler+0x46>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 8004aa8:	4808      	ldr	r0, [pc, #32]	; (8004acc <GainSyncMenuEntryHandler+0x64>)
 8004aaa:	f7fc fd2b 	bl	8001504 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 8004aae:	4b08      	ldr	r3, [pc, #32]	; (8004ad0 <GainSyncMenuEntryHandler+0x68>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004ab4:	2308      	movs	r3, #8
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	08012664 	.word	0x08012664
 8004ac4:	20001ed0 	.word	0x20001ed0
 8004ac8:	40012c00 	.word	0x40012c00
 8004acc:	080125d4 	.word	0x080125d4
 8004ad0:	20001ecb 	.word	0x20001ecb

08004ad4 <GainSyncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuInputHandler()
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuInputHandler Event captured\n");
 8004ad8:	4807      	ldr	r0, [pc, #28]	; (8004af8 <GainSyncMenuInputHandler+0x24>)
 8004ada:	f009 fd51 	bl	800e580 <puts>
#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToSyncOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004ade:	2001      	movs	r0, #1
 8004ae0:	f001 f81a 	bl	8005b18 <SM_GetEncoderValue>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f001 fa4c 	bl	8005f84 <VPP_MapEncoderPositionToSyncOutput>

	eNewEvent = evYellowBtn;
 8004aec:	4b03      	ldr	r3, [pc, #12]	; (8004afc <GainSyncMenuInputHandler+0x28>)
 8004aee:	2203      	movs	r2, #3
 8004af0:	701a      	strb	r2, [r3, #0]
	return Gain_Sync_Menu_State;
 8004af2:	2308      	movs	r3, #8
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	0801268c 	.word	0x0801268c
 8004afc:	20001ecb 	.word	0x20001ecb

08004b00 <GainSyncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSyncMenuExitHandler()
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
#ifdef SWV_DEBUG_ENABLED
	printf("GainSyncMenuExitHandler Event captured\n");
 8004b04:	4806      	ldr	r0, [pc, #24]	; (8004b20 <GainSyncMenuExitHandler+0x20>)
 8004b06:	f009 fd3b 	bl	800e580 <puts>
#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <GainSyncMenuExitHandler+0x24>)
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004b10:	f7fc fcb2 	bl	8001478 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004b14:	4b04      	ldr	r3, [pc, #16]	; (8004b28 <GainSyncMenuExitHandler+0x28>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004b1a:	2306      	movs	r3, #6
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	080126b4 	.word	0x080126b4
 8004b24:	20001ed0 	.word	0x20001ed0
 8004b28:	20001ecb 	.word	0x20001ecb

08004b2c <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8004b30:	4b03      	ldr	r3, [pc, #12]	; (8004b40 <ToplevelMenu_getStatus+0x14>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	20000008 	.word	0x20000008

08004b44 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8004b4e:	4a04      	ldr	r2, [pc, #16]	; (8004b60 <ToplevelMenu_setStatus+0x1c>)
 8004b50:	79fb      	ldrb	r3, [r7, #7]
 8004b52:	7013      	strb	r3, [r2, #0]
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	20000008 	.word	0x20000008

08004b64 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
 8004b68:	4806      	ldr	r0, [pc, #24]	; (8004b84 <ToplevelOutputMenuEntryHandler+0x20>)
 8004b6a:	f009 fd09 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004b6e:	f7fc fc83 	bl	8001478 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004b72:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <ToplevelOutputMenuEntryHandler+0x24>)
 8004b74:	2202      	movs	r2, #2
 8004b76:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004b78:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <ToplevelOutputMenuEntryHandler+0x28>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004b7e:	2301      	movs	r3, #1
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	08012778 	.word	0x08012778
 8004b88:	20000008 	.word	0x20000008
 8004b8c:	20001ecb 	.word	0x20001ecb

08004b90 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelOutputMenuExitHandler Event captured\n");
 8004b94:	4806      	ldr	r0, [pc, #24]	; (8004bb0 <ToplevelOutputMenuExitHandler+0x20>)
 8004b96:	f009 fcf3 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004b9a:	f7fc fc6d 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004b9e:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <ToplevelOutputMenuExitHandler+0x24>)
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004ba4:	4b04      	ldr	r3, [pc, #16]	; (8004bb8 <ToplevelOutputMenuExitHandler+0x28>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004baa:	2300      	movs	r3, #0
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	080127d8 	.word	0x080127d8
 8004bb4:	20000008 	.word	0x20000008
 8004bb8:	20001ecb 	.word	0x20001ecb

08004bbc <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuEntryHandler Event captured\n");
 8004bc0:	4806      	ldr	r0, [pc, #24]	; (8004bdc <ToplevelInputMenuEntryHandler+0x20>)
 8004bc2:	f009 fcdd 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004bc6:	f7fc fc57 	bl	8001478 <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 8004bca:	4b05      	ldr	r3, [pc, #20]	; (8004be0 <ToplevelInputMenuEntryHandler+0x24>)
 8004bcc:	2203      	movs	r2, #3
 8004bce:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 8004bd0:	4b04      	ldr	r3, [pc, #16]	; (8004be4 <ToplevelInputMenuEntryHandler+0x28>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8004bd6:	2302      	movs	r3, #2
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	08012808 	.word	0x08012808
 8004be0:	20000008 	.word	0x20000008
 8004be4:	20001ecb 	.word	0x20001ecb

08004be8 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
	#ifdef SWV_DEBUG_ENABLED
		printf("ToplevelInputMenuExitHandler Event captured\n");
 8004bec:	4806      	ldr	r0, [pc, #24]	; (8004c08 <ToplevelInputMenuExitHandler+0x20>)
 8004bee:	f009 fcc7 	bl	800e580 <puts>
	#endif

	DM_RefreshScreen();
 8004bf2:	f7fc fc41 	bl	8001478 <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 8004bf6:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <ToplevelInputMenuExitHandler+0x24>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004bfc:	4b04      	ldr	r3, [pc, #16]	; (8004c10 <ToplevelInputMenuExitHandler+0x28>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	08012868 	.word	0x08012868
 8004c0c:	20000008 	.word	0x20000008
 8004c10:	20001ecb 	.word	0x20001ecb

08004c14 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004c1c:	4b07      	ldr	r3, [pc, #28]	; (8004c3c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4013      	ands	r3, r2
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d101      	bne.n	8004c2e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e000      	b.n	8004c30 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40010400 	.word	0x40010400

08004c40 <IM_Init>:
uint16_t btn4_last_interrupt_time = 0;
uint16_t encbtn_last_interrupt_time = 0;


void IM_Init()
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004c44:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <IM_Init+0x1c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a04      	ldr	r2, [pc, #16]	; (8004c5c <IM_Init+0x1c>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	6013      	str	r3, [r2, #0]
}
 8004c50:	bf00      	nop
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	40014400 	.word	0x40014400

08004c60 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
	// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004c64:	4b26      	ldr	r3, [pc, #152]	; (8004d00 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0310 	and.w	r3, r3, #16
 8004c6c:	2b10      	cmp	r3, #16
 8004c6e:	d11c      	bne.n	8004caa <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004c70:	4b24      	ldr	r3, [pc, #144]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c74:	ee07 3a90 	vmov	s15, r3
 8004c78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c7c:	4b22      	ldr	r3, [pc, #136]	; (8004d08 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004c7e:	edd3 7a00 	vldr	s15, [r3]
 8004c82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8a:	db09      	blt.n	8004ca0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004c8c:	4b1f      	ldr	r3, [pc, #124]	; (8004d0c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004c8e:	edd3 7a00 	vldr	s15, [r3]
 8004c92:	4b1c      	ldr	r3, [pc, #112]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004c94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c98:	ee17 2a90 	vmov	r2, s15
 8004c9c:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004c9e:	e029      	b.n	8004cf4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8004ca0:	4b18      	ldr	r3, [pc, #96]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca4:	3201      	adds	r2, #1
 8004ca6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ca8:	e024      	b.n	8004cf4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004caa:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d104      	bne.n	8004cbc <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004cb2:	4b14      	ldr	r3, [pc, #80]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004cb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004cb8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004cba:	e01b      	b.n	8004cf4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004cbc:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc0:	ee07 3a90 	vmov	s15, r3
 8004cc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004cc8:	4b10      	ldr	r3, [pc, #64]	; (8004d0c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004cca:	edd3 7a00 	vldr	s15, [r3]
 8004cce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd6:	d809      	bhi.n	8004cec <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004cd8:	4b0b      	ldr	r3, [pc, #44]	; (8004d08 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004cda:	edd3 7a00 	vldr	s15, [r3]
 8004cde:	4b09      	ldr	r3, [pc, #36]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ce4:	ee17 2a90 	vmov	r2, s15
 8004ce8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004cea:	e003      	b.n	8004cf4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8004cec:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf0:	3a01      	subs	r2, #1
 8004cf2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004cf4:	bf00      	nop
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40013400 	.word	0x40013400
 8004d08:	20000004 	.word	0x20000004
 8004d0c:	20000000 	.word	0x20000000

08004d10 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004d16:	4b0f      	ldr	r3, [pc, #60]	; (8004d54 <IM_BTN1_EXTI14_Handler+0x44>)
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004d1c:	88fb      	ldrh	r3, [r7, #6]
 8004d1e:	4a0e      	ldr	r2, [pc, #56]	; (8004d58 <IM_BTN1_EXTI14_Handler+0x48>)
 8004d20:	8812      	ldrh	r2, [r2, #0]
 8004d22:	1a9b      	subs	r3, r3, r2
 8004d24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d28:	dd0c      	ble.n	8004d44 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004d2a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d2e:	f7ff ff71 	bl	8004c14 <LL_EXTI_IsActiveFlag_0_31>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d005      	beq.n	8004d44 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004d38:	2001      	movs	r0, #1
 8004d3a:	f7ff f967 	bl	800400c <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004d3e:	4807      	ldr	r0, [pc, #28]	; (8004d5c <IM_BTN1_EXTI14_Handler+0x4c>)
 8004d40:	f009 fc1e 	bl	800e580 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004d44:	4a04      	ldr	r2, [pc, #16]	; (8004d58 <IM_BTN1_EXTI14_Handler+0x48>)
 8004d46:	88fb      	ldrh	r3, [r7, #6]
 8004d48:	8013      	strh	r3, [r2, #0]


}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	40014400 	.word	0x40014400
 8004d58:	20001ed2 	.word	0x20001ed2
 8004d5c:	08012894 	.word	0x08012894

08004d60 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004d66:	4b0f      	ldr	r3, [pc, #60]	; (8004da4 <IM_BTN2_EXTI15_Handler+0x44>)
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	4a0e      	ldr	r2, [pc, #56]	; (8004da8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004d70:	8812      	ldrh	r2, [r2, #0]
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d78:	dd0c      	ble.n	8004d94 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004d7a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004d7e:	f7ff ff49 	bl	8004c14 <LL_EXTI_IsActiveFlag_0_31>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d005      	beq.n	8004d94 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004d88:	2003      	movs	r0, #3
 8004d8a:	f7ff f93f 	bl	800400c <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004d8e:	4807      	ldr	r0, [pc, #28]	; (8004dac <IM_BTN2_EXTI15_Handler+0x4c>)
 8004d90:	f009 fbf6 	bl	800e580 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004d94:	4a04      	ldr	r2, [pc, #16]	; (8004da8 <IM_BTN2_EXTI15_Handler+0x48>)
 8004d96:	88fb      	ldrh	r3, [r7, #6]
 8004d98:	8013      	strh	r3, [r2, #0]


}
 8004d9a:	bf00      	nop
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40014400 	.word	0x40014400
 8004da8:	20001ed4 	.word	0x20001ed4
 8004dac:	080128ac 	.word	0x080128ac

08004db0 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004db6:	4b0e      	ldr	r3, [pc, #56]	; (8004df0 <IM_BTN3_EXTI0_Handler+0x40>)
 8004db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dba:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004dbc:	88fb      	ldrh	r3, [r7, #6]
 8004dbe:	4a0d      	ldr	r2, [pc, #52]	; (8004df4 <IM_BTN3_EXTI0_Handler+0x44>)
 8004dc0:	8812      	ldrh	r2, [r2, #0]
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004dc8:	dd0b      	ble.n	8004de2 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004dca:	2001      	movs	r0, #1
 8004dcc:	f7ff ff22 	bl	8004c14 <LL_EXTI_IsActiveFlag_0_31>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d005      	beq.n	8004de2 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004dd6:	2004      	movs	r0, #4
 8004dd8:	f7ff f918 	bl	800400c <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004ddc:	4806      	ldr	r0, [pc, #24]	; (8004df8 <IM_BTN3_EXTI0_Handler+0x48>)
 8004dde:	f009 fbcf 	bl	800e580 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004de2:	4a04      	ldr	r2, [pc, #16]	; (8004df4 <IM_BTN3_EXTI0_Handler+0x44>)
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	8013      	strh	r3, [r2, #0]


}
 8004de8:	bf00      	nop
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40014400 	.word	0x40014400
 8004df4:	20001ed6 	.word	0x20001ed6
 8004df8:	080128c8 	.word	0x080128c8

08004dfc <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004e02:	4b0e      	ldr	r3, [pc, #56]	; (8004e3c <IM_BTN4_EXTI1_Handler+0x40>)
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004e08:	88fb      	ldrh	r3, [r7, #6]
 8004e0a:	4a0d      	ldr	r2, [pc, #52]	; (8004e40 <IM_BTN4_EXTI1_Handler+0x44>)
 8004e0c:	8812      	ldrh	r2, [r2, #0]
 8004e0e:	1a9b      	subs	r3, r3, r2
 8004e10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e14:	dd0b      	ble.n	8004e2e <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004e16:	2002      	movs	r0, #2
 8004e18:	f7ff fefc 	bl	8004c14 <LL_EXTI_IsActiveFlag_0_31>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d005      	beq.n	8004e2e <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004e22:	2002      	movs	r0, #2
 8004e24:	f7ff f8f2 	bl	800400c <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004e28:	4806      	ldr	r0, [pc, #24]	; (8004e44 <IM_BTN4_EXTI1_Handler+0x48>)
 8004e2a:	f009 fba9 	bl	800e580 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8004e2e:	4a04      	ldr	r2, [pc, #16]	; (8004e40 <IM_BTN4_EXTI1_Handler+0x44>)
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	8013      	strh	r3, [r2, #0]


}
 8004e34:	bf00      	nop
 8004e36:	3708      	adds	r7, #8
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	40014400 	.word	0x40014400
 8004e40:	20001ed8 	.word	0x20001ed8
 8004e44:	080128e0 	.word	0x080128e0

08004e48 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004e4e:	4b0e      	ldr	r3, [pc, #56]	; (8004e88 <IM_ENC_EXTI2_Handler+0x40>)
 8004e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e52:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004e54:	88fb      	ldrh	r3, [r7, #6]
 8004e56:	4a0d      	ldr	r2, [pc, #52]	; (8004e8c <IM_ENC_EXTI2_Handler+0x44>)
 8004e58:	8812      	ldrh	r2, [r2, #0]
 8004e5a:	1a9b      	subs	r3, r3, r2
 8004e5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e60:	dd0b      	ble.n	8004e7a <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004e62:	2004      	movs	r0, #4
 8004e64:	f7ff fed6 	bl	8004c14 <LL_EXTI_IsActiveFlag_0_31>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8004e6e:	2006      	movs	r0, #6
 8004e70:	f7ff f8cc 	bl	800400c <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8004e74:	4806      	ldr	r0, [pc, #24]	; (8004e90 <IM_ENC_EXTI2_Handler+0x48>)
 8004e76:	f009 fb83 	bl	800e580 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 8004e7a:	4a04      	ldr	r2, [pc, #16]	; (8004e8c <IM_ENC_EXTI2_Handler+0x44>)
 8004e7c:	88fb      	ldrh	r3, [r7, #6]
 8004e7e:	8013      	strh	r3, [r2, #0]


}
 8004e80:	bf00      	nop
 8004e82:	3708      	adds	r7, #8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	20001eda 	.word	0x20001eda
 8004e90:	080128f8 	.word	0x080128f8

08004e94 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8004e98:	4b0a      	ldr	r3, [pc, #40]	; (8004ec4 <IM_ENC_DIRF_Handler+0x30>)
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ea4:	d10b      	bne.n	8004ebe <IM_ENC_DIRF_Handler+0x2a>
	{
		EM_SetNewEvent(evEncoderSet);
 8004ea6:	2005      	movs	r0, #5
 8004ea8:	f7ff f8b0 	bl	800400c <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8004eac:	4806      	ldr	r0, [pc, #24]	; (8004ec8 <IM_ENC_DIRF_Handler+0x34>)
 8004eae:	f009 fb67 	bl	800e580 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8004eb2:	4b04      	ldr	r3, [pc, #16]	; (8004ec4 <IM_ENC_DIRF_Handler+0x30>)
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	4a03      	ldr	r2, [pc, #12]	; (8004ec4 <IM_ENC_DIRF_Handler+0x30>)
 8004eb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ebc:	6113      	str	r3, [r2, #16]

	}
}
 8004ebe:	bf00      	nop
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40012c00 	.word	0x40012c00
 8004ec8:	08012914 	.word	0x08012914

08004ecc <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8004ed0:	4b03      	ldr	r3, [pc, #12]	; (8004ee0 <BO_GetBiasPolarity+0x14>)
 8004ed2:	781b      	ldrb	r3, [r3, #0]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	20000009 	.word	0x20000009

08004ee4 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8004ee8:	4b03      	ldr	r3, [pc, #12]	; (8004ef8 <BO_GetDcBiasEncoderValue+0x14>)
 8004eea:	881b      	ldrh	r3, [r3, #0]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	2000000a 	.word	0x2000000a

08004efc <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	4603      	mov	r3, r0
 8004f04:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004f06:	2000      	movs	r0, #0
 8004f08:	f000 fe06 	bl	8005b18 <SM_GetEncoderValue>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	461a      	mov	r2, r3
 8004f10:	4b1b      	ldr	r3, [pc, #108]	; (8004f80 <BO_MapEncoderPositionToSignalOutput+0x84>)
 8004f12:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8004f14:	88fb      	ldrh	r3, [r7, #6]
 8004f16:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f1a:	d214      	bcs.n	8004f46 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8004f1c:	4b19      	ldr	r3, [pc, #100]	; (8004f84 <BO_MapEncoderPositionToSignalOutput+0x88>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8004f22:	88fb      	ldrh	r3, [r7, #6]
 8004f24:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8004f28:	4613      	mov	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4413      	add	r3, r2
 8004f2e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004f30:	2200      	movs	r2, #0
 8004f32:	2110      	movs	r1, #16
 8004f34:	4814      	ldr	r0, [pc, #80]	; (8004f88 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8004f36:	f004 fba3 	bl	8009680 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	2108      	movs	r1, #8
 8004f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f42:	f005 fa7d 	bl	800a440 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8004f46:	88fb      	ldrh	r3, [r7, #6]
 8004f48:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004f4c:	d314      	bcc.n	8004f78 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	; (8004f84 <BO_MapEncoderPositionToSignalOutput+0x88>)
 8004f50:	2201      	movs	r2, #1
 8004f52:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8004f54:	88fb      	ldrh	r3, [r7, #6]
 8004f56:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4413      	add	r3, r2
 8004f60:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004f62:	2200      	movs	r2, #0
 8004f64:	2110      	movs	r1, #16
 8004f66:	4808      	ldr	r0, [pc, #32]	; (8004f88 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8004f68:	f004 fb8a 	bl	8009680 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2108      	movs	r1, #8
 8004f70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f74:	f005 fa64 	bl	800a440 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8004f78:	bf00      	nop
 8004f7a:	3708      	adds	r7, #8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	2000000a 	.word	0x2000000a
 8004f84:	20000009 	.word	0x20000009
 8004f88:	200025f8 	.word	0x200025f8

08004f8c <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8004f90:	2110      	movs	r1, #16
 8004f92:	4803      	ldr	r0, [pc, #12]	; (8004fa0 <BO_GetOutputBias+0x14>)
 8004f94:	f004 fbba 	bl	800970c <HAL_DAC_GetValue>
 8004f98:	4603      	mov	r3, r0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	200025f8 	.word	0x200025f8

08004fa4 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8004faa:	2300      	movs	r3, #0
 8004fac:	607b      	str	r3, [r7, #4]
 8004fae:	e06b      	b.n	8005088 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8004fb0:	493a      	ldr	r1, [pc, #232]	; (800509c <DT_InitRegister+0xf8>)
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4413      	add	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	440b      	add	r3, r1
 8004fbe:	3308      	adds	r3, #8
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d129      	bne.n	800501a <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 8004fc6:	4935      	ldr	r1, [pc, #212]	; (800509c <DT_InitRegister+0xf8>)
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	440b      	add	r3, r1
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a31      	ldr	r2, [pc, #196]	; (80050a0 <DT_InitRegister+0xfc>)
 8004fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004fe6:	492d      	ldr	r1, [pc, #180]	; (800509c <DT_InitRegister+0xf8>)
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	4413      	add	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	440b      	add	r3, r1
 8004ff4:	3310      	adds	r3, #16
 8004ff6:	edd3 7a00 	vldr	s15, [r3]
 8004ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005002:	ee17 0a90 	vmov	r0, s15
 8005006:	4925      	ldr	r1, [pc, #148]	; (800509c <DT_InitRegister+0xf8>)
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	440b      	add	r3, r1
 8005014:	330c      	adds	r3, #12
 8005016:	6018      	str	r0, [r3, #0]
 8005018:	e033      	b.n	8005082 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 800501a:	4920      	ldr	r1, [pc, #128]	; (800509c <DT_InitRegister+0xf8>)
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	4613      	mov	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	440b      	add	r3, r1
 8005028:	3304      	adds	r3, #4
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1c      	ldr	r2, [pc, #112]	; (80050a0 <DT_InitRegister+0xfc>)
 800502e:	fbb2 f1f3 	udiv	r1, r2, r3
 8005032:	481a      	ldr	r0, [pc, #104]	; (800509c <DT_InitRegister+0xf8>)
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	4613      	mov	r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4413      	add	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4403      	add	r3, r0
 8005040:	3308      	adds	r3, #8
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	fbb1 f3f3 	udiv	r3, r1, r3
 8005048:	ee07 3a90 	vmov	s15, r3
 800504c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005050:	4912      	ldr	r1, [pc, #72]	; (800509c <DT_InitRegister+0xf8>)
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	3310      	adds	r3, #16
 8005060:	edd3 7a00 	vldr	s15, [r3]
 8005064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800506c:	ee17 0a90 	vmov	r0, s15
 8005070:	490a      	ldr	r1, [pc, #40]	; (800509c <DT_InitRegister+0xf8>)
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	4613      	mov	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4413      	add	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	440b      	add	r3, r1
 800507e:	330c      	adds	r3, #12
 8005080:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3301      	adds	r3, #1
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b0d      	cmp	r3, #13
 800508c:	dd90      	ble.n	8004fb0 <DT_InitRegister+0xc>
	}
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	2000000c 	.word	0x2000000c
 80050a0:	00155cc0 	.word	0x00155cc0

080050a4 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreqSettings_t) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreqSettings_t pEnum)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	e016      	b.n	80050e0 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 80050b2:	4910      	ldr	r1, [pc, #64]	; (80050f4 <DT_GetRegisterByEnum+0x50>)
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	3304      	adds	r3, #4
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d107      	bne.n	80050da <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4a07      	ldr	r2, [pc, #28]	; (80050f4 <DT_GetRegisterByEnum+0x50>)
 80050d6:	4413      	add	r3, r2
 80050d8:	e006      	b.n	80050e8 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3301      	adds	r3, #1
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2b0d      	cmp	r3, #13
 80050e4:	dde5      	ble.n	80050b2 <DT_GetRegisterByEnum+0xe>

	return 0;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	2000000c 	.word	0x2000000c

080050f8 <FreqO_ResetLastEncoderValue>:
uint8_t FreqPresetEncoderRange = 56;

uint16_t freq_last_encoder_value = 0;

void FreqO_ResetLastEncoderValue()
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 80050fc:	4b03      	ldr	r3, [pc, #12]	; (800510c <FreqO_ResetLastEncoderValue+0x14>)
 80050fe:	2200      	movs	r2, #0
 8005100:	801a      	strh	r2, [r3, #0]
}
 8005102:	bf00      	nop
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	20001edc 	.word	0x20001edc

08005110 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8005114:	2000      	movs	r0, #0
 8005116:	f000 fcff 	bl	8005b18 <SM_GetEncoderValue>
 800511a:	4603      	mov	r3, r0
 800511c:	461a      	mov	r2, r3
 800511e:	4b02      	ldr	r3, [pc, #8]	; (8005128 <FreqO_AdjustFreq+0x18>)
 8005120:	62da      	str	r2, [r3, #44]	; 0x2c
		//OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 8005122:	bf00      	nop
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	40013400 	.word	0x40013400

0800512c <FreqO_MapEncoderPositionToBothOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToBothOutput(uint16_t pEncValue)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	2b38      	cmp	r3, #56	; 0x38
 800513a:	f200 80b4 	bhi.w	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
 800513e:	a201      	add	r2, pc, #4	; (adr r2, 8005144 <FreqO_MapEncoderPositionToBothOutput+0x18>)
 8005140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005144:	08005229 	.word	0x08005229
 8005148:	08005229 	.word	0x08005229
 800514c:	08005229 	.word	0x08005229
 8005150:	08005229 	.word	0x08005229
 8005154:	08005231 	.word	0x08005231
 8005158:	08005231 	.word	0x08005231
 800515c:	08005231 	.word	0x08005231
 8005160:	08005231 	.word	0x08005231
 8005164:	08005239 	.word	0x08005239
 8005168:	08005239 	.word	0x08005239
 800516c:	08005239 	.word	0x08005239
 8005170:	08005239 	.word	0x08005239
 8005174:	08005241 	.word	0x08005241
 8005178:	08005241 	.word	0x08005241
 800517c:	08005241 	.word	0x08005241
 8005180:	08005241 	.word	0x08005241
 8005184:	08005249 	.word	0x08005249
 8005188:	08005249 	.word	0x08005249
 800518c:	08005249 	.word	0x08005249
 8005190:	08005249 	.word	0x08005249
 8005194:	08005251 	.word	0x08005251
 8005198:	08005251 	.word	0x08005251
 800519c:	08005251 	.word	0x08005251
 80051a0:	08005251 	.word	0x08005251
 80051a4:	0800525b 	.word	0x0800525b
 80051a8:	0800525b 	.word	0x0800525b
 80051ac:	0800525b 	.word	0x0800525b
 80051b0:	0800525b 	.word	0x0800525b
 80051b4:	08005265 	.word	0x08005265
 80051b8:	08005265 	.word	0x08005265
 80051bc:	08005265 	.word	0x08005265
 80051c0:	080052a7 	.word	0x080052a7
 80051c4:	08005265 	.word	0x08005265
 80051c8:	0800526f 	.word	0x0800526f
 80051cc:	0800526f 	.word	0x0800526f
 80051d0:	0800526f 	.word	0x0800526f
 80051d4:	0800526f 	.word	0x0800526f
 80051d8:	08005279 	.word	0x08005279
 80051dc:	08005279 	.word	0x08005279
 80051e0:	08005279 	.word	0x08005279
 80051e4:	08005279 	.word	0x08005279
 80051e8:	08005283 	.word	0x08005283
 80051ec:	08005283 	.word	0x08005283
 80051f0:	08005283 	.word	0x08005283
 80051f4:	08005283 	.word	0x08005283
 80051f8:	0800528d 	.word	0x0800528d
 80051fc:	0800528d 	.word	0x0800528d
 8005200:	0800528d 	.word	0x0800528d
 8005204:	0800528d 	.word	0x0800528d
 8005208:	08005297 	.word	0x08005297
 800520c:	08005297 	.word	0x08005297
 8005210:	08005297 	.word	0x08005297
 8005214:	08005297 	.word	0x08005297
 8005218:	0800529f 	.word	0x0800529f
 800521c:	0800529f 	.word	0x0800529f
 8005220:	0800529f 	.word	0x0800529f
 8005224:	0800529f 	.word	0x0800529f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8005228:	2001      	movs	r0, #1
 800522a:	f000 f845 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800522e:	e03a      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 8005230:	200a      	movs	r0, #10
 8005232:	f000 f841 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005236:	e036      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8005238:	2032      	movs	r0, #50	; 0x32
 800523a:	f000 f83d 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800523e:	e032      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8005240:	2064      	movs	r0, #100	; 0x64
 8005242:	f000 f839 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005246:	e02e      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8005248:	20fa      	movs	r0, #250	; 0xfa
 800524a:	f000 f835 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800524e:	e02a      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8005250:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005254:	f000 f830 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005258:	e025      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 800525a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800525e:	f000 f82b 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005262:	e020      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8005264:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005268:	f000 f826 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800526c:	e01b      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 800526e:	f241 3088 	movw	r0, #5000	; 0x1388
 8005272:	f000 f821 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005276:	e016      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8005278:	f242 7010 	movw	r0, #10000	; 0x2710
 800527c:	f000 f81c 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005280:	e011      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8005282:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8005286:	f000 f817 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800528a:	e00c      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 800528c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005290:	f000 f812 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 8005294:	e007      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8005296:	4806      	ldr	r0, [pc, #24]	; (80052b0 <FreqO_MapEncoderPositionToBothOutput+0x184>)
 8005298:	f000 f80e 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 800529c:	e003      	b.n	80052a6 <FreqO_MapEncoderPositionToBothOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800529e:	4805      	ldr	r0, [pc, #20]	; (80052b4 <FreqO_MapEncoderPositionToBothOutput+0x188>)
 80052a0:	f000 f80a 	bl	80052b8 <FreqO_ApplyPreset>
			break;
 80052a4:	bf00      	nop
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = FPRESET_100KHZ;
		FreqO_ApplyPreset_Fast(_FindFPresetObjectByIndex(tmpFreqIndex));
	}
	freq_last_encoder_value = pEncValue;
	*/
}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	000124f8 	.word	0x000124f8
 80052b4:	000186a0 	.word	0x000186a0

080052b8 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreqSettings_t pPresetEnum)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff feef 	bl	80050a4 <DT_GetRegisterByEnum>
 80052c6:	60f8      	str	r0, [r7, #12]
	if(tmp)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d015      	beq.n	80052fa <FreqO_ApplyPreset+0x42>
	{
		OUTPUT_TIMER->PSC = tmp->psc;
 80052ce:	4a0d      	ldr	r2, [pc, #52]	; (8005304 <FreqO_ApplyPreset+0x4c>)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmp->arr;
 80052d6:	4a0b      	ldr	r2, [pc, #44]	; (8005304 <FreqO_ApplyPreset+0x4c>)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	62d3      	str	r3, [r2, #44]	; 0x2c


		//eNewFreqPreset = pPresetEnum;
		FreqProfile_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f822 	bl	8005328 <FreqO_FindFPresetObject>
 80052e4:	60b8      	str	r0, [r7, #8]
		if(tmp)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <FreqO_ApplyPreset+0x3c>
		{
			freq_profile = tmp;
 80052ec:	4a06      	ldr	r2, [pc, #24]	; (8005308 <FreqO_ApplyPreset+0x50>)
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 80052f2:	e002      	b.n	80052fa <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 80052f4:	4805      	ldr	r0, [pc, #20]	; (800530c <FreqO_ApplyPreset+0x54>)
 80052f6:	f7fc f905 	bl	8001504 <DM_SetErrorDebugMsg>
}
 80052fa:	bf00      	nop
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40013400 	.word	0x40013400
 8005308:	20000198 	.word	0x20000198
 800530c:	0801292c 	.word	0x0801292c

08005310 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
	return freq_profile;
 8005314:	4b03      	ldr	r3, [pc, #12]	; (8005324 <FreqO_GetFPresetObject+0x14>)
 8005316:	681b      	ldr	r3, [r3, #0]
}
 8005318:	4618      	mov	r0, r3
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	20000198 	.word	0x20000198

08005328 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b084      	sub	sp, #16
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	e00e      	b.n	8005354 <FreqO_FindFPresetObject+0x2c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 8005336:	4a0d      	ldr	r2, [pc, #52]	; (800536c <FreqO_FindFPresetObject+0x44>)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	429a      	cmp	r2, r3
 8005342:	d104      	bne.n	800534e <FreqO_FindFPresetObject+0x26>
		{
			return &theFreqProfiles[i];
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	4a08      	ldr	r2, [pc, #32]	; (800536c <FreqO_FindFPresetObject+0x44>)
 800534a:	4413      	add	r3, r2
 800534c:	e009      	b.n	8005362 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	3301      	adds	r3, #1
 8005352:	60fb      	str	r3, [r7, #12]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2b0d      	cmp	r3, #13
 8005358:	dded      	ble.n	8005336 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800535a:	4805      	ldr	r0, [pc, #20]	; (8005370 <FreqO_FindFPresetObject+0x48>)
 800535c:	f7fc f8d2 	bl	8001504 <DM_SetErrorDebugMsg>
	return 0;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	20000128 	.word	0x20000128
 8005370:	08012954 	.word	0x08012954

08005374 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8005378:	4b03      	ldr	r3, [pc, #12]	; (8005388 <FreqO_GetFreqPresetEncoderRange+0x14>)
 800537a:	781b      	ldrb	r3, [r3, #0]
}
 800537c:	4618      	mov	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	20000124 	.word	0x20000124

0800538c <FuncO_ResetLastEncoderValue>:
uint8_t FuncPresetEncoderRange = 24;

uint16_t func_last_encoder_value = 0;

void FuncO_ResetLastEncoderValue()
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005390:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <FuncO_ResetLastEncoderValue+0x14>)
 8005392:	2200      	movs	r2, #0
 8005394:	801a      	strh	r2, [r3, #0]
}
 8005396:	bf00      	nop
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr
 80053a0:	20001f08 	.word	0x20001f08

080053a4 <FuncO_Init>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_Init()
{
 80053a4:	b480      	push	{r7}
 80053a6:	af00      	add	r7, sp, #0
		aProcessedSignalDataTable[i] = sine_data_table_3600[i];

	for(int i = 0; i < SINE_DATA_SIZE; i++)
		aProcessedSyncDataTable[i] = sine_data_table_3600[i];
		*/
}
 80053a8:	bf00      	nop
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
	...

080053b4 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	4603      	mov	r3, r0
 80053bc:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 80053be:	2000      	movs	r0, #0
 80053c0:	f000 fb94 	bl	8005aec <SM_GetOutputChannel>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80053ce:	4b15      	ldr	r3, [pc, #84]	; (8005424 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	88fa      	ldrh	r2, [r7, #6]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d90c      	bls.n	80053f2 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	3301      	adds	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 80053de:	7bfb      	ldrb	r3, [r7, #15]
 80053e0:	2b06      	cmp	r3, #6
 80053e2:	d901      	bls.n	80053e8 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 80053e4:	2306      	movs	r3, #6
 80053e6:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 80053e8:	7bfb      	ldrb	r3, [r7, #15]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 f856 	bl	800549c <FuncO_ApplyPresetToSignal>
 80053f0:	e010      	b.n	8005414 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80053f2:	4b0c      	ldr	r3, [pc, #48]	; (8005424 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 80053f4:	881b      	ldrh	r3, [r3, #0]
 80053f6:	88fa      	ldrh	r2, [r7, #6]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d20b      	bcs.n	8005414 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 80053fc:	7bfb      	ldrb	r3, [r7, #15]
 80053fe:	3b01      	subs	r3, #1
 8005400:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005402:	7bfb      	ldrb	r3, [r7, #15]
 8005404:	2b06      	cmp	r3, #6
 8005406:	d901      	bls.n	800540c <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005408:	2300      	movs	r3, #0
 800540a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSignal(tmpFunc);
 800540c:	7bfb      	ldrb	r3, [r7, #15]
 800540e:	4618      	mov	r0, r3
 8005410:	f000 f844 	bl	800549c <FuncO_ApplyPresetToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005414:	4a03      	ldr	r2, [pc, #12]	; (8005424 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005416:	88fb      	ldrh	r3, [r7, #6]
 8005418:	8013      	strh	r3, [r2, #0]
}
 800541a:	bf00      	nop
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20001f08 	.word	0x20001f08

08005428 <FuncO_MapEncoderPositionToSyncOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	4603      	mov	r3, r0
 8005430:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func;
 8005432:	2001      	movs	r0, #1
 8005434:	f000 fb5a 	bl	8005aec <SM_GetOutputChannel>
 8005438:	4603      	mov	r3, r0
 800543a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005442:	4b15      	ldr	r3, [pc, #84]	; (8005498 <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	88fa      	ldrh	r2, [r7, #6]
 8005448:	429a      	cmp	r2, r3
 800544a:	d90c      	bls.n	8005466 <FuncO_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpFunc++;
 800544c:	7bfb      	ldrb	r3, [r7, #15]
 800544e:	3301      	adds	r3, #1
 8005450:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8005452:	7bfb      	ldrb	r3, [r7, #15]
 8005454:	2b06      	cmp	r3, #6
 8005456:	d901      	bls.n	800545c <FuncO_MapEncoderPositionToSyncOutput+0x34>
 8005458:	2306      	movs	r3, #6
 800545a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	4618      	mov	r0, r3
 8005460:	f000 f876 	bl	8005550 <FuncO_ApplyPresetToSync>
 8005464:	e010      	b.n	8005488 <FuncO_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005466:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	88fa      	ldrh	r2, [r7, #6]
 800546c:	429a      	cmp	r2, r3
 800546e:	d20b      	bcs.n	8005488 <FuncO_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpFunc--;
 8005470:	7bfb      	ldrb	r3, [r7, #15]
 8005472:	3b01      	subs	r3, #1
 8005474:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005476:	7bfb      	ldrb	r3, [r7, #15]
 8005478:	2b06      	cmp	r3, #6
 800547a:	d901      	bls.n	8005480 <FuncO_MapEncoderPositionToSyncOutput+0x58>
 800547c:	2300      	movs	r3, #0
 800547e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyPresetToSync(tmpFunc);
 8005480:	7bfb      	ldrb	r3, [r7, #15]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f864 	bl	8005550 <FuncO_ApplyPresetToSync>
	}
	func_last_encoder_value = pEncoderValue;
 8005488:	4a03      	ldr	r2, [pc, #12]	; (8005498 <FuncO_MapEncoderPositionToSyncOutput+0x70>)
 800548a:	88fb      	ldrh	r3, [r7, #6]
 800548c:	8013      	strh	r3, [r2, #0]
}
 800548e:	bf00      	nop
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20001f08 	.word	0x20001f08

0800549c <FuncO_ApplyPresetToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSignal(eOutput_mode pPresetEnum)
{
 800549c:	b590      	push	{r4, r7, lr}
 800549e:	b087      	sub	sp, #28
 80054a0:	af02      	add	r7, sp, #8
 80054a2:	4603      	mov	r3, r0
 80054a4:	71fb      	strb	r3, [r7, #7]

	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 80054a6:	79fc      	ldrb	r4, [r7, #7]
 80054a8:	2000      	movs	r0, #0
 80054aa:	f000 fb1f 	bl	8005aec <SM_GetOutputChannel>
 80054ae:	4601      	mov	r1, r0
 80054b0:	00e3      	lsls	r3, r4, #3
 80054b2:	4a23      	ldr	r2, [pc, #140]	; (8005540 <FuncO_ApplyPresetToSignal+0xa4>)
 80054b4:	4413      	add	r3, r2
 80054b6:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	// copy the lookup table for the next output function in to SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80054ba:	79fc      	ldrb	r4, [r7, #7]
 80054bc:	2000      	movs	r0, #0
 80054be:	f000 fb15 	bl	8005aec <SM_GetOutputChannel>
 80054c2:	4601      	mov	r1, r0
 80054c4:	4a1e      	ldr	r2, [pc, #120]	; (8005540 <FuncO_ApplyPresetToSignal+0xa4>)
 80054c6:	00e3      	lsls	r3, r4, #3
 80054c8:	4413      	add	r3, r2
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	604b      	str	r3, [r1, #4]

	// set preset for PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80054ce:	2000      	movs	r0, #0
 80054d0:	f000 fb0c 	bl	8005aec <SM_GetOutputChannel>
 80054d4:	4603      	mov	r3, r0
 80054d6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyProfileToSignal(eTmpVppPreset);
 80054de:	7bfb      	ldrb	r3, [r7, #15]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fbab 	bl	8005c3c <VPP_ApplyProfileToSignal>

	// pause timer to resync both outputs
	//OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
	HAL_TIM_Base_Stop(&htim8);
 80054e6:	4817      	ldr	r0, [pc, #92]	; (8005544 <FuncO_ApplyPresetToSignal+0xa8>)
 80054e8:	f006 f8d2 	bl	800b690 <HAL_TIM_Base_Stop>

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80054ec:	2100      	movs	r1, #0
 80054ee:	4816      	ldr	r0, [pc, #88]	; (8005548 <FuncO_ApplyPresetToSignal+0xac>)
 80054f0:	f004 f870 	bl	80095d4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80054f4:	2000      	movs	r0, #0
 80054f6:	f000 faf9 	bl	8005aec <SM_GetOutputChannel>
 80054fa:	4603      	mov	r3, r0
 80054fc:	f103 0208 	add.w	r2, r3, #8
 8005500:	2300      	movs	r3, #0
 8005502:	9300      	str	r3, [sp, #0]
 8005504:	2378      	movs	r3, #120	; 0x78
 8005506:	2100      	movs	r1, #0
 8005508:	480f      	ldr	r0, [pc, #60]	; (8005548 <FuncO_ApplyPresetToSignal+0xac>)
 800550a:	f003 ffa1 	bl	8009450 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 800550e:	2100      	movs	r1, #0
 8005510:	480e      	ldr	r0, [pc, #56]	; (800554c <FuncO_ApplyPresetToSignal+0xb0>)
 8005512:	f004 f85f 	bl	80095d4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005516:	2001      	movs	r0, #1
 8005518:	f000 fae8 	bl	8005aec <SM_GetOutputChannel>
 800551c:	4603      	mov	r3, r0
 800551e:	f103 0208 	add.w	r2, r3, #8
 8005522:	2300      	movs	r3, #0
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	2378      	movs	r3, #120	; 0x78
 8005528:	2100      	movs	r1, #0
 800552a:	4808      	ldr	r0, [pc, #32]	; (800554c <FuncO_ApplyPresetToSignal+0xb0>)
 800552c:	f003 ff90 	bl	8009450 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	HAL_TIM_Base_Start(&htim8);
 8005530:	4804      	ldr	r0, [pc, #16]	; (8005544 <FuncO_ApplyPresetToSignal+0xa8>)
 8005532:	f006 f87f 	bl	800b634 <HAL_TIM_Base_Start>
	//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
}
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	bd90      	pop	{r4, r7, pc}
 800553e:	bf00      	nop
 8005540:	200001a0 	.word	0x200001a0
 8005544:	20002730 	.word	0x20002730
 8005548:	200025f8 	.word	0x200025f8
 800554c:	200025e4 	.word	0x200025e4

08005550 <FuncO_ApplyPresetToSync>:

 *	@retval None
 *
 */
void FuncO_ApplyPresetToSync(eOutput_mode pPresetEnum)
{
 8005550:	b590      	push	{r4, r7, lr}
 8005552:	b087      	sub	sp, #28
 8005554:	af02      	add	r7, sp, #8
 8005556:	4603      	mov	r3, r0
 8005558:	71fb      	strb	r3, [r7, #7]
	// set the next output function
	SM_GetOutputChannel(SYNC_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800555a:	79fc      	ldrb	r4, [r7, #7]
 800555c:	2001      	movs	r0, #1
 800555e:	f000 fac5 	bl	8005aec <SM_GetOutputChannel>
 8005562:	4601      	mov	r1, r0
 8005564:	00e3      	lsls	r3, r4, #3
 8005566:	4a26      	ldr	r2, [pc, #152]	; (8005600 <FuncO_ApplyPresetToSync+0xb0>)
 8005568:	4413      	add	r3, r2
 800556a:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	// copy the lookup table for the next output function in to SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800556e:	79fc      	ldrb	r4, [r7, #7]
 8005570:	2001      	movs	r0, #1
 8005572:	f000 fabb 	bl	8005aec <SM_GetOutputChannel>
 8005576:	4601      	mov	r1, r0
 8005578:	4a21      	ldr	r2, [pc, #132]	; (8005600 <FuncO_ApplyPresetToSync+0xb0>)
 800557a:	00e3      	lsls	r3, r4, #3
 800557c:	4413      	add	r3, r2
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	604b      	str	r3, [r1, #4]

	// set preset PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8005582:	2001      	movs	r0, #1
 8005584:	f000 fab2 	bl	8005aec <SM_GetOutputChannel>
 8005588:	4603      	mov	r3, r0
 800558a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800558e:	781b      	ldrb	r3, [r3, #0]
 8005590:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyProfileToSync(eTmpVppPreset);
 8005592:	7bfb      	ldrb	r3, [r7, #15]
 8005594:	4618      	mov	r0, r3
 8005596:	f000 fb7f 	bl	8005c98 <VPP_ApplyProfileToSync>

	// pause timer to resync both outputs
	//HAL_TIM_Base_Stop(&htim8);
	OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800559a:	4b1a      	ldr	r3, [pc, #104]	; (8005604 <FuncO_ApplyPresetToSync+0xb4>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a19      	ldr	r2, [pc, #100]	; (8005604 <FuncO_ApplyPresetToSync+0xb4>)
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	6013      	str	r3, [r2, #0]

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80055a6:	2100      	movs	r1, #0
 80055a8:	4817      	ldr	r0, [pc, #92]	; (8005608 <FuncO_ApplyPresetToSync+0xb8>)
 80055aa:	f004 f813 	bl	80095d4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80055ae:	2001      	movs	r0, #1
 80055b0:	f000 fa9c 	bl	8005aec <SM_GetOutputChannel>
 80055b4:	4603      	mov	r3, r0
 80055b6:	f103 0208 	add.w	r2, r3, #8
 80055ba:	2300      	movs	r3, #0
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	2378      	movs	r3, #120	; 0x78
 80055c0:	2100      	movs	r1, #0
 80055c2:	4811      	ldr	r0, [pc, #68]	; (8005608 <FuncO_ApplyPresetToSync+0xb8>)
 80055c4:	f003 ff44 	bl	8009450 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80055c8:	2100      	movs	r1, #0
 80055ca:	4810      	ldr	r0, [pc, #64]	; (800560c <FuncO_ApplyPresetToSync+0xbc>)
 80055cc:	f004 f802 	bl	80095d4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80055d0:	2000      	movs	r0, #0
 80055d2:	f000 fa8b 	bl	8005aec <SM_GetOutputChannel>
 80055d6:	4603      	mov	r3, r0
 80055d8:	f103 0208 	add.w	r2, r3, #8
 80055dc:	2300      	movs	r3, #0
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	2378      	movs	r3, #120	; 0x78
 80055e2:	2100      	movs	r1, #0
 80055e4:	4809      	ldr	r0, [pc, #36]	; (800560c <FuncO_ApplyPresetToSync+0xbc>)
 80055e6:	f003 ff33 	bl	8009450 <HAL_DAC_Start_DMA>

	// resume timer to resync both outputs
	//HAL_TIM_Base_Start(&htim8);
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 80055ea:	4b06      	ldr	r3, [pc, #24]	; (8005604 <FuncO_ApplyPresetToSync+0xb4>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a05      	ldr	r2, [pc, #20]	; (8005604 <FuncO_ApplyPresetToSync+0xb4>)
 80055f0:	f043 0301 	orr.w	r3, r3, #1
 80055f4:	6013      	str	r3, [r2, #0]
}
 80055f6:	bf00      	nop
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd90      	pop	{r4, r7, pc}
 80055fe:	bf00      	nop
 8005600:	200001a0 	.word	0x200001a0
 8005604:	40013400 	.word	0x40013400
 8005608:	200025e4 	.word	0x200025e4
 800560c:	200025f8 	.word	0x200025f8

08005610 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8005610:	b480      	push	{r7}
 8005612:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8005614:	4b03      	ldr	r3, [pc, #12]	; (8005624 <FuncO_GetFuncPresetEncoderRange+0x14>)
 8005616:	781b      	ldrb	r3, [r3, #0]
}
 8005618:	4618      	mov	r0, r3
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	2000019c 	.word	0x2000019c

08005628 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	4603      	mov	r3, r0
 8005630:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005632:	79fc      	ldrb	r4, [r7, #7]
 8005634:	2000      	movs	r0, #0
 8005636:	f000 fa59 	bl	8005aec <SM_GetOutputChannel>
 800563a:	4601      	mov	r1, r0
 800563c:	4623      	mov	r3, r4
 800563e:	005b      	lsls	r3, r3, #1
 8005640:	4423      	add	r3, r4
 8005642:	4a4f      	ldr	r2, [pc, #316]	; (8005780 <GO_ApplyPresetToSignal+0x158>)
 8005644:	4413      	add	r3, r2
 8005646:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 800564a:	79fb      	ldrb	r3, [r7, #7]
 800564c:	2b07      	cmp	r3, #7
 800564e:	f200 8093 	bhi.w	8005778 <GO_ApplyPresetToSignal+0x150>
 8005652:	a201      	add	r2, pc, #4	; (adr r2, 8005658 <GO_ApplyPresetToSignal+0x30>)
 8005654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005658:	08005679 	.word	0x08005679
 800565c:	08005699 	.word	0x08005699
 8005660:	080056b9 	.word	0x080056b9
 8005664:	080056d9 	.word	0x080056d9
 8005668:	080056f9 	.word	0x080056f9
 800566c:	08005719 	.word	0x08005719
 8005670:	08005739 	.word	0x08005739
 8005674:	08005759 	.word	0x08005759
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005678:	2200      	movs	r2, #0
 800567a:	2101      	movs	r1, #1
 800567c:	4841      	ldr	r0, [pc, #260]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 800567e:	f004 fedf 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005682:	2200      	movs	r2, #0
 8005684:	2120      	movs	r1, #32
 8005686:	4840      	ldr	r0, [pc, #256]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005688:	f004 feda 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 800568c:	2200      	movs	r2, #0
 800568e:	2110      	movs	r1, #16
 8005690:	483d      	ldr	r0, [pc, #244]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005692:	f004 fed5 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 8005696:	e06f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005698:	2201      	movs	r2, #1
 800569a:	2101      	movs	r1, #1
 800569c:	4839      	ldr	r0, [pc, #228]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 800569e:	f004 fecf 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80056a2:	2200      	movs	r2, #0
 80056a4:	2120      	movs	r1, #32
 80056a6:	4838      	ldr	r0, [pc, #224]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056a8:	f004 feca 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80056ac:	2200      	movs	r2, #0
 80056ae:	2110      	movs	r1, #16
 80056b0:	4835      	ldr	r0, [pc, #212]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056b2:	f004 fec5 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80056b6:	e05f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80056b8:	2200      	movs	r2, #0
 80056ba:	2101      	movs	r1, #1
 80056bc:	4831      	ldr	r0, [pc, #196]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 80056be:	f004 febf 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80056c2:	2201      	movs	r2, #1
 80056c4:	2120      	movs	r1, #32
 80056c6:	4830      	ldr	r0, [pc, #192]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056c8:	f004 feba 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80056cc:	2200      	movs	r2, #0
 80056ce:	2110      	movs	r1, #16
 80056d0:	482d      	ldr	r0, [pc, #180]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056d2:	f004 feb5 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80056d6:	e04f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80056d8:	2201      	movs	r2, #1
 80056da:	2101      	movs	r1, #1
 80056dc:	4829      	ldr	r0, [pc, #164]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 80056de:	f004 feaf 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80056e2:	2201      	movs	r2, #1
 80056e4:	2120      	movs	r1, #32
 80056e6:	4828      	ldr	r0, [pc, #160]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056e8:	f004 feaa 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80056ec:	2200      	movs	r2, #0
 80056ee:	2110      	movs	r1, #16
 80056f0:	4825      	ldr	r0, [pc, #148]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 80056f2:	f004 fea5 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80056f6:	e03f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80056f8:	2200      	movs	r2, #0
 80056fa:	2101      	movs	r1, #1
 80056fc:	4821      	ldr	r0, [pc, #132]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 80056fe:	f004 fe9f 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005702:	2200      	movs	r2, #0
 8005704:	2120      	movs	r1, #32
 8005706:	4820      	ldr	r0, [pc, #128]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005708:	f004 fe9a 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800570c:	2201      	movs	r2, #1
 800570e:	2110      	movs	r1, #16
 8005710:	481d      	ldr	r0, [pc, #116]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005712:	f004 fe95 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 8005716:	e02f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005718:	2201      	movs	r2, #1
 800571a:	2101      	movs	r1, #1
 800571c:	4819      	ldr	r0, [pc, #100]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 800571e:	f004 fe8f 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005722:	2200      	movs	r2, #0
 8005724:	2120      	movs	r1, #32
 8005726:	4818      	ldr	r0, [pc, #96]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005728:	f004 fe8a 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800572c:	2201      	movs	r2, #1
 800572e:	2110      	movs	r1, #16
 8005730:	4815      	ldr	r0, [pc, #84]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005732:	f004 fe85 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 8005736:	e01f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005738:	2200      	movs	r2, #0
 800573a:	2101      	movs	r1, #1
 800573c:	4811      	ldr	r0, [pc, #68]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 800573e:	f004 fe7f 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005742:	2201      	movs	r2, #1
 8005744:	2120      	movs	r1, #32
 8005746:	4810      	ldr	r0, [pc, #64]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005748:	f004 fe7a 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800574c:	2201      	movs	r2, #1
 800574e:	2110      	movs	r1, #16
 8005750:	480d      	ldr	r0, [pc, #52]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005752:	f004 fe75 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 8005756:	e00f      	b.n	8005778 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005758:	2201      	movs	r2, #1
 800575a:	2101      	movs	r1, #1
 800575c:	4809      	ldr	r0, [pc, #36]	; (8005784 <GO_ApplyPresetToSignal+0x15c>)
 800575e:	f004 fe6f 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005762:	2201      	movs	r2, #1
 8005764:	2120      	movs	r1, #32
 8005766:	4808      	ldr	r0, [pc, #32]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005768:	f004 fe6a 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 800576c:	2201      	movs	r2, #1
 800576e:	2110      	movs	r1, #16
 8005770:	4805      	ldr	r0, [pc, #20]	; (8005788 <GO_ApplyPresetToSignal+0x160>)
 8005772:	f004 fe65 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 8005776:	bf00      	nop
	}
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	bd90      	pop	{r4, r7, pc}
 8005780:	200001d8 	.word	0x200001d8
 8005784:	48000400 	.word	0x48000400
 8005788:	48000800 	.word	0x48000800

0800578c <GO_ApplyPresetToSync>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSync(eGainSettings_t pPresetEnum)
{
 800578c:	b590      	push	{r4, r7, lr}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
	SM_GetOutputChannel(SYNC_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 8005796:	79fc      	ldrb	r4, [r7, #7]
 8005798:	2001      	movs	r0, #1
 800579a:	f000 f9a7 	bl	8005aec <SM_GetOutputChannel>
 800579e:	4601      	mov	r1, r0
 80057a0:	4623      	mov	r3, r4
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	4423      	add	r3, r4
 80057a6:	4a4f      	ldr	r2, [pc, #316]	; (80058e4 <GO_ApplyPresetToSync+0x158>)
 80057a8:	4413      	add	r3, r2
 80057aa:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 80057ae:	79fb      	ldrb	r3, [r7, #7]
 80057b0:	2b07      	cmp	r3, #7
 80057b2:	f200 8093 	bhi.w	80058dc <GO_ApplyPresetToSync+0x150>
 80057b6:	a201      	add	r2, pc, #4	; (adr r2, 80057bc <GO_ApplyPresetToSync+0x30>)
 80057b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057bc:	080057dd 	.word	0x080057dd
 80057c0:	080057fd 	.word	0x080057fd
 80057c4:	0800581d 	.word	0x0800581d
 80057c8:	0800583d 	.word	0x0800583d
 80057cc:	0800585d 	.word	0x0800585d
 80057d0:	0800587d 	.word	0x0800587d
 80057d4:	0800589d 	.word	0x0800589d
 80057d8:	080058bd 	.word	0x080058bd
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80057dc:	2200      	movs	r2, #0
 80057de:	2101      	movs	r1, #1
 80057e0:	4841      	ldr	r0, [pc, #260]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 80057e2:	f004 fe2d 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80057e6:	2200      	movs	r2, #0
 80057e8:	2120      	movs	r1, #32
 80057ea:	4840      	ldr	r0, [pc, #256]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80057ec:	f004 fe28 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80057f0:	2200      	movs	r2, #0
 80057f2:	2110      	movs	r1, #16
 80057f4:	483d      	ldr	r0, [pc, #244]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80057f6:	f004 fe23 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80057fa:	e06f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80057fc:	2201      	movs	r2, #1
 80057fe:	2101      	movs	r1, #1
 8005800:	4839      	ldr	r0, [pc, #228]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 8005802:	f004 fe1d 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005806:	2200      	movs	r2, #0
 8005808:	2120      	movs	r1, #32
 800580a:	4838      	ldr	r0, [pc, #224]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 800580c:	f004 fe18 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005810:	2200      	movs	r2, #0
 8005812:	2110      	movs	r1, #16
 8005814:	4835      	ldr	r0, [pc, #212]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 8005816:	f004 fe13 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 800581a:	e05f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800581c:	2200      	movs	r2, #0
 800581e:	2101      	movs	r1, #1
 8005820:	4831      	ldr	r0, [pc, #196]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 8005822:	f004 fe0d 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005826:	2201      	movs	r2, #1
 8005828:	2120      	movs	r1, #32
 800582a:	4830      	ldr	r0, [pc, #192]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 800582c:	f004 fe08 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005830:	2200      	movs	r2, #0
 8005832:	2110      	movs	r1, #16
 8005834:	482d      	ldr	r0, [pc, #180]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 8005836:	f004 fe03 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 800583a:	e04f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800583c:	2201      	movs	r2, #1
 800583e:	2101      	movs	r1, #1
 8005840:	4829      	ldr	r0, [pc, #164]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 8005842:	f004 fdfd 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8005846:	2201      	movs	r2, #1
 8005848:	2120      	movs	r1, #32
 800584a:	4828      	ldr	r0, [pc, #160]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 800584c:	f004 fdf8 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005850:	2200      	movs	r2, #0
 8005852:	2110      	movs	r1, #16
 8005854:	4825      	ldr	r0, [pc, #148]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 8005856:	f004 fdf3 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 800585a:	e03f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800585c:	2200      	movs	r2, #0
 800585e:	2101      	movs	r1, #1
 8005860:	4821      	ldr	r0, [pc, #132]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 8005862:	f004 fded 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005866:	2200      	movs	r2, #0
 8005868:	2120      	movs	r1, #32
 800586a:	4820      	ldr	r0, [pc, #128]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 800586c:	f004 fde8 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005870:	2201      	movs	r2, #1
 8005872:	2110      	movs	r1, #16
 8005874:	481d      	ldr	r0, [pc, #116]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 8005876:	f004 fde3 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 800587a:	e02f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 800587c:	2201      	movs	r2, #1
 800587e:	2101      	movs	r1, #1
 8005880:	4819      	ldr	r0, [pc, #100]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 8005882:	f004 fddd 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8005886:	2200      	movs	r2, #0
 8005888:	2120      	movs	r1, #32
 800588a:	4818      	ldr	r0, [pc, #96]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 800588c:	f004 fdd8 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005890:	2201      	movs	r2, #1
 8005892:	2110      	movs	r1, #16
 8005894:	4815      	ldr	r0, [pc, #84]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 8005896:	f004 fdd3 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 800589a:	e01f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 800589c:	2200      	movs	r2, #0
 800589e:	2101      	movs	r1, #1
 80058a0:	4811      	ldr	r0, [pc, #68]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 80058a2:	f004 fdcd 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80058a6:	2201      	movs	r2, #1
 80058a8:	2120      	movs	r1, #32
 80058aa:	4810      	ldr	r0, [pc, #64]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80058ac:	f004 fdc8 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80058b0:	2201      	movs	r2, #1
 80058b2:	2110      	movs	r1, #16
 80058b4:	480d      	ldr	r0, [pc, #52]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80058b6:	f004 fdc3 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80058ba:	e00f      	b.n	80058dc <GO_ApplyPresetToSync+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80058bc:	2201      	movs	r2, #1
 80058be:	2101      	movs	r1, #1
 80058c0:	4809      	ldr	r0, [pc, #36]	; (80058e8 <GO_ApplyPresetToSync+0x15c>)
 80058c2:	f004 fdbd 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80058c6:	2201      	movs	r2, #1
 80058c8:	2120      	movs	r1, #32
 80058ca:	4808      	ldr	r0, [pc, #32]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80058cc:	f004 fdb8 	bl	800a440 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80058d0:	2201      	movs	r2, #1
 80058d2:	2110      	movs	r1, #16
 80058d4:	4805      	ldr	r0, [pc, #20]	; (80058ec <GO_ApplyPresetToSync+0x160>)
 80058d6:	f004 fdb3 	bl	800a440 <HAL_GPIO_WritePin>
			break;
 80058da:	bf00      	nop
	}
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd90      	pop	{r4, r7, pc}
 80058e4:	200001d8 	.word	0x200001d8
 80058e8:	48000400 	.word	0x48000400
 80058ec:	48000800 	.word	0x48000800

080058f0 <SM_Init>:
void _InitOutputChannels();
void _InitNegGainCoefficients();
void _InitGainInDecibels();

void SM_Init()
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	af00      	add	r7, sp, #0

	_InitOutputChannels();
 80058f4:	f000 f89a 	bl	8005a2c <_InitOutputChannels>
	_InitNegGainCoefficients();
 80058f8:	f000 f850 	bl	800599c <_InitNegGainCoefficients>
	_InitGainInDecibels();
 80058fc:	f000 f802 	bl	8005904 <_InitGainInDecibels>

}
 8005900:	bf00      	nop
 8005902:	bd80      	pop	{r7, pc}

08005904 <_InitGainInDecibels>:

void _InitGainInDecibels()
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800590a:	2300      	movs	r3, #0
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	e037      	b.n	8005980 <_InitGainInDecibels+0x7c>
	{
		float decibel_mvolt_ref = 0.001;
 8005910:	4b1f      	ldr	r3, [pc, #124]	; (8005990 <_InitGainInDecibels+0x8c>)
 8005912:	60bb      	str	r3, [r7, #8]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005914:	491f      	ldr	r1, [pc, #124]	; (8005994 <_InitGainInDecibels+0x90>)
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4613      	mov	r3, r2
 800591a:	00db      	lsls	r3, r3, #3
 800591c:	1a9b      	subs	r3, r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	440b      	add	r3, r1
 8005922:	3304      	adds	r3, #4
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	607b      	str	r3, [r7, #4]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8005928:	ed97 7a01 	vldr	s14, [r7, #4]
 800592c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005930:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005934:	ee16 0a90 	vmov	r0, s13
 8005938:	f7fa fe2e 	bl	8000598 <__aeabi_f2d>
 800593c:	4603      	mov	r3, r0
 800593e:	460c      	mov	r4, r1
 8005940:	ec44 3b10 	vmov	d0, r3, r4
 8005944:	f00a fd74 	bl	8010430 <log10>
 8005948:	ec51 0b10 	vmov	r0, r1, d0
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	4b11      	ldr	r3, [pc, #68]	; (8005998 <_InitGainInDecibels+0x94>)
 8005952:	f7fa fe79 	bl	8000648 <__aeabi_dmul>
 8005956:	4603      	mov	r3, r0
 8005958:	460c      	mov	r4, r1
 800595a:	4618      	mov	r0, r3
 800595c:	4621      	mov	r1, r4
 800595e:	f7fb f96b 	bl	8000c38 <__aeabi_d2f>
 8005962:	4603      	mov	r3, r0
 8005964:	603b      	str	r3, [r7, #0]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 8005966:	490b      	ldr	r1, [pc, #44]	; (8005994 <_InitGainInDecibels+0x90>)
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4613      	mov	r3, r2
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	330c      	adds	r3, #12
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	3301      	adds	r3, #1
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2b61      	cmp	r3, #97	; 0x61
 8005984:	ddc4      	ble.n	8005910 <_InitGainInDecibels+0xc>

	}
}
 8005986:	bf00      	nop
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	bd90      	pop	{r4, r7, pc}
 800598e:	bf00      	nop
 8005990:	3a83126f 	.word	0x3a83126f
 8005994:	200001f0 	.word	0x200001f0
 8005998:	40340000 	.word	0x40340000

0800599c <_InitNegGainCoefficients>:

void _InitNegGainCoefficients()
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e033      	b.n	8005a10 <_InitNegGainCoefficients+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 80059a8:	491e      	ldr	r1, [pc, #120]	; (8005a24 <_InitNegGainCoefficients+0x88>)
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4613      	mov	r3, r2
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	1a9b      	subs	r3, r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	3304      	adds	r3, #4
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 80059bc:	4b1a      	ldr	r3, [pc, #104]	; (8005a28 <_InitNegGainCoefficients+0x8c>)
 80059be:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 80059c0:	4918      	ldr	r1, [pc, #96]	; (8005a24 <_InitNegGainCoefficients+0x88>)
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	1a9b      	subs	r3, r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	3308      	adds	r3, #8
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	ee07 3a90 	vmov	s15, r3
 80059d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059da:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 80059de:	ed97 7a04 	vldr	s14, [r7, #16]
 80059e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80059e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80059ea:	ed97 7a02 	vldr	s14, [r7, #8]
 80059ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059f2:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 80059f6:	490b      	ldr	r1, [pc, #44]	; (8005a24 <_InitNegGainCoefficients+0x88>)
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	4613      	mov	r3, r2
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	1a9b      	subs	r3, r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	440b      	add	r3, r1
 8005a04:	3310      	adds	r3, #16
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	617b      	str	r3, [r7, #20]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b61      	cmp	r3, #97	; 0x61
 8005a14:	ddc8      	ble.n	80059a8 <_InitNegGainCoefficients+0xc>
	}
}
 8005a16:	bf00      	nop
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	200001f0 	.word	0x200001f0
 8005a28:	402ccccd 	.word	0x402ccccd

08005a2c <_InitOutputChannels>:

void _InitOutputChannels()
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8005a32:	4b28      	ldr	r3, [pc, #160]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005a38:	4b27      	ldr	r3, [pc, #156]	; (8005ad8 <_InitOutputChannels+0xac>)
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	4a25      	ldr	r2, [pc, #148]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a3e:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005a40:	4b24      	ldr	r3, [pc, #144]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a42:	4a25      	ldr	r2, [pc, #148]	; (8005ad8 <_InitOutputChannels+0xac>)
 8005a44:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a48:	2300      	movs	r3, #0
 8005a4a:	607b      	str	r3, [r7, #4]
 8005a4c:	e00b      	b.n	8005a66 <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005a4e:	4a23      	ldr	r2, [pc, #140]	; (8005adc <_InitOutputChannels+0xb0>)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005a56:	491f      	ldr	r1, [pc, #124]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3302      	adds	r3, #2
 8005a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3301      	adds	r3, #1
 8005a64:	607b      	str	r3, [r7, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b77      	cmp	r3, #119	; 0x77
 8005a6a:	ddf0      	ble.n	8005a4e <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005a6c:	4b19      	ldr	r3, [pc, #100]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a6e:	4a1c      	ldr	r2, [pc, #112]	; (8005ae0 <_InitOutputChannels+0xb4>)
 8005a70:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005a74:	4b17      	ldr	r3, [pc, #92]	; (8005ad4 <_InitOutputChannels+0xa8>)
 8005a76:	4a1b      	ldr	r2, [pc, #108]	; (8005ae4 <_InitOutputChannels+0xb8>)
 8005a78:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the SYNC output channel
	SyncChannel.channel = SYNC_CHANNEL;
 8005a7c:	4b1a      	ldr	r3, [pc, #104]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	701a      	strb	r2, [r3, #0]
	SyncChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005a82:	4b15      	ldr	r3, [pc, #84]	; (8005ad8 <_InitOutputChannels+0xac>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	4a18      	ldr	r2, [pc, #96]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005a88:	6053      	str	r3, [r2, #4]
	SyncChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005a8a:	4b17      	ldr	r3, [pc, #92]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005a8c:	4a12      	ldr	r2, [pc, #72]	; (8005ad8 <_InitOutputChannels+0xac>)
 8005a8e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005a92:	2300      	movs	r3, #0
 8005a94:	603b      	str	r3, [r7, #0]
 8005a96:	e00b      	b.n	8005ab0 <_InitOutputChannels+0x84>
		SyncChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005a98:	4a10      	ldr	r2, [pc, #64]	; (8005adc <_InitOutputChannels+0xb0>)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005aa0:	4911      	ldr	r1, [pc, #68]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	3302      	adds	r3, #2
 8005aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	3301      	adds	r3, #1
 8005aae:	603b      	str	r3, [r7, #0]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b77      	cmp	r3, #119	; 0x77
 8005ab4:	ddf0      	ble.n	8005a98 <_InitOutputChannels+0x6c>

	SyncChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005ab6:	4b0c      	ldr	r3, [pc, #48]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005ab8:	4a09      	ldr	r2, [pc, #36]	; (8005ae0 <_InitOutputChannels+0xb4>)
 8005aba:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SyncChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005abe:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <_InitOutputChannels+0xbc>)
 8005ac0:	4a08      	ldr	r2, [pc, #32]	; (8005ae4 <_InitOutputChannels+0xb8>)
 8005ac2:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8005ac6:	bf00      	nop
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	20002120 	.word	0x20002120
 8005ad8:	200001a0 	.word	0x200001a0
 8005adc:	2000152c 	.word	0x2000152c
 8005ae0:	20000bac 	.word	0x20000bac
 8005ae4:	200001db 	.word	0x200001db
 8005ae8:	20001f2c 	.word	0x20001f2c

08005aec <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	4603      	mov	r3, r0
 8005af4:	71fb      	strb	r3, [r7, #7]
	if(!pChannel)
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005afc:	4b04      	ldr	r3, [pc, #16]	; (8005b10 <SM_GetOutputChannel+0x24>)
 8005afe:	e000      	b.n	8005b02 <SM_GetOutputChannel+0x16>
	else
		return &SyncChannel;
 8005b00:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <SM_GetOutputChannel+0x28>)
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	20002120 	.word	0x20002120
 8005b14:	20001f2c 	.word	0x20001f2c

08005b18 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	4603      	mov	r3, r0
 8005b20:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8005b22:	79fb      	ldrb	r3, [r7, #7]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d008      	beq.n	8005b3a <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8005b28:	4b08      	ldr	r3, [pc, #32]	; (8005b4c <SM_GetEncoderValue+0x34>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	4b07      	ldr	r3, [pc, #28]	; (8005b4c <SM_GetEncoderValue+0x34>)
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	e002      	b.n	8005b40 <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8005b3a:	4b04      	ldr	r3, [pc, #16]	; (8005b4c <SM_GetEncoderValue+0x34>)
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3e:	b29b      	uxth	r3, r3
	}
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr
 8005b4c:	40012c00 	.word	0x40012c00

08005b50 <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <SM_GetOutputInHertz+0x7c>)
 8005b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d103      	bne.n	8005b66 <SM_GetOutputInHertz+0x16>
 8005b5e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005b62:	60bb      	str	r3, [r7, #8]
 8005b64:	e007      	b.n	8005b76 <SM_GetOutputInHertz+0x26>
 8005b66:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <SM_GetOutputInHertz+0x7c>)
 8005b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6a:	ee07 3a90 	vmov	s15, r3
 8005b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b72:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 8005b76:	4b15      	ldr	r3, [pc, #84]	; (8005bcc <SM_GetOutputInHertz+0x7c>)
 8005b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d103      	bne.n	8005b86 <SM_GetOutputInHertz+0x36>
 8005b7e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005b82:	607b      	str	r3, [r7, #4]
 8005b84:	e007      	b.n	8005b96 <SM_GetOutputInHertz+0x46>
 8005b86:	4b11      	ldr	r3, [pc, #68]	; (8005bcc <SM_GetOutputInHertz+0x7c>)
 8005b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8a:	ee07 3a90 	vmov	s15, r3
 8005b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b92:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 8005b96:	ed97 7a02 	vldr	s14, [r7, #8]
 8005b9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ba2:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8005bd0 <SM_GetOutputInHertz+0x80>
 8005ba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005baa:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 8005bae:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bb2:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005bd4 <SM_GetOutputInHertz+0x84>
 8005bb6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005bba:	eef0 7a66 	vmov.f32	s15, s13
}
 8005bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	4d2037a0 	.word	0x4d2037a0
 8005bd4:	42f00000 	.word	0x42f00000

08005bd8 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	460b      	mov	r3, r1
 8005be2:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8005be4:	887b      	ldrh	r3, [r7, #2]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <SM_ConvertPeriodToHertz+0x16>
 8005bea:	2301      	movs	r3, #1
 8005bec:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 8005bee:	887b      	ldrh	r3, [r7, #2]
 8005bf0:	ee07 3a90 	vmov	s15, r3
 8005bf4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	ee07 3a90 	vmov	s15, r3
 8005bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c06:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005c20 <SM_ConvertPeriodToHertz+0x48>
 8005c0a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005c0e:	eef0 7a66 	vmov.f32	s15, s13
}
 8005c12:	eeb0 0a67 	vmov.f32	s0, s15
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	4d2037a0 	.word	0x4d2037a0

08005c24 <VPP_ResetLastEncoderValue>:




void VPP_ResetLastEncoderValue()
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 8005c28:	4b03      	ldr	r3, [pc, #12]	; (8005c38 <VPP_ResetLastEncoderValue+0x14>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	801a      	strh	r2, [r3, #0]
}
 8005c2e:	bf00      	nop
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	20001f0a 	.word	0x20001f0a

08005c3c <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8005c46:	79fa      	ldrb	r2, [r7, #7]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	00db      	lsls	r3, r3, #3
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4a10      	ldr	r2, [pc, #64]	; (8005c94 <VPP_ApplyProfileToSignal+0x58>)
 8005c52:	4413      	add	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 8005c56:	2000      	movs	r0, #0
 8005c58:	f7ff ff48 	bl	8005aec <SM_GetOutputChannel>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	7a1b      	ldrb	r3, [r3, #8]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff fcdd 	bl	8005628 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	edd3 7a04 	vldr	s15, [r3, #16]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	ed93 7a05 	vldr	s14, [r3, #20]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8b1b      	ldrh	r3, [r3, #24]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	eef0 0a47 	vmov.f32	s1, s14
 8005c84:	eeb0 0a67 	vmov.f32	s0, s15
 8005c88:	f000 f834 	bl	8005cf4 <_ProcessSignalDataTable>


}
 8005c8c:	bf00      	nop
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	200001f0 	.word	0x200001f0

08005c98 <VPP_ApplyProfileToSync>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSync(eAmpSettings_t pPresetEnum)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8005ca2:	79fa      	ldrb	r2, [r7, #7]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4a10      	ldr	r2, [pc, #64]	; (8005cf0 <VPP_ApplyProfileToSync+0x58>)
 8005cae:	4413      	add	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the SyncChannel object
	SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile = pNextEncPreset;
 8005cb2:	2001      	movs	r0, #1
 8005cb4:	f7ff ff1a 	bl	8005aec <SM_GetOutputChannel>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	GO_ApplyPresetToSync(pNextEncPreset->gain_preset);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	7a1b      	ldrb	r3, [r3, #8]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fd61 	bl	800578c <GO_ApplyPresetToSync>

	// Apply the next amplitude setting to the SyncChannel object
	_ProcessSyncDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	edd3 7a04 	vldr	s15, [r3, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	ed93 7a05 	vldr	s14, [r3, #20]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8b1b      	ldrh	r3, [r3, #24]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	eef0 0a47 	vmov.f32	s1, s14
 8005ce0:	eeb0 0a67 	vmov.f32	s0, s15
 8005ce4:	f000 f88c 	bl	8005e00 <_ProcessSyncDataTable>



}
 8005ce8:	bf00      	nop
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	200001f0 	.word	0x200001f0

08005cf4 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08a      	sub	sp, #40	; 0x28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	ed87 0a03 	vstr	s0, [r7, #12]
 8005cfe:	edc7 0a02 	vstr	s1, [r7, #8]
 8005d02:	4603      	mov	r3, r0
 8005d04:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 8005d06:	2000      	movs	r0, #0
 8005d08:	f7ff fef0 	bl	8005aec <SM_GetOutputChannel>
 8005d0c:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	2b06      	cmp	r3, #6
 8005d18:	d06b      	beq.n	8005df2 <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d1e:	e00c      	b.n	8005d3a <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	4413      	add	r3, r2
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	4933      	ldr	r1, [pc, #204]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	3301      	adds	r3, #1
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	2b77      	cmp	r3, #119	; 0x77
 8005d3e:	ddef      	ble.n	8005d20 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8005d40:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005d44:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 8005d46:	88fb      	ldrh	r3, [r7, #6]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d008      	beq.n	8005d5e <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8005d4c:	88fb      	ldrh	r3, [r7, #6]
 8005d4e:	089b      	lsrs	r3, r3, #2
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	ee07 3a90 	vmov	s15, r3
 8005d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d5a:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005d5e:	2300      	movs	r3, #0
 8005d60:	61fb      	str	r3, [r7, #28]
 8005d62:	e02e      	b.n	8005dc2 <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8005d64:	4a25      	ldr	r2, [pc, #148]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d6c:	ee07 3a90 	vmov	s15, r3
 8005d70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005d74:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d80:	ee17 1a90 	vmov	r1, s15
 8005d84:	4a1d      	ldr	r2, [pc, #116]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8005d8c:	4a1b      	ldr	r2, [pc, #108]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d94:	ee07 3a90 	vmov	s15, r3
 8005d98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005d9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005da0:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005da4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005db0:	ee17 1a90 	vmov	r1, s15
 8005db4:	4a11      	ldr	r2, [pc, #68]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	61fb      	str	r3, [r7, #28]
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	2b77      	cmp	r3, #119	; 0x77
 8005dc6:	ddcd      	ble.n	8005d64 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005dc8:	2300      	movs	r3, #0
 8005dca:	61bb      	str	r3, [r7, #24]
 8005dcc:	e00e      	b.n	8005dec <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8005dce:	2000      	movs	r0, #0
 8005dd0:	f7ff fe8c 	bl	8005aec <SM_GetOutputChannel>
 8005dd4:	4601      	mov	r1, r0
 8005dd6:	4a09      	ldr	r2, [pc, #36]	; (8005dfc <_ProcessSignalDataTable+0x108>)
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	3302      	adds	r3, #2
 8005de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	3301      	adds	r3, #1
 8005dea:	61bb      	str	r3, [r7, #24]
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	2b77      	cmp	r3, #119	; 0x77
 8005df0:	dded      	ble.n	8005dce <_ProcessSignalDataTable+0xda>
		}
	}

}
 8005df2:	bf00      	nop
 8005df4:	3728      	adds	r7, #40	; 0x28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20002314 	.word	0x20002314

08005e00 <_ProcessSyncDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSyncDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	ed87 0a03 	vstr	s0, [r7, #12]
 8005e0a:	edc7 0a02 	vstr	s1, [r7, #8]
 8005e0e:	4603      	mov	r3, r0
 8005e10:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(SYNC_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 8005e12:	2001      	movs	r0, #1
 8005e14:	f7ff fe6a 	bl	8005aec <SM_GetOutputChannel>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	2b06      	cmp	r3, #6
 8005e22:	d059      	beq.n	8005ed8 <_ProcessSyncDataTable+0xd8>
	{
		// copy refer lookup datat table from SyncChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005e24:	2300      	movs	r3, #0
 8005e26:	61fb      	str	r3, [r7, #28]
 8005e28:	e00f      	b.n	8005e4a <_ProcessSyncDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(SYNC_CHANNEL)->ref_lut_data[i];
 8005e2a:	2001      	movs	r0, #1
 8005e2c:	f7ff fe5e 	bl	8005aec <SM_GetOutputChannel>
 8005e30:	4603      	mov	r3, r0
 8005e32:	685a      	ldr	r2, [r3, #4]
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	4933      	ldr	r1, [pc, #204]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	3301      	adds	r3, #1
 8005e48:	61fb      	str	r3, [r7, #28]
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	2b77      	cmp	r3, #119	; 0x77
 8005e4e:	ddec      	ble.n	8005e2a <_ProcessSyncDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8005e50:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005e54:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 8005e56:	88fb      	ldrh	r3, [r7, #6]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d008      	beq.n	8005e6e <_ProcessSyncDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8005e5c:	88fb      	ldrh	r3, [r7, #6]
 8005e5e:	089b      	lsrs	r3, r3, #2
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	ee07 3a90 	vmov	s15, r3
 8005e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e6a:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005e6e:	2300      	movs	r3, #0
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	e02e      	b.n	8005ed2 <_ProcessSyncDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8005e74:	4a25      	ldr	r2, [pc, #148]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e7c:	ee07 3a90 	vmov	s15, r3
 8005e80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e84:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e90:	ee17 1a90 	vmov	r1, s15
 8005e94:	4a1d      	ldr	r2, [pc, #116]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ea4:	ee07 3a90 	vmov	s15, r3
 8005ea8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005eac:	edd7 7a06 	vldr	s15, [r7, #24]
 8005eb0:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005eb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ebc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ec0:	ee17 1a90 	vmov	r1, s15
 8005ec4:	4a11      	ldr	r2, [pc, #68]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2b77      	cmp	r3, #119	; 0x77
 8005ed6:	ddcd      	ble.n	8005e74 <_ProcessSyncDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	e00e      	b.n	8005efc <_ProcessSyncDataTable+0xfc>
	{
		SM_GetOutputChannel(SYNC_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8005ede:	2001      	movs	r0, #1
 8005ee0:	f7ff fe04 	bl	8005aec <SM_GetOutputChannel>
 8005ee4:	4601      	mov	r1, r0
 8005ee6:	4a09      	ldr	r2, [pc, #36]	; (8005f0c <_ProcessSyncDataTable+0x10c>)
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	613b      	str	r3, [r7, #16]
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	2b77      	cmp	r3, #119	; 0x77
 8005f00:	dded      	ble.n	8005ede <_ProcessSyncDataTable+0xde>
	}
}
 8005f02:	bf00      	nop
 8005f04:	3720      	adds	r7, #32
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	20002314 	.word	0x20002314

08005f10 <VPP_MapEncoderPositionToSignalOutput>:

 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	4603      	mov	r3, r0
 8005f18:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005f1a:	2000      	movs	r0, #0
 8005f1c:	f7ff fde6 	bl	8005aec <SM_GetOutputChannel>
 8005f20:	4603      	mov	r3, r0
 8005f22:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8005f2a:	4b15      	ldr	r3, [pc, #84]	; (8005f80 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	88fa      	ldrh	r2, [r7, #6]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d90c      	bls.n	8005f4e <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
 8005f36:	3301      	adds	r3, #1
 8005f38:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
 8005f3c:	2b61      	cmp	r3, #97	; 0x61
 8005f3e:	d901      	bls.n	8005f44 <VPP_MapEncoderPositionToSignalOutput+0x34>
 8005f40:	2361      	movs	r3, #97	; 0x61
 8005f42:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff fe78 	bl	8005c3c <VPP_ApplyProfileToSignal>
 8005f4c:	e010      	b.n	8005f70 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8005f4e:	4b0c      	ldr	r3, [pc, #48]	; (8005f80 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	88fa      	ldrh	r2, [r7, #6]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d20b      	bcs.n	8005f70 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
 8005f60:	2b61      	cmp	r3, #97	; 0x61
 8005f62:	d901      	bls.n	8005f68 <VPP_MapEncoderPositionToSignalOutput+0x58>
 8005f64:	2300      	movs	r3, #0
 8005f66:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7ff fe66 	bl	8005c3c <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8005f70:	4a03      	ldr	r2, [pc, #12]	; (8005f80 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8005f72:	88fb      	ldrh	r3, [r7, #6]
 8005f74:	8013      	strh	r3, [r2, #0]

		default:
			break;
	}
	*/
}
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20001f0a 	.word	0x20001f0a

08005f84 <VPP_MapEncoderPositionToSyncOutput>:

 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSyncOutput(uint16_t pEncoderValue)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SYNC_CHANNEL)->amp_profile->amp_setting;
 8005f8e:	2001      	movs	r0, #1
 8005f90:	f7ff fdac 	bl	8005aec <SM_GetOutputChannel>
 8005f94:	4603      	mov	r3, r0
 8005f96:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8005f9e:	4b15      	ldr	r3, [pc, #84]	; (8005ff4 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	88fa      	ldrh	r2, [r7, #6]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d90c      	bls.n	8005fc2 <VPP_MapEncoderPositionToSyncOutput+0x3e>
	{
		tmpAmp++;
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	3301      	adds	r3, #1
 8005fac:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8005fae:	7bfb      	ldrb	r3, [r7, #15]
 8005fb0:	2b61      	cmp	r3, #97	; 0x61
 8005fb2:	d901      	bls.n	8005fb8 <VPP_MapEncoderPositionToSyncOutput+0x34>
 8005fb4:	2361      	movs	r3, #97	; 0x61
 8005fb6:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff fe6c 	bl	8005c98 <VPP_ApplyProfileToSync>
 8005fc0:	e010      	b.n	8005fe4 <VPP_MapEncoderPositionToSyncOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8005fc2:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8005fc4:	881b      	ldrh	r3, [r3, #0]
 8005fc6:	88fa      	ldrh	r2, [r7, #6]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d20b      	bcs.n	8005fe4 <VPP_MapEncoderPositionToSyncOutput+0x60>
	{
		tmpAmp--;
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	2b61      	cmp	r3, #97	; 0x61
 8005fd6:	d901      	bls.n	8005fdc <VPP_MapEncoderPositionToSyncOutput+0x58>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSync(tmpAmp);
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7ff fe5a 	bl	8005c98 <VPP_ApplyProfileToSync>
	}
	amp_last_encoder_value = pEncoderValue;
 8005fe4:	4a03      	ldr	r2, [pc, #12]	; (8005ff4 <VPP_MapEncoderPositionToSyncOutput+0x70>)
 8005fe6:	88fb      	ldrh	r3, [r7, #6]
 8005fe8:	8013      	strh	r3, [r2, #0]

		default:
			break;
	}
	*/
}
 8005fea:	bf00      	nop
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20001f0a 	.word	0x20001f0a

08005ff8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b08c      	sub	sp, #48	; 0x30
 8005ffc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8005ffe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
 8006006:	605a      	str	r2, [r3, #4]
 8006008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800600a:	1d3b      	adds	r3, r7, #4
 800600c:	2220      	movs	r2, #32
 800600e:	2100      	movs	r1, #0
 8006010:	4618      	mov	r0, r3
 8006012:	f007 fdf5 	bl	800dc00 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006016:	4b32      	ldr	r3, [pc, #200]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006018:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800601c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800601e:	4b30      	ldr	r3, [pc, #192]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006020:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006026:	4b2e      	ldr	r3, [pc, #184]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006028:	2200      	movs	r2, #0
 800602a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800602c:	4b2c      	ldr	r3, [pc, #176]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800602e:	2200      	movs	r2, #0
 8006030:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006032:	4b2b      	ldr	r3, [pc, #172]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006034:	2200      	movs	r2, #0
 8006036:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006038:	4b29      	ldr	r3, [pc, #164]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800603a:	2200      	movs	r2, #0
 800603c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800603e:	4b28      	ldr	r3, [pc, #160]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006040:	2204      	movs	r2, #4
 8006042:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006044:	4b26      	ldr	r3, [pc, #152]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006046:	2200      	movs	r2, #0
 8006048:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800604a:	4b25      	ldr	r3, [pc, #148]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800604c:	2201      	movs	r2, #1
 800604e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006050:	4b23      	ldr	r3, [pc, #140]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006052:	2201      	movs	r2, #1
 8006054:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006056:	4b22      	ldr	r3, [pc, #136]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800605e:	4b20      	ldr	r3, [pc, #128]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006060:	2200      	movs	r2, #0
 8006062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006064:	4b1e      	ldr	r3, [pc, #120]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006066:	2200      	movs	r2, #0
 8006068:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800606a:	4b1d      	ldr	r3, [pc, #116]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800606c:	2201      	movs	r2, #1
 800606e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006072:	4b1b      	ldr	r3, [pc, #108]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006074:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006078:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800607a:	4b19      	ldr	r3, [pc, #100]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006082:	4817      	ldr	r0, [pc, #92]	; (80060e0 <MX_ADC1_Init+0xe8>)
 8006084:	f001 fee2 	bl	8007e4c <HAL_ADC_Init>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 800608e:	f000 feaf 	bl	8006df0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006092:	2300      	movs	r3, #0
 8006094:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800609a:	4619      	mov	r1, r3
 800609c:	4810      	ldr	r0, [pc, #64]	; (80060e0 <MX_ADC1_Init+0xe8>)
 800609e:	f002 fc6b 	bl	8008978 <HAL_ADCEx_MultiModeConfigChannel>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80060a8:	f000 fea2 	bl	8006df0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80060ac:	4b0d      	ldr	r3, [pc, #52]	; (80060e4 <MX_ADC1_Init+0xec>)
 80060ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80060b0:	2306      	movs	r3, #6
 80060b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80060b8:	237f      	movs	r3, #127	; 0x7f
 80060ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80060bc:	2304      	movs	r3, #4
 80060be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80060c0:	2300      	movs	r3, #0
 80060c2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80060c4:	1d3b      	adds	r3, r7, #4
 80060c6:	4619      	mov	r1, r3
 80060c8:	4805      	ldr	r0, [pc, #20]	; (80060e0 <MX_ADC1_Init+0xe8>)
 80060ca:	f002 f87f 	bl	80081cc <HAL_ADC_ConfigChannel>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80060d4:	f000 fe8c 	bl	8006df0 <Error_Handler>
  }

}
 80060d8:	bf00      	nop
 80060da:	3730      	adds	r7, #48	; 0x30
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	200024f4 	.word	0x200024f4
 80060e4:	0c900008 	.word	0x0c900008

080060e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b08a      	sub	sp, #40	; 0x28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060f0:	f107 0314 	add.w	r3, r7, #20
 80060f4:	2200      	movs	r2, #0
 80060f6:	601a      	str	r2, [r3, #0]
 80060f8:	605a      	str	r2, [r3, #4]
 80060fa:	609a      	str	r2, [r3, #8]
 80060fc:	60da      	str	r2, [r3, #12]
 80060fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006108:	d14f      	bne.n	80061aa <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800610a:	4b2a      	ldr	r3, [pc, #168]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 800610c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800610e:	4a29      	ldr	r2, [pc, #164]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 8006110:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006116:	4b27      	ldr	r3, [pc, #156]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 8006118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800611a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800611e:	613b      	str	r3, [r7, #16]
 8006120:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006122:	4b24      	ldr	r3, [pc, #144]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 8006124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006126:	4a23      	ldr	r2, [pc, #140]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800612e:	4b21      	ldr	r3, [pc, #132]	; (80061b4 <HAL_ADC_MspInit+0xcc>)
 8006130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800613a:	2304      	movs	r3, #4
 800613c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800613e:	2303      	movs	r3, #3
 8006140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006142:	2300      	movs	r3, #0
 8006144:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006146:	f107 0314 	add.w	r3, r7, #20
 800614a:	4619      	mov	r1, r3
 800614c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006150:	f003 fff4 	bl	800a13c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006154:	4b18      	ldr	r3, [pc, #96]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006156:	4a19      	ldr	r2, [pc, #100]	; (80061bc <HAL_ADC_MspInit+0xd4>)
 8006158:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800615a:	4b17      	ldr	r3, [pc, #92]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 800615c:	2205      	movs	r2, #5
 800615e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006160:	4b15      	ldr	r3, [pc, #84]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006162:	2200      	movs	r2, #0
 8006164:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006166:	4b14      	ldr	r3, [pc, #80]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006168:	2200      	movs	r2, #0
 800616a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800616c:	4b12      	ldr	r3, [pc, #72]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 800616e:	2280      	movs	r2, #128	; 0x80
 8006170:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006172:	4b11      	ldr	r3, [pc, #68]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006178:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800617a:	4b0f      	ldr	r3, [pc, #60]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 800617c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006180:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006182:	4b0d      	ldr	r3, [pc, #52]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006184:	2220      	movs	r2, #32
 8006186:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006188:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 800618a:	2200      	movs	r2, #0
 800618c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800618e:	480a      	ldr	r0, [pc, #40]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 8006190:	f003 fd08 	bl	8009ba4 <HAL_DMA_Init>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800619a:	f000 fe29 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a05      	ldr	r2, [pc, #20]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 80061a2:	655a      	str	r2, [r3, #84]	; 0x54
 80061a4:	4a04      	ldr	r2, [pc, #16]	; (80061b8 <HAL_ADC_MspInit+0xd0>)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80061aa:	bf00      	nop
 80061ac:	3728      	adds	r7, #40	; 0x28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	40021000 	.word	0x40021000
 80061b8:	20002560 	.word	0x20002560
 80061bc:	40020008 	.word	0x40020008

080061c0 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80061c4:	4b0f      	ldr	r3, [pc, #60]	; (8006204 <MX_COMP1_Init+0x44>)
 80061c6:	4a10      	ldr	r2, [pc, #64]	; (8006208 <MX_COMP1_Init+0x48>)
 80061c8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80061ca:	4b0e      	ldr	r3, [pc, #56]	; (8006204 <MX_COMP1_Init+0x44>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80061d0:	4b0c      	ldr	r3, [pc, #48]	; (8006204 <MX_COMP1_Init+0x44>)
 80061d2:	4a0e      	ldr	r2, [pc, #56]	; (800620c <MX_COMP1_Init+0x4c>)
 80061d4:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80061d6:	4b0b      	ldr	r3, [pc, #44]	; (8006204 <MX_COMP1_Init+0x44>)
 80061d8:	2200      	movs	r2, #0
 80061da:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80061dc:	4b09      	ldr	r3, [pc, #36]	; (8006204 <MX_COMP1_Init+0x44>)
 80061de:	2200      	movs	r2, #0
 80061e0:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80061e2:	4b08      	ldr	r3, [pc, #32]	; (8006204 <MX_COMP1_Init+0x44>)
 80061e4:	2200      	movs	r2, #0
 80061e6:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <MX_COMP1_Init+0x44>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80061ee:	4805      	ldr	r0, [pc, #20]	; (8006204 <MX_COMP1_Init+0x44>)
 80061f0:	f002 fe16 	bl	8008e20 <HAL_COMP_Init>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80061fa:	f000 fdf9 	bl	8006df0 <Error_Handler>
  }

}
 80061fe:	bf00      	nop
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	200025c0 	.word	0x200025c0
 8006208:	40010200 	.word	0x40010200
 800620c:	00800030 	.word	0x00800030

08006210 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006218:	f107 030c 	add.w	r3, r7, #12
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	605a      	str	r2, [r3, #4]
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	60da      	str	r2, [r3, #12]
 8006226:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a0f      	ldr	r2, [pc, #60]	; (800626c <HAL_COMP_MspInit+0x5c>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d118      	bne.n	8006264 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006232:	4b0f      	ldr	r3, [pc, #60]	; (8006270 <HAL_COMP_MspInit+0x60>)
 8006234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006236:	4a0e      	ldr	r2, [pc, #56]	; (8006270 <HAL_COMP_MspInit+0x60>)
 8006238:	f043 0301 	orr.w	r3, r3, #1
 800623c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800623e:	4b0c      	ldr	r3, [pc, #48]	; (8006270 <HAL_COMP_MspInit+0x60>)
 8006240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	60bb      	str	r3, [r7, #8]
 8006248:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800624a:	2302      	movs	r3, #2
 800624c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800624e:	2303      	movs	r3, #3
 8006250:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006256:	f107 030c 	add.w	r3, r7, #12
 800625a:	4619      	mov	r1, r3
 800625c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006260:	f003 ff6c 	bl	800a13c <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8006264:	bf00      	nop
 8006266:	3720      	adds	r7, #32
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40010200 	.word	0x40010200
 8006270:	40021000 	.word	0x40021000

08006274 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b08c      	sub	sp, #48	; 0x30
 8006278:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800627a:	463b      	mov	r3, r7
 800627c:	2230      	movs	r2, #48	; 0x30
 800627e:	2100      	movs	r1, #0
 8006280:	4618      	mov	r0, r3
 8006282:	f007 fcbd 	bl	800dc00 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8006286:	4b1e      	ldr	r3, [pc, #120]	; (8006300 <MX_DAC1_Init+0x8c>)
 8006288:	4a1e      	ldr	r2, [pc, #120]	; (8006304 <MX_DAC1_Init+0x90>)
 800628a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800628c:	481c      	ldr	r0, [pc, #112]	; (8006300 <MX_DAC1_Init+0x8c>)
 800628e:	f003 f86a 	bl	8009366 <HAL_DAC_Init>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d001      	beq.n	800629c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8006298:	f000 fdaa 	bl	8006df0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800629c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80062a0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80062a2:	2300      	movs	r3, #0
 80062a4:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80062aa:	2300      	movs	r3, #0
 80062ac:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80062ae:	2306      	movs	r3, #6
 80062b0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80062b2:	2300      	movs	r3, #0
 80062b4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80062b6:	2300      	movs	r3, #0
 80062b8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80062ba:	2301      	movs	r3, #1
 80062bc:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80062be:	2300      	movs	r3, #0
 80062c0:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80062c2:	463b      	mov	r3, r7
 80062c4:	2200      	movs	r2, #0
 80062c6:	4619      	mov	r1, r3
 80062c8:	480d      	ldr	r0, [pc, #52]	; (8006300 <MX_DAC1_Init+0x8c>)
 80062ca:	f003 fa35 	bl	8009738 <HAL_DAC_ConfigChannel>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80062d4:	f000 fd8c 	bl	8006df0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80062d8:	2300      	movs	r3, #0
 80062da:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80062dc:	2301      	movs	r3, #1
 80062de:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80062e0:	463b      	mov	r3, r7
 80062e2:	2210      	movs	r2, #16
 80062e4:	4619      	mov	r1, r3
 80062e6:	4806      	ldr	r0, [pc, #24]	; (8006300 <MX_DAC1_Init+0x8c>)
 80062e8:	f003 fa26 	bl	8009738 <HAL_DAC_ConfigChannel>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 80062f2:	f000 fd7d 	bl	8006df0 <Error_Handler>
  }

}
 80062f6:	bf00      	nop
 80062f8:	3730      	adds	r7, #48	; 0x30
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	200025f8 	.word	0x200025f8
 8006304:	50000800 	.word	0x50000800

08006308 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08c      	sub	sp, #48	; 0x30
 800630c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800630e:	463b      	mov	r3, r7
 8006310:	2230      	movs	r2, #48	; 0x30
 8006312:	2100      	movs	r1, #0
 8006314:	4618      	mov	r0, r3
 8006316:	f007 fc73 	bl	800dc00 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 800631a:	4b16      	ldr	r3, [pc, #88]	; (8006374 <MX_DAC2_Init+0x6c>)
 800631c:	4a16      	ldr	r2, [pc, #88]	; (8006378 <MX_DAC2_Init+0x70>)
 800631e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8006320:	4814      	ldr	r0, [pc, #80]	; (8006374 <MX_DAC2_Init+0x6c>)
 8006322:	f003 f820 	bl	8009366 <HAL_DAC_Init>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d001      	beq.n	8006330 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 800632c:	f000 fd60 	bl	8006df0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006330:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006334:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006336:	2300      	movs	r3, #0
 8006338:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800633a:	2300      	movs	r3, #0
 800633c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800633e:	2300      	movs	r3, #0
 8006340:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006342:	2306      	movs	r3, #6
 8006344:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006346:	2300      	movs	r3, #0
 8006348:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800634a:	2300      	movs	r3, #0
 800634c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800634e:	2301      	movs	r3, #1
 8006350:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006356:	463b      	mov	r3, r7
 8006358:	2200      	movs	r2, #0
 800635a:	4619      	mov	r1, r3
 800635c:	4805      	ldr	r0, [pc, #20]	; (8006374 <MX_DAC2_Init+0x6c>)
 800635e:	f003 f9eb 	bl	8009738 <HAL_DAC_ConfigChannel>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8006368:	f000 fd42 	bl	8006df0 <Error_Handler>
  }

}
 800636c:	bf00      	nop
 800636e:	3730      	adds	r7, #48	; 0x30
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	200025e4 	.word	0x200025e4
 8006378:	50000c00 	.word	0x50000c00

0800637c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b08c      	sub	sp, #48	; 0x30
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006384:	f107 031c 	add.w	r3, r7, #28
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	605a      	str	r2, [r3, #4]
 800638e:	609a      	str	r2, [r3, #8]
 8006390:	60da      	str	r2, [r3, #12]
 8006392:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a56      	ldr	r2, [pc, #344]	; (80064f4 <HAL_DAC_MspInit+0x178>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d150      	bne.n	8006440 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800639e:	4b56      	ldr	r3, [pc, #344]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a2:	4a55      	ldr	r2, [pc, #340]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063aa:	4b53      	ldr	r3, [pc, #332]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063b2:	61bb      	str	r3, [r7, #24]
 80063b4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063b6:	4b50      	ldr	r3, [pc, #320]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ba:	4a4f      	ldr	r2, [pc, #316]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063c2:	4b4d      	ldr	r3, [pc, #308]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 80063c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80063ce:	2330      	movs	r3, #48	; 0x30
 80063d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80063d2:	2303      	movs	r3, #3
 80063d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063d6:	2300      	movs	r3, #0
 80063d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063da:	f107 031c 	add.w	r3, r7, #28
 80063de:	4619      	mov	r1, r3
 80063e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80063e4:	f003 feaa 	bl	800a13c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80063e8:	4b44      	ldr	r3, [pc, #272]	; (80064fc <HAL_DAC_MspInit+0x180>)
 80063ea:	4a45      	ldr	r2, [pc, #276]	; (8006500 <HAL_DAC_MspInit+0x184>)
 80063ec:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80063ee:	4b43      	ldr	r3, [pc, #268]	; (80064fc <HAL_DAC_MspInit+0x180>)
 80063f0:	2206      	movs	r2, #6
 80063f2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80063f4:	4b41      	ldr	r3, [pc, #260]	; (80064fc <HAL_DAC_MspInit+0x180>)
 80063f6:	2210      	movs	r2, #16
 80063f8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80063fa:	4b40      	ldr	r3, [pc, #256]	; (80064fc <HAL_DAC_MspInit+0x180>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006400:	4b3e      	ldr	r3, [pc, #248]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006402:	2280      	movs	r2, #128	; 0x80
 8006404:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006406:	4b3d      	ldr	r3, [pc, #244]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800640c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800640e:	4b3b      	ldr	r3, [pc, #236]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006410:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006414:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006416:	4b39      	ldr	r3, [pc, #228]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006418:	2220      	movs	r2, #32
 800641a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800641c:	4b37      	ldr	r3, [pc, #220]	; (80064fc <HAL_DAC_MspInit+0x180>)
 800641e:	2200      	movs	r2, #0
 8006420:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006422:	4836      	ldr	r0, [pc, #216]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006424:	f003 fbbe 	bl	8009ba4 <HAL_DMA_Init>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800642e:	f000 fcdf 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a31      	ldr	r2, [pc, #196]	; (80064fc <HAL_DAC_MspInit+0x180>)
 8006436:	609a      	str	r2, [r3, #8]
 8006438:	4a30      	ldr	r2, [pc, #192]	; (80064fc <HAL_DAC_MspInit+0x180>)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800643e:	e054      	b.n	80064ea <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a2f      	ldr	r2, [pc, #188]	; (8006504 <HAL_DAC_MspInit+0x188>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d14f      	bne.n	80064ea <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800644a:	4b2b      	ldr	r3, [pc, #172]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 800644c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800644e:	4a2a      	ldr	r2, [pc, #168]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 8006450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006454:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006456:	4b28      	ldr	r3, [pc, #160]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 8006458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800645a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645e:	613b      	str	r3, [r7, #16]
 8006460:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006462:	4b25      	ldr	r3, [pc, #148]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 8006464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006466:	4a24      	ldr	r2, [pc, #144]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 8006468:	f043 0301 	orr.w	r3, r3, #1
 800646c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800646e:	4b22      	ldr	r3, [pc, #136]	; (80064f8 <HAL_DAC_MspInit+0x17c>)
 8006470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800647a:	2340      	movs	r3, #64	; 0x40
 800647c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800647e:	2303      	movs	r3, #3
 8006480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006482:	2300      	movs	r3, #0
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006486:	f107 031c 	add.w	r3, r7, #28
 800648a:	4619      	mov	r1, r3
 800648c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006490:	f003 fe54 	bl	800a13c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006494:	4b1c      	ldr	r3, [pc, #112]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 8006496:	4a1d      	ldr	r2, [pc, #116]	; (800650c <HAL_DAC_MspInit+0x190>)
 8006498:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 800649a:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 800649c:	2229      	movs	r2, #41	; 0x29
 800649e:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064a0:	4b19      	ldr	r3, [pc, #100]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064a2:	2210      	movs	r2, #16
 80064a4:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80064a6:	4b18      	ldr	r3, [pc, #96]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064a8:	2200      	movs	r2, #0
 80064aa:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80064ac:	4b16      	ldr	r3, [pc, #88]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064ae:	2280      	movs	r2, #128	; 0x80
 80064b0:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80064b2:	4b15      	ldr	r3, [pc, #84]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064b8:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80064ba:	4b13      	ldr	r3, [pc, #76]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064c0:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80064c2:	4b11      	ldr	r3, [pc, #68]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064c4:	2220      	movs	r2, #32
 80064c6:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80064c8:	4b0f      	ldr	r3, [pc, #60]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80064ce:	480e      	ldr	r0, [pc, #56]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064d0:	f003 fb68 	bl	8009ba4 <HAL_DMA_Init>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80064da:	f000 fc89 	bl	8006df0 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a09      	ldr	r2, [pc, #36]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064e2:	609a      	str	r2, [r3, #8]
 80064e4:	4a08      	ldr	r2, [pc, #32]	; (8006508 <HAL_DAC_MspInit+0x18c>)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6293      	str	r3, [r2, #40]	; 0x28
}
 80064ea:	bf00      	nop
 80064ec:	3730      	adds	r7, #48	; 0x30
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	50000800 	.word	0x50000800
 80064f8:	40021000 	.word	0x40021000
 80064fc:	2000260c 	.word	0x2000260c
 8006500:	4002001c 	.word	0x4002001c
 8006504:	50000c00 	.word	0x50000c00
 8006508:	2000266c 	.word	0x2000266c
 800650c:	40020030 	.word	0x40020030

08006510 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006516:	4b1a      	ldr	r3, [pc, #104]	; (8006580 <MX_DMA_Init+0x70>)
 8006518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800651a:	4a19      	ldr	r2, [pc, #100]	; (8006580 <MX_DMA_Init+0x70>)
 800651c:	f043 0304 	orr.w	r3, r3, #4
 8006520:	6493      	str	r3, [r2, #72]	; 0x48
 8006522:	4b17      	ldr	r3, [pc, #92]	; (8006580 <MX_DMA_Init+0x70>)
 8006524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006526:	f003 0304 	and.w	r3, r3, #4
 800652a:	607b      	str	r3, [r7, #4]
 800652c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800652e:	4b14      	ldr	r3, [pc, #80]	; (8006580 <MX_DMA_Init+0x70>)
 8006530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006532:	4a13      	ldr	r2, [pc, #76]	; (8006580 <MX_DMA_Init+0x70>)
 8006534:	f043 0301 	orr.w	r3, r3, #1
 8006538:	6493      	str	r3, [r2, #72]	; 0x48
 800653a:	4b11      	ldr	r3, [pc, #68]	; (8006580 <MX_DMA_Init+0x70>)
 800653c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	603b      	str	r3, [r7, #0]
 8006544:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006546:	2200      	movs	r2, #0
 8006548:	2101      	movs	r1, #1
 800654a:	200b      	movs	r0, #11
 800654c:	f002 fed7 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006550:	200b      	movs	r0, #11
 8006552:	f002 feee 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8006556:	2200      	movs	r2, #0
 8006558:	2100      	movs	r1, #0
 800655a:	200c      	movs	r0, #12
 800655c:	f002 fecf 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006560:	200c      	movs	r0, #12
 8006562:	f002 fee6 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006566:	2200      	movs	r2, #0
 8006568:	2100      	movs	r1, #0
 800656a:	200d      	movs	r0, #13
 800656c:	f002 fec7 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006570:	200d      	movs	r0, #13
 8006572:	f002 fede 	bl	8009332 <HAL_NVIC_EnableIRQ>

}
 8006576:	bf00      	nop
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40021000 	.word	0x40021000

08006584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006588:	4b04      	ldr	r3, [pc, #16]	; (800659c <__NVIC_GetPriorityGrouping+0x18>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	0a1b      	lsrs	r3, r3, #8
 800658e:	f003 0307 	and.w	r3, r3, #7
}
 8006592:	4618      	mov	r0, r3
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	e000ed00 	.word	0xe000ed00

080065a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	db0b      	blt.n	80065ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065b2:	79fb      	ldrb	r3, [r7, #7]
 80065b4:	f003 021f 	and.w	r2, r3, #31
 80065b8:	4907      	ldr	r1, [pc, #28]	; (80065d8 <__NVIC_EnableIRQ+0x38>)
 80065ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065be:	095b      	lsrs	r3, r3, #5
 80065c0:	2001      	movs	r0, #1
 80065c2:	fa00 f202 	lsl.w	r2, r0, r2
 80065c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	e000e100 	.word	0xe000e100

080065dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	4603      	mov	r3, r0
 80065e4:	6039      	str	r1, [r7, #0]
 80065e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	db0a      	blt.n	8006606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	490c      	ldr	r1, [pc, #48]	; (8006628 <__NVIC_SetPriority+0x4c>)
 80065f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065fa:	0112      	lsls	r2, r2, #4
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	440b      	add	r3, r1
 8006600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006604:	e00a      	b.n	800661c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	b2da      	uxtb	r2, r3
 800660a:	4908      	ldr	r1, [pc, #32]	; (800662c <__NVIC_SetPriority+0x50>)
 800660c:	79fb      	ldrb	r3, [r7, #7]
 800660e:	f003 030f 	and.w	r3, r3, #15
 8006612:	3b04      	subs	r3, #4
 8006614:	0112      	lsls	r2, r2, #4
 8006616:	b2d2      	uxtb	r2, r2
 8006618:	440b      	add	r3, r1
 800661a:	761a      	strb	r2, [r3, #24]
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr
 8006628:	e000e100 	.word	0xe000e100
 800662c:	e000ed00 	.word	0xe000ed00

08006630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006630:	b480      	push	{r7}
 8006632:	b089      	sub	sp, #36	; 0x24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f003 0307 	and.w	r3, r3, #7
 8006642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	f1c3 0307 	rsb	r3, r3, #7
 800664a:	2b04      	cmp	r3, #4
 800664c:	bf28      	it	cs
 800664e:	2304      	movcs	r3, #4
 8006650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3304      	adds	r3, #4
 8006656:	2b06      	cmp	r3, #6
 8006658:	d902      	bls.n	8006660 <NVIC_EncodePriority+0x30>
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	3b03      	subs	r3, #3
 800665e:	e000      	b.n	8006662 <NVIC_EncodePriority+0x32>
 8006660:	2300      	movs	r3, #0
 8006662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006664:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	fa02 f303 	lsl.w	r3, r2, r3
 800666e:	43da      	mvns	r2, r3
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	401a      	ands	r2, r3
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006678:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	fa01 f303 	lsl.w	r3, r1, r3
 8006682:	43d9      	mvns	r1, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006688:	4313      	orrs	r3, r2
         );
}
 800668a:	4618      	mov	r0, r3
 800668c:	3724      	adds	r7, #36	; 0x24
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
	...

08006698 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 80066a2:	4a14      	ldr	r2, [pc, #80]	; (80066f4 <LL_SYSCFG_SetEXTISource+0x5c>)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	f003 0303 	and.w	r3, r3, #3
 80066aa:	3302      	adds	r3, #2
 80066ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	0c1b      	lsrs	r3, r3, #16
 80066b4:	43db      	mvns	r3, r3
 80066b6:	ea02 0103 	and.w	r1, r2, r3
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	0c1b      	lsrs	r3, r3, #16
 80066be:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	fa93 f3a3 	rbit	r3, r3
 80066c6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	fab3 f383 	clz	r3, r3
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	f003 031f 	and.w	r3, r3, #31
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	409a      	lsls	r2, r3
 80066d8:	4806      	ldr	r0, [pc, #24]	; (80066f4 <LL_SYSCFG_SetEXTISource+0x5c>)
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	f003 0303 	and.w	r3, r3, #3
 80066e0:	430a      	orrs	r2, r1
 80066e2:	3302      	adds	r3, #2
 80066e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	40010000 	.word	0x40010000

080066f8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b089      	sub	sp, #36	; 0x24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	fa93 f3a3 	rbit	r3, r3
 8006712:	613b      	str	r3, [r7, #16]
  return result;
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	fab3 f383 	clz	r3, r3
 800671a:	b2db      	uxtb	r3, r3
 800671c:	005b      	lsls	r3, r3, #1
 800671e:	2103      	movs	r1, #3
 8006720:	fa01 f303 	lsl.w	r3, r1, r3
 8006724:	43db      	mvns	r3, r3
 8006726:	401a      	ands	r2, r3
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	fa93 f3a3 	rbit	r3, r3
 8006732:	61bb      	str	r3, [r7, #24]
  return result;
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	fab3 f383 	clz	r3, r3
 800673a:	b2db      	uxtb	r3, r3
 800673c:	005b      	lsls	r3, r3, #1
 800673e:	6879      	ldr	r1, [r7, #4]
 8006740:	fa01 f303 	lsl.w	r3, r1, r3
 8006744:	431a      	orrs	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	601a      	str	r2, [r3, #0]
}
 800674a:	bf00      	nop
 800674c:	3724      	adds	r7, #36	; 0x24
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006756:	b480      	push	{r7}
 8006758:	b089      	sub	sp, #36	; 0x24
 800675a:	af00      	add	r7, sp, #0
 800675c:	60f8      	str	r0, [r7, #12]
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	fa93 f3a3 	rbit	r3, r3
 8006770:	613b      	str	r3, [r7, #16]
  return result;
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	fab3 f383 	clz	r3, r3
 8006778:	b2db      	uxtb	r3, r3
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	2103      	movs	r1, #3
 800677e:	fa01 f303 	lsl.w	r3, r1, r3
 8006782:	43db      	mvns	r3, r3
 8006784:	401a      	ands	r2, r3
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	fa93 f3a3 	rbit	r3, r3
 8006790:	61bb      	str	r3, [r7, #24]
  return result;
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	fab3 f383 	clz	r3, r3
 8006798:	b2db      	uxtb	r3, r3
 800679a:	005b      	lsls	r3, r3, #1
 800679c:	6879      	ldr	r1, [r7, #4]
 800679e:	fa01 f303 	lsl.w	r3, r1, r3
 80067a2:	431a      	orrs	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	60da      	str	r2, [r3, #12]
}
 80067a8:	bf00      	nop
 80067aa:	3724      	adds	r7, #36	; 0x24
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	683a      	ldr	r2, [r7, #0]
 80067c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80067d8:	4b08      	ldr	r3, [pc, #32]	; (80067fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80067da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067dc:	4907      	ldr	r1, [pc, #28]	; (80067fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80067e4:	4b05      	ldr	r3, [pc, #20]	; (80067fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80067e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4013      	ands	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80067ee:	68fb      	ldr	r3, [r7, #12]
}
 80067f0:	bf00      	nop
 80067f2:	3714      	adds	r7, #20
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr
 80067fc:	40021000 	.word	0x40021000

08006800 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08a      	sub	sp, #40	; 0x28
 8006804:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006806:	f107 031c 	add.w	r3, r7, #28
 800680a:	2200      	movs	r2, #0
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	605a      	str	r2, [r3, #4]
 8006810:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006812:	1d3b      	adds	r3, r7, #4
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]
 8006818:	605a      	str	r2, [r3, #4]
 800681a:	609a      	str	r2, [r3, #8]
 800681c:	60da      	str	r2, [r3, #12]
 800681e:	611a      	str	r2, [r3, #16]
 8006820:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006822:	2004      	movs	r0, #4
 8006824:	f7ff ffd4 	bl	80067d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006828:	2020      	movs	r0, #32
 800682a:	f7ff ffd1 	bl	80067d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800682e:	2001      	movs	r0, #1
 8006830:	f7ff ffce 	bl	80067d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006834:	2002      	movs	r0, #2
 8006836:	f7ff ffcb 	bl	80067d0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 800683a:	2108      	movs	r1, #8
 800683c:	48d3      	ldr	r0, [pc, #844]	; (8006b8c <MX_GPIO_Init+0x38c>)
 800683e:	f7ff ffb9 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8006842:	2108      	movs	r1, #8
 8006844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006848:	f7ff ffb4 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 800684c:	2110      	movs	r1, #16
 800684e:	48cf      	ldr	r0, [pc, #828]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006850:	f7ff ffb0 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8006854:	2120      	movs	r1, #32
 8006856:	48cd      	ldr	r0, [pc, #820]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006858:	f7ff ffac 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 800685c:	2101      	movs	r1, #1
 800685e:	48cc      	ldr	r0, [pc, #816]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006860:	f7ff ffa8 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8006864:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006868:	48c8      	ldr	r0, [pc, #800]	; (8006b8c <MX_GPIO_Init+0x38c>)
 800686a:	f7ff ffa3 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 800686e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006872:	48c6      	ldr	r0, [pc, #792]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006874:	f7ff ff9e 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006878:	2140      	movs	r1, #64	; 0x40
 800687a:	48c5      	ldr	r0, [pc, #788]	; (8006b90 <MX_GPIO_Init+0x390>)
 800687c:	f7ff ff9a 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006880:	2180      	movs	r1, #128	; 0x80
 8006882:	48c3      	ldr	r0, [pc, #780]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006884:	f7ff ff96 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006888:	f44f 7100 	mov.w	r1, #512	; 0x200
 800688c:	48c0      	ldr	r0, [pc, #768]	; (8006b90 <MX_GPIO_Init+0x390>)
 800688e:	f7ff ff91 	bl	80067b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8006892:	49c0      	ldr	r1, [pc, #768]	; (8006b94 <MX_GPIO_Init+0x394>)
 8006894:	2002      	movs	r0, #2
 8006896:	f7ff feff 	bl	8006698 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 800689a:	49bf      	ldr	r1, [pc, #764]	; (8006b98 <MX_GPIO_Init+0x398>)
 800689c:	2002      	movs	r0, #2
 800689e:	f7ff fefb 	bl	8006698 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 80068a2:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 80068a6:	2005      	movs	r0, #5
 80068a8:	f7ff fef6 	bl	8006698 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 80068ac:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80068b0:	2005      	movs	r0, #5
 80068b2:	f7ff fef1 	bl	8006698 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 80068b6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80068ba:	2002      	movs	r0, #2
 80068bc:	f7ff feec 	bl	8006698 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80068c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068c4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80068c6:	2301      	movs	r3, #1
 80068c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80068cc:	2300      	movs	r3, #0
 80068ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80068d2:	2302      	movs	r3, #2
 80068d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80068d8:	f107 031c 	add.w	r3, r7, #28
 80068dc:	4618      	mov	r0, r3
 80068de:	f005 fead 	bl	800c63c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 80068e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068e6:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80068e8:	2301      	movs	r3, #1
 80068ea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80068ee:	2300      	movs	r3, #0
 80068f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80068f4:	2302      	movs	r3, #2
 80068f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80068fa:	f107 031c 	add.w	r3, r7, #28
 80068fe:	4618      	mov	r0, r3
 8006900:	f005 fe9c 	bl	800c63c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8006904:	2301      	movs	r3, #1
 8006906:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006908:	2301      	movs	r3, #1
 800690a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800690e:	2300      	movs	r3, #0
 8006910:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006914:	2302      	movs	r3, #2
 8006916:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800691a:	f107 031c 	add.w	r3, r7, #28
 800691e:	4618      	mov	r0, r3
 8006920:	f005 fe8c 	bl	800c63c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8006924:	2302      	movs	r3, #2
 8006926:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006928:	2301      	movs	r3, #1
 800692a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800692e:	2300      	movs	r3, #0
 8006930:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006934:	2302      	movs	r3, #2
 8006936:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800693a:	f107 031c 	add.w	r3, r7, #28
 800693e:	4618      	mov	r0, r3
 8006940:	f005 fe7c 	bl	800c63c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8006944:	2304      	movs	r3, #4
 8006946:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006948:	2301      	movs	r3, #1
 800694a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800694e:	2300      	movs	r3, #0
 8006950:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006954:	2302      	movs	r3, #2
 8006956:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800695a:	f107 031c 	add.w	r3, r7, #28
 800695e:	4618      	mov	r0, r3
 8006960:	f005 fe6c 	bl	800c63c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8006964:	2201      	movs	r2, #1
 8006966:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800696a:	4888      	ldr	r0, [pc, #544]	; (8006b8c <MX_GPIO_Init+0x38c>)
 800696c:	f7ff fef3 	bl	8006756 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8006970:	2201      	movs	r2, #1
 8006972:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006976:	4885      	ldr	r0, [pc, #532]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006978:	f7ff feed 	bl	8006756 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 800697c:	2201      	movs	r2, #1
 800697e:	2101      	movs	r1, #1
 8006980:	4886      	ldr	r0, [pc, #536]	; (8006b9c <MX_GPIO_Init+0x39c>)
 8006982:	f7ff fee8 	bl	8006756 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8006986:	2201      	movs	r2, #1
 8006988:	2102      	movs	r1, #2
 800698a:	4884      	ldr	r0, [pc, #528]	; (8006b9c <MX_GPIO_Init+0x39c>)
 800698c:	f7ff fee3 	bl	8006756 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8006990:	2201      	movs	r2, #1
 8006992:	2104      	movs	r1, #4
 8006994:	487d      	ldr	r0, [pc, #500]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006996:	f7ff fede 	bl	8006756 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 800699a:	2200      	movs	r2, #0
 800699c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80069a0:	487a      	ldr	r0, [pc, #488]	; (8006b8c <MX_GPIO_Init+0x38c>)
 80069a2:	f7ff fea9 	bl	80066f8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 80069a6:	2200      	movs	r2, #0
 80069a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069ac:	4877      	ldr	r0, [pc, #476]	; (8006b8c <MX_GPIO_Init+0x38c>)
 80069ae:	f7ff fea3 	bl	80066f8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 80069b2:	2200      	movs	r2, #0
 80069b4:	2101      	movs	r1, #1
 80069b6:	4879      	ldr	r0, [pc, #484]	; (8006b9c <MX_GPIO_Init+0x39c>)
 80069b8:	f7ff fe9e 	bl	80066f8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 80069bc:	2200      	movs	r2, #0
 80069be:	2102      	movs	r1, #2
 80069c0:	4876      	ldr	r0, [pc, #472]	; (8006b9c <MX_GPIO_Init+0x39c>)
 80069c2:	f7ff fe99 	bl	80066f8 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 80069c6:	2200      	movs	r2, #0
 80069c8:	2104      	movs	r1, #4
 80069ca:	4870      	ldr	r0, [pc, #448]	; (8006b8c <MX_GPIO_Init+0x38c>)
 80069cc:	f7ff fe94 	bl	80066f8 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80069d0:	2308      	movs	r3, #8
 80069d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80069d4:	2301      	movs	r3, #1
 80069d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80069d8:	2300      	movs	r3, #0
 80069da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80069dc:	2300      	movs	r3, #0
 80069de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80069e0:	2302      	movs	r3, #2
 80069e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 80069e4:	1d3b      	adds	r3, r7, #4
 80069e6:	4619      	mov	r1, r3
 80069e8:	4868      	ldr	r0, [pc, #416]	; (8006b8c <MX_GPIO_Init+0x38c>)
 80069ea:	f006 f81a 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 80069ee:	2308      	movs	r3, #8
 80069f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80069f2:	2301      	movs	r3, #1
 80069f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80069f6:	2300      	movs	r3, #0
 80069f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80069fe:	2300      	movs	r3, #0
 8006a00:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8006a02:	1d3b      	adds	r3, r7, #4
 8006a04:	4619      	mov	r1, r3
 8006a06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a0a:	f006 f80a 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8006a0e:	2310      	movs	r3, #16
 8006a10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006a12:	2301      	movs	r3, #1
 8006a14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8006a22:	1d3b      	adds	r3, r7, #4
 8006a24:	4619      	mov	r1, r3
 8006a26:	4859      	ldr	r0, [pc, #356]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006a28:	f005 fffb 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8006a2c:	2320      	movs	r3, #32
 8006a2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006a30:	2301      	movs	r3, #1
 8006a32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8006a40:	1d3b      	adds	r3, r7, #4
 8006a42:	4619      	mov	r1, r3
 8006a44:	4851      	ldr	r0, [pc, #324]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006a46:	f005 ffec 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a52:	2300      	movs	r3, #0
 8006a54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a56:	2300      	movs	r3, #0
 8006a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8006a5e:	1d3b      	adds	r3, r7, #4
 8006a60:	4619      	mov	r1, r3
 8006a62:	484b      	ldr	r0, [pc, #300]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006a64:	f005 ffdd 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8006a68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a6c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a72:	2300      	movs	r3, #0
 8006a74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a76:	2300      	movs	r3, #0
 8006a78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8006a7e:	1d3b      	adds	r3, r7, #4
 8006a80:	4619      	mov	r1, r3
 8006a82:	4842      	ldr	r0, [pc, #264]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006a84:	f005 ffcd 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 8006a88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a92:	2300      	movs	r3, #0
 8006a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8006a9e:	1d3b      	adds	r3, r7, #4
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	483a      	ldr	r0, [pc, #232]	; (8006b8c <MX_GPIO_Init+0x38c>)
 8006aa4:	f005 ffbd 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 8006aa8:	2340      	movs	r3, #64	; 0x40
 8006aaa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006aac:	2301      	movs	r3, #1
 8006aae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8006abc:	1d3b      	adds	r3, r7, #4
 8006abe:	4619      	mov	r1, r3
 8006ac0:	4833      	ldr	r0, [pc, #204]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006ac2:	f005 ffae 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8006ac6:	2380      	movs	r3, #128	; 0x80
 8006ac8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006aca:	2301      	movs	r3, #1
 8006acc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8006ada:	1d3b      	adds	r3, r7, #4
 8006adc:	4619      	mov	r1, r3
 8006ade:	482c      	ldr	r0, [pc, #176]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006ae0:	f005 ff9f 	bl	800ca22 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8006ae4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ae8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006aea:	2301      	movs	r3, #1
 8006aec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006aee:	2303      	movs	r3, #3
 8006af0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8006afa:	1d3b      	adds	r3, r7, #4
 8006afc:	4619      	mov	r1, r3
 8006afe:	4824      	ldr	r0, [pc, #144]	; (8006b90 <MX_GPIO_Init+0x390>)
 8006b00:	f005 ff8f 	bl	800ca22 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006b04:	f7ff fd3e 	bl	8006584 <__NVIC_GetPriorityGrouping>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7ff fd8e 	bl	8006630 <NVIC_EncodePriority>
 8006b14:	4603      	mov	r3, r0
 8006b16:	4619      	mov	r1, r3
 8006b18:	2006      	movs	r0, #6
 8006b1a:	f7ff fd5f 	bl	80065dc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8006b1e:	2006      	movs	r0, #6
 8006b20:	f7ff fd3e 	bl	80065a0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006b24:	f7ff fd2e 	bl	8006584 <__NVIC_GetPriorityGrouping>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff fd7e 	bl	8006630 <NVIC_EncodePriority>
 8006b34:	4603      	mov	r3, r0
 8006b36:	4619      	mov	r1, r3
 8006b38:	2007      	movs	r0, #7
 8006b3a:	f7ff fd4f 	bl	80065dc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 8006b3e:	2007      	movs	r0, #7
 8006b40:	f7ff fd2e 	bl	80065a0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006b44:	f7ff fd1e 	bl	8006584 <__NVIC_GetPriorityGrouping>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7ff fd6e 	bl	8006630 <NVIC_EncodePriority>
 8006b54:	4603      	mov	r3, r0
 8006b56:	4619      	mov	r1, r3
 8006b58:	2008      	movs	r0, #8
 8006b5a:	f7ff fd3f 	bl	80065dc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8006b5e:	2008      	movs	r0, #8
 8006b60:	f7ff fd1e 	bl	80065a0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006b64:	f7ff fd0e 	bl	8006584 <__NVIC_GetPriorityGrouping>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff fd5e 	bl	8006630 <NVIC_EncodePriority>
 8006b74:	4603      	mov	r3, r0
 8006b76:	4619      	mov	r1, r3
 8006b78:	2028      	movs	r0, #40	; 0x28
 8006b7a:	f7ff fd2f 	bl	80065dc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006b7e:	2028      	movs	r0, #40	; 0x28
 8006b80:	f7ff fd0e 	bl	80065a0 <__NVIC_EnableIRQ>

}
 8006b84:	bf00      	nop
 8006b86:	3728      	adds	r7, #40	; 0x28
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	e009      	b.n	8006ba0 <MX_GPIO_Init+0x3a0>
 8006b8c:	48000800 	.word	0x48000800
 8006b90:	48000400 	.word	0x48000400
 8006b94:	0f000003 	.word	0x0f000003
 8006b98:	f0000003 	.word	0xf0000003
 8006b9c:	48001400 	.word	0x48001400
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop

08006ba4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006bac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006bb0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d013      	beq.n	8006be4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006bbc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006bc0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8006bc4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00b      	beq.n	8006be4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8006bcc:	e000      	b.n	8006bd0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8006bce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8006bd0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0f9      	beq.n	8006bce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8006bda:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	b2d2      	uxtb	r2, r2
 8006be2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8006be4:	687b      	ldr	r3, [r7, #4]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr

08006bf2 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b086      	sub	sp, #24
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	60f8      	str	r0, [r7, #12]
 8006bfa:	60b9      	str	r1, [r7, #8]
 8006bfc:	607a      	str	r2, [r7, #4]
  int i=0;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8006c02:	2300      	movs	r3, #0
 8006c04:	617b      	str	r3, [r7, #20]
 8006c06:	e009      	b.n	8006c1c <_write+0x2a>
    ITM_SendChar((*ptr++));
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	60ba      	str	r2, [r7, #8]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff ffc7 	bl	8006ba4 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	dbf1      	blt.n	8006c08 <_write+0x16>
  return len;
 8006c24:	687b      	ldr	r3, [r7, #4]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3718      	adds	r7, #24
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
	...

08006c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006c34:	f000 feb5 	bl	80079a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006c38:	f000 f86c 	bl	8006d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006c3c:	f7ff fde0 	bl	8006800 <MX_GPIO_Init>
  MX_DMA_Init();
 8006c40:	f7ff fc66 	bl	8006510 <MX_DMA_Init>
  MX_DAC1_Init();
 8006c44:	f7ff fb16 	bl	8006274 <MX_DAC1_Init>
  MX_DAC2_Init();
 8006c48:	f7ff fb5e 	bl	8006308 <MX_DAC2_Init>
  MX_ADC1_Init();
 8006c4c:	f7ff f9d4 	bl	8005ff8 <MX_ADC1_Init>
  MX_COMP1_Init();
 8006c50:	f7ff fab6 	bl	80061c0 <MX_COMP1_Init>
  MX_TIM2_Init();
 8006c54:	f000 fbaa 	bl	80073ac <MX_TIM2_Init>
  MX_SPI3_Init();
 8006c58:	f000 f908 	bl	8006e6c <MX_SPI3_Init>
  MX_RNG_Init();
 8006c5c:	f000 f8f8 	bl	8006e50 <MX_RNG_Init>
  MX_TIM1_Init();
 8006c60:	f000 fb34 	bl	80072cc <MX_TIM1_Init>
  MX_TIM8_Init();
 8006c64:	f000 fc8a 	bl	800757c <MX_TIM8_Init>
  MX_TIM16_Init();
 8006c68:	f000 fd42 	bl	80076f0 <MX_TIM16_Init>
  MX_TIM15_Init();
 8006c6c:	f000 fcee 	bl	800764c <MX_TIM15_Init>
  MX_TIM5_Init();
 8006c70:	f000 fc36 	bl	80074e0 <MX_TIM5_Init>
  MX_TIM3_Init();
 8006c74:	f000 fbe6 	bl	8007444 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */



  DT_InitRegister();
 8006c78:	f7fe f994 	bl	8004fa4 <DT_InitRegister>

  // main signal function output (external)
  //DAC_InitDevices()
  SM_Init();
 8006c7c:	f7fe fe38 	bl	80058f0 <SM_Init>
  FuncO_Init();
 8006c80:	f7fe fb90 	bl	80053a4 <FuncO_Init>
  FuncO_ApplyPresetToSignal(eDefaultFuncPreset);
 8006c84:	2000      	movs	r0, #0
 8006c86:	f7fe fc09 	bl	800549c <FuncO_ApplyPresetToSignal>
  FuncO_ApplyPresetToSync(eDefaultFuncPreset);
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	f7fe fc60 	bl	8005550 <FuncO_ApplyPresetToSync>

  //TIM8->ARR = sin1_MAX_OUTPUT_ARR;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8006c90:	2110      	movs	r1, #16
 8006c92:	481b      	ldr	r0, [pc, #108]	; (8006d00 <main+0xd0>)
 8006c94:	f002 fb89 	bl	80093aa <HAL_DAC_Start>
  // single clock to run all DAC channels. TODO add independent clocks
  //HAL_TIM_Base_Start(&htim8);
  //HAL_TIM_Base_Start(&htim2);

  // TIM2 - DAC TIMER
  OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8006c98:	4b1a      	ldr	r3, [pc, #104]	; (8006d04 <main+0xd4>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a19      	ldr	r2, [pc, #100]	; (8006d04 <main+0xd4>)
 8006c9e:	f043 0301 	orr.w	r3, r3, #1
 8006ca2:	6013      	str	r3, [r2, #0]
  FreqO_ApplyPreset(eDefaultFreqPreset);
 8006ca4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ca8:	f7fe fb06 	bl	80052b8 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8006cac:	2201      	movs	r2, #1
 8006cae:	2108      	movs	r1, #8
 8006cb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006cb4:	f003 fbc4 	bl	800a440 <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyProfileToSignal(eDefaultVppPreset);
 8006cb8:	2059      	movs	r0, #89	; 0x59
 8006cba:	f7fe ffbf 	bl	8005c3c <VPP_ApplyProfileToSignal>
  //HAL_TIM_Base_Start_IT(&htim3);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006cc4:	4810      	ldr	r0, [pc, #64]	; (8006d08 <main+0xd8>)
 8006cc6:	f003 fbbb 	bl	800a440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006cd0:	480d      	ldr	r0, [pc, #52]	; (8006d08 <main+0xd8>)
 8006cd2:	f003 fbb5 	bl	800a440 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8006cd6:	480d      	ldr	r0, [pc, #52]	; (8006d0c <main+0xdc>)
 8006cd8:	f004 fcac 	bl	800b634 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8006cdc:	4b0c      	ldr	r3, [pc, #48]	; (8006d10 <main+0xe0>)
 8006cde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ce2:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8006ce4:	4b0a      	ldr	r3, [pc, #40]	; (8006d10 <main+0xe0>)
 8006ce6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cea:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8006cec:	f7fa f81a 	bl	8000d24 <DM_Init>
  DM_PostInit();
 8006cf0:	f7fa f826 	bl	8000d40 <DM_PostInit>

  IM_Init();
 8006cf4:	f7fd ffa4 	bl	8004c40 <IM_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8006cf8:	f7fc ff40 	bl	8003b7c <EM_ProcessEvent>
 8006cfc:	e7fc      	b.n	8006cf8 <main+0xc8>
 8006cfe:	bf00      	nop
 8006d00:	200025f8 	.word	0x200025f8
 8006d04:	40013400 	.word	0x40013400
 8006d08:	48000800 	.word	0x48000800
 8006d0c:	20002860 	.word	0x20002860
 8006d10:	40001000 	.word	0x40001000

08006d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b0a8      	sub	sp, #160	; 0xa0
 8006d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006d1a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006d1e:	2238      	movs	r2, #56	; 0x38
 8006d20:	2100      	movs	r1, #0
 8006d22:	4618      	mov	r0, r3
 8006d24:	f006 ff6c 	bl	800dc00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006d28:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	605a      	str	r2, [r3, #4]
 8006d32:	609a      	str	r2, [r3, #8]
 8006d34:	60da      	str	r2, [r3, #12]
 8006d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006d38:	463b      	mov	r3, r7
 8006d3a:	2254      	movs	r2, #84	; 0x54
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f006 ff5e 	bl	800dc00 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006d44:	2000      	movs	r0, #0
 8006d46:	f003 fb93 	bl	800a470 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8006d4a:	2322      	movs	r3, #34	; 0x22
 8006d4c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006d4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d52:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006d54:	2340      	movs	r3, #64	; 0x40
 8006d56:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006d5e:	2302      	movs	r3, #2
 8006d60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006d64:	2302      	movs	r3, #2
 8006d66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8006d6a:	2302      	movs	r3, #2
 8006d6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8006d70:	232a      	movs	r3, #42	; 0x2a
 8006d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 8006d76:	231e      	movs	r3, #30
 8006d78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8006d7c:	2304      	movs	r3, #4
 8006d7e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006d82:	2302      	movs	r3, #2
 8006d84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006d88:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f003 fc13 	bl	800a5b8 <HAL_RCC_OscConfig>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8006d98:	f000 f82a 	bl	8006df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d9c:	230f      	movs	r3, #15
 8006d9e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006da0:	2303      	movs	r3, #3
 8006da2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006da4:	2300      	movs	r3, #0
 8006da6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006da8:	2300      	movs	r3, #0
 8006daa:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006dac:	2300      	movs	r3, #0
 8006dae:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8006db0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006db4:	2108      	movs	r1, #8
 8006db6:	4618      	mov	r0, r3
 8006db8:	f003 ff16 	bl	800abe8 <HAL_RCC_ClockConfig>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8006dc2:	f000 f815 	bl	8006df0 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8006dc6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006dca:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8006dd0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006dd4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006dd6:	463b      	mov	r3, r7
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f004 f8f5 	bl	800afc8 <HAL_RCCEx_PeriphCLKConfig>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8006de4:	f000 f804 	bl	8006df0 <Error_Handler>
  }
}
 8006de8:	bf00      	nop
 8006dea:	37a0      	adds	r7, #160	; 0xa0
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006df4:	bf00      	nop
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f043 0204 	orr.w	r2, r3, #4
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	370c      	adds	r7, #12
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
	...

08006e20 <LL_AHB2_GRP1_EnableClock>:
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006e28:	4b08      	ldr	r3, [pc, #32]	; (8006e4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e2c:	4907      	ldr	r1, [pc, #28]	; (8006e4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006e34:	4b05      	ldr	r3, [pc, #20]	; (8006e4c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
}
 8006e40:	bf00      	nop
 8006e42:	3714      	adds	r7, #20
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	40021000 	.word	0x40021000

08006e50 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8006e54:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006e58:	f7ff ffe2 	bl	8006e20 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8006e5c:	4802      	ldr	r0, [pc, #8]	; (8006e68 <MX_RNG_Init+0x18>)
 8006e5e:	f7ff ffce 	bl	8006dfe <LL_RNG_Enable>

}
 8006e62:	bf00      	nop
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	50060800 	.word	0x50060800

08006e6c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8006e70:	4b1b      	ldr	r3, [pc, #108]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e72:	4a1c      	ldr	r2, [pc, #112]	; (8006ee4 <MX_SPI3_Init+0x78>)
 8006e74:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006e76:	4b1a      	ldr	r3, [pc, #104]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006e7c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006e7e:	4b18      	ldr	r3, [pc, #96]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e80:	2200      	movs	r2, #0
 8006e82:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006e84:	4b16      	ldr	r3, [pc, #88]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e86:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006e8a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e8c:	4b14      	ldr	r3, [pc, #80]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e8e:	2200      	movs	r2, #0
 8006e90:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006e92:	4b13      	ldr	r3, [pc, #76]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006e98:	4b11      	ldr	r3, [pc, #68]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e9e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006ea0:	4b0f      	ldr	r3, [pc, #60]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006ea2:	2210      	movs	r2, #16
 8006ea4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006ea6:	4b0e      	ldr	r3, [pc, #56]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006eac:	4b0c      	ldr	r3, [pc, #48]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006eae:	2200      	movs	r2, #0
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006eb2:	4b0b      	ldr	r3, [pc, #44]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8006eb8:	4b09      	ldr	r3, [pc, #36]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006eba:	2207      	movs	r2, #7
 8006ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006ebe:	4b08      	ldr	r3, [pc, #32]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006ec4:	4b06      	ldr	r3, [pc, #24]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006ec6:	2208      	movs	r2, #8
 8006ec8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006eca:	4805      	ldr	r0, [pc, #20]	; (8006ee0 <MX_SPI3_Init+0x74>)
 8006ecc:	f004 fac8 	bl	800b460 <HAL_SPI_Init>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d001      	beq.n	8006eda <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8006ed6:	f7ff ff8b 	bl	8006df0 <Error_Handler>
  }

}
 8006eda:	bf00      	nop
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	200026cc 	.word	0x200026cc
 8006ee4:	40003c00 	.word	0x40003c00

08006ee8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b08a      	sub	sp, #40	; 0x28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ef0:	f107 0314 	add.w	r3, r7, #20
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	605a      	str	r2, [r3, #4]
 8006efa:	609a      	str	r2, [r3, #8]
 8006efc:	60da      	str	r2, [r3, #12]
 8006efe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a17      	ldr	r2, [pc, #92]	; (8006f64 <HAL_SPI_MspInit+0x7c>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d128      	bne.n	8006f5c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006f0a:	4b17      	ldr	r3, [pc, #92]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f0e:	4a16      	ldr	r2, [pc, #88]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f14:	6593      	str	r3, [r2, #88]	; 0x58
 8006f16:	4b14      	ldr	r3, [pc, #80]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f1e:	613b      	str	r3, [r7, #16]
 8006f20:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f22:	4b11      	ldr	r3, [pc, #68]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f26:	4a10      	ldr	r2, [pc, #64]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f28:	f043 0304 	orr.w	r3, r3, #4
 8006f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f2e:	4b0e      	ldr	r3, [pc, #56]	; (8006f68 <HAL_SPI_MspInit+0x80>)
 8006f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f32:	f003 0304 	and.w	r3, r3, #4
 8006f36:	60fb      	str	r3, [r7, #12]
 8006f38:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006f3a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f40:	2302      	movs	r3, #2
 8006f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f44:	2300      	movs	r3, #0
 8006f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006f4c:	2306      	movs	r3, #6
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f50:	f107 0314 	add.w	r3, r7, #20
 8006f54:	4619      	mov	r1, r3
 8006f56:	4805      	ldr	r0, [pc, #20]	; (8006f6c <HAL_SPI_MspInit+0x84>)
 8006f58:	f003 f8f0 	bl	800a13c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8006f5c:	bf00      	nop
 8006f5e:	3728      	adds	r7, #40	; 0x28
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40003c00 	.word	0x40003c00
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	48000800 	.word	0x48000800

08006f70 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006f74:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	4a04      	ldr	r2, [pc, #16]	; (8006f8c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8006f7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f7e:	6093      	str	r3, [r2, #8]
}
 8006f80:	bf00      	nop
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	40007000 	.word	0x40007000

08006f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f96:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <HAL_MspInit+0x44>)
 8006f98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f9a:	4a0e      	ldr	r2, [pc, #56]	; (8006fd4 <HAL_MspInit+0x44>)
 8006f9c:	f043 0301 	orr.w	r3, r3, #1
 8006fa0:	6613      	str	r3, [r2, #96]	; 0x60
 8006fa2:	4b0c      	ldr	r3, [pc, #48]	; (8006fd4 <HAL_MspInit+0x44>)
 8006fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	607b      	str	r3, [r7, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006fae:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <HAL_MspInit+0x44>)
 8006fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fb2:	4a08      	ldr	r2, [pc, #32]	; (8006fd4 <HAL_MspInit+0x44>)
 8006fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fb8:	6593      	str	r3, [r2, #88]	; 0x58
 8006fba:	4b06      	ldr	r3, [pc, #24]	; (8006fd4 <HAL_MspInit+0x44>)
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8006fc6:	f7ff ffd3 	bl	8006f70 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006fca:	bf00      	nop
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	40021000 	.word	0x40021000

08006fd8 <LL_EXTI_IsActiveFlag_0_31>:
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8006fe0:	4b07      	ldr	r3, [pc, #28]	; (8007000 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8006fe2:	695a      	ldr	r2, [r3, #20]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d101      	bne.n	8006ff2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	40010400 	.word	0x40010400

08007004 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800700c:	4a04      	ldr	r2, [pc, #16]	; (8007020 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6153      	str	r3, [r2, #20]
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	40010400 	.word	0x40010400

08007024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007028:	bf00      	nop
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007032:	b480      	push	{r7}
 8007034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007036:	e7fe      	b.n	8007036 <HardFault_Handler+0x4>

08007038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007038:	b480      	push	{r7}
 800703a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800703c:	e7fe      	b.n	800703c <MemManage_Handler+0x4>

0800703e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800703e:	b480      	push	{r7}
 8007040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007042:	e7fe      	b.n	8007042 <BusFault_Handler+0x4>

08007044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007044:	b480      	push	{r7}
 8007046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007048:	e7fe      	b.n	8007048 <UsageFault_Handler+0x4>

0800704a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800704a:	b480      	push	{r7}
 800704c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800704e:	bf00      	nop
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007058:	b480      	push	{r7}
 800705a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800705c:	bf00      	nop
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007066:	b480      	push	{r7}
 8007068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800706a:	bf00      	nop
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007078:	f000 fce6 	bl	8007a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800707c:	bf00      	nop
 800707e:	bd80      	pop	{r7, pc}

08007080 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007084:	f7fd fe94 	bl	8004db0 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8007088:	2001      	movs	r0, #1
 800708a:	f7ff ffa5 	bl	8006fd8 <LL_EXTI_IsActiveFlag_0_31>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d002      	beq.n	800709a <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007094:	2001      	movs	r0, #1
 8007096:	f7ff ffb5 	bl	8007004 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800709a:	bf00      	nop
 800709c:	bd80      	pop	{r7, pc}

0800709e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 80070a2:	f7fd feab 	bl	8004dfc <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 80070a6:	2002      	movs	r0, #2
 80070a8:	f7ff ff96 	bl	8006fd8 <LL_EXTI_IsActiveFlag_0_31>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d002      	beq.n	80070b8 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 80070b2:	2002      	movs	r0, #2
 80070b4:	f7ff ffa6 	bl	8007004 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80070b8:	bf00      	nop
 80070ba:	bd80      	pop	{r7, pc}

080070bc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 80070c0:	f7fd fec2 	bl	8004e48 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 80070c4:	2004      	movs	r0, #4
 80070c6:	f7ff ff87 	bl	8006fd8 <LL_EXTI_IsActiveFlag_0_31>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d002      	beq.n	80070d6 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 80070d0:	2004      	movs	r0, #4
 80070d2:	f7ff ff97 	bl	8007004 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80070d6:	bf00      	nop
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80070e0:	4802      	ldr	r0, [pc, #8]	; (80070ec <DMA1_Channel1_IRQHandler+0x10>)
 80070e2:	f002 fedb 	bl	8009e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80070e6:	bf00      	nop
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	20002560 	.word	0x20002560

080070f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80070f4:	4802      	ldr	r0, [pc, #8]	; (8007100 <DMA1_Channel2_IRQHandler+0x10>)
 80070f6:	f002 fed1 	bl	8009e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80070fa:	bf00      	nop
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	2000260c 	.word	0x2000260c

08007104 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8007108:	4802      	ldr	r0, [pc, #8]	; (8007114 <DMA1_Channel3_IRQHandler+0x10>)
 800710a:	f002 fec7 	bl	8009e9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800710e:	bf00      	nop
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	2000266c 	.word	0x2000266c

08007118 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 800711c:	f7f9 fe2e 	bl	8000d7c <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 8007120:	f7fd feb8 	bl	8004e94 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007124:	4803      	ldr	r0, [pc, #12]	; (8007134 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 8007126:	f004 fbe6 	bl	800b8f6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800712a:	4803      	ldr	r0, [pc, #12]	; (8007138 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 800712c:	f004 fbe3 	bl	800b8f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8007130:	bf00      	nop
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20002860 	.word	0x20002860
 8007138:	2000277c 	.word	0x2000277c

0800713c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007140:	4802      	ldr	r0, [pc, #8]	; (800714c <TIM3_IRQHandler+0x10>)
 8007142:	f004 fbd8 	bl	800b8f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007146:	bf00      	nop
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	20002814 	.word	0x20002814

08007150 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007154:	f7fd fddc 	bl	8004d10 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007158:	f7fd fe02 	bl	8004d60 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 800715c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007160:	f7ff ff3a 	bl	8006fd8 <LL_EXTI_IsActiveFlag_0_31>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d003      	beq.n	8007172 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800716a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800716e:	f7ff ff49 	bl	8007004 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007172:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007176:	f7ff ff2f 	bl	8006fd8 <LL_EXTI_IsActiveFlag_0_31>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d003      	beq.n	8007188 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007180:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007184:	f7ff ff3e 	bl	8007004 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007188:	bf00      	nop
 800718a:	bd80      	pop	{r7, pc}

0800718c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007190:	f7fd fd66 	bl	8004c60 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007194:	4802      	ldr	r0, [pc, #8]	; (80071a0 <TIM5_IRQHandler+0x14>)
 8007196:	f004 fbae 	bl	800b8f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800719a:	bf00      	nop
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	200027c8 	.word	0x200027c8

080071a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80071b0:	2300      	movs	r3, #0
 80071b2:	617b      	str	r3, [r7, #20]
 80071b4:	e00a      	b.n	80071cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80071b6:	f3af 8000 	nop.w
 80071ba:	4601      	mov	r1, r0
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	60ba      	str	r2, [r7, #8]
 80071c2:	b2ca      	uxtb	r2, r1
 80071c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	3301      	adds	r3, #1
 80071ca:	617b      	str	r3, [r7, #20]
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	dbf0      	blt.n	80071b6 <_read+0x12>
	}

return len;
 80071d4:	687b      	ldr	r3, [r7, #4]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3718      	adds	r7, #24
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <_close>:
	}
	return len;
}

int _close(int file)
{
 80071de:	b480      	push	{r7}
 80071e0:	b083      	sub	sp, #12
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
	return -1;
 80071e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b083      	sub	sp, #12
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
 80071fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007206:	605a      	str	r2, [r3, #4]
	return 0;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <_isatty>:

int _isatty(int file)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
	return 1;
 800721e:	2301      	movs	r3, #1
}
 8007220:	4618      	mov	r0, r3
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	607a      	str	r2, [r7, #4]
	return 0;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
	...

08007248 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007250:	4b11      	ldr	r3, [pc, #68]	; (8007298 <_sbrk+0x50>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d102      	bne.n	800725e <_sbrk+0x16>
		heap_end = &end;
 8007258:	4b0f      	ldr	r3, [pc, #60]	; (8007298 <_sbrk+0x50>)
 800725a:	4a10      	ldr	r2, [pc, #64]	; (800729c <_sbrk+0x54>)
 800725c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800725e:	4b0e      	ldr	r3, [pc, #56]	; (8007298 <_sbrk+0x50>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007264:	4b0c      	ldr	r3, [pc, #48]	; (8007298 <_sbrk+0x50>)
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4413      	add	r3, r2
 800726c:	466a      	mov	r2, sp
 800726e:	4293      	cmp	r3, r2
 8007270:	d907      	bls.n	8007282 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007272:	f006 fc9b 	bl	800dbac <__errno>
 8007276:	4602      	mov	r2, r0
 8007278:	230c      	movs	r3, #12
 800727a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800727c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007280:	e006      	b.n	8007290 <_sbrk+0x48>
	}

	heap_end += incr;
 8007282:	4b05      	ldr	r3, [pc, #20]	; (8007298 <_sbrk+0x50>)
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4413      	add	r3, r2
 800728a:	4a03      	ldr	r2, [pc, #12]	; (8007298 <_sbrk+0x50>)
 800728c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800728e:	68fb      	ldr	r3, [r7, #12]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	20001f0c 	.word	0x20001f0c
 800729c:	20002950 	.word	0x20002950

080072a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80072a0:	b480      	push	{r7}
 80072a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80072a4:	4b08      	ldr	r3, [pc, #32]	; (80072c8 <SystemInit+0x28>)
 80072a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072aa:	4a07      	ldr	r2, [pc, #28]	; (80072c8 <SystemInit+0x28>)
 80072ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80072b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80072b4:	4b04      	ldr	r3, [pc, #16]	; (80072c8 <SystemInit+0x28>)
 80072b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80072ba:	609a      	str	r2, [r3, #8]
#endif
}
 80072bc:	bf00      	nop
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	e000ed00 	.word	0xe000ed00

080072cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b09a      	sub	sp, #104	; 0x68
 80072d0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80072d2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80072d6:	2224      	movs	r2, #36	; 0x24
 80072d8:	2100      	movs	r1, #0
 80072da:	4618      	mov	r0, r3
 80072dc:	f006 fc90 	bl	800dc00 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80072e4:	2200      	movs	r2, #0
 80072e6:	601a      	str	r2, [r3, #0]
 80072e8:	605a      	str	r2, [r3, #4]
 80072ea:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80072ec:	1d3b      	adds	r3, r7, #4
 80072ee:	2234      	movs	r2, #52	; 0x34
 80072f0:	2100      	movs	r1, #0
 80072f2:	4618      	mov	r0, r3
 80072f4:	f006 fc84 	bl	800dc00 <memset>

  htim1.Instance = TIM1;
 80072f8:	4b2a      	ldr	r3, [pc, #168]	; (80073a4 <MX_TIM1_Init+0xd8>)
 80072fa:	4a2b      	ldr	r2, [pc, #172]	; (80073a8 <MX_TIM1_Init+0xdc>)
 80072fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80072fe:	4b29      	ldr	r3, [pc, #164]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007300:	2200      	movs	r2, #0
 8007302:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8007304:	4b27      	ldr	r3, [pc, #156]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007306:	2260      	movs	r2, #96	; 0x60
 8007308:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 800730a:	4b26      	ldr	r3, [pc, #152]	; (80073a4 <MX_TIM1_Init+0xd8>)
 800730c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007310:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007312:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007314:	2200      	movs	r2, #0
 8007316:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007318:	4b22      	ldr	r3, [pc, #136]	; (80073a4 <MX_TIM1_Init+0xd8>)
 800731a:	2200      	movs	r2, #0
 800731c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800731e:	4b21      	ldr	r3, [pc, #132]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007320:	2280      	movs	r2, #128	; 0x80
 8007322:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8007324:	2302      	movs	r3, #2
 8007326:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007328:	2300      	movs	r3, #0
 800732a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800732c:	2301      	movs	r3, #1
 800732e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007330:	2300      	movs	r3, #0
 8007332:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8007334:	2300      	movs	r3, #0
 8007336:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007338:	2300      	movs	r3, #0
 800733a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800733c:	2301      	movs	r3, #1
 800733e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007340:	2300      	movs	r3, #0
 8007342:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8007344:	2300      	movs	r3, #0
 8007346:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8007348:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800734c:	4619      	mov	r1, r3
 800734e:	4815      	ldr	r0, [pc, #84]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007350:	f004 fa2b 	bl	800b7aa <HAL_TIM_Encoder_Init>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800735a:	f7ff fd49 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800735e:	2320      	movs	r3, #32
 8007360:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007362:	2300      	movs	r3, #0
 8007364:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007366:	2300      	movs	r3, #0
 8007368:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800736a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800736e:	4619      	mov	r1, r3
 8007370:	480c      	ldr	r0, [pc, #48]	; (80073a4 <MX_TIM1_Init+0xd8>)
 8007372:	f004 fea5 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d001      	beq.n	8007380 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800737c:	f7ff fd38 	bl	8006df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007380:	2300      	movs	r3, #0
 8007382:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007384:	2300      	movs	r3, #0
 8007386:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007388:	1d3b      	adds	r3, r7, #4
 800738a:	4619      	mov	r1, r3
 800738c:	4805      	ldr	r0, [pc, #20]	; (80073a4 <MX_TIM1_Init+0xd8>)
 800738e:	f004 ff2d 	bl	800c1ec <HAL_TIMEx_ConfigBreakDeadTime>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8007398:	f7ff fd2a 	bl	8006df0 <Error_Handler>
  }

}
 800739c:	bf00      	nop
 800739e:	3768      	adds	r7, #104	; 0x68
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	20002860 	.word	0x20002860
 80073a8:	40012c00 	.word	0x40012c00

080073ac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b088      	sub	sp, #32
 80073b0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80073b2:	f107 0310 	add.w	r3, r7, #16
 80073b6:	2200      	movs	r2, #0
 80073b8:	601a      	str	r2, [r3, #0]
 80073ba:	605a      	str	r2, [r3, #4]
 80073bc:	609a      	str	r2, [r3, #8]
 80073be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80073c0:	1d3b      	adds	r3, r7, #4
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	605a      	str	r2, [r3, #4]
 80073c8:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80073ca:	4b1d      	ldr	r3, [pc, #116]	; (8007440 <MX_TIM2_Init+0x94>)
 80073cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80073d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80073d2:	4b1b      	ldr	r3, [pc, #108]	; (8007440 <MX_TIM2_Init+0x94>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80073d8:	4b19      	ldr	r3, [pc, #100]	; (8007440 <MX_TIM2_Init+0x94>)
 80073da:	2200      	movs	r2, #0
 80073dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80073de:	4b18      	ldr	r3, [pc, #96]	; (8007440 <MX_TIM2_Init+0x94>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80073e4:	4b16      	ldr	r3, [pc, #88]	; (8007440 <MX_TIM2_Init+0x94>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80073ea:	4b15      	ldr	r3, [pc, #84]	; (8007440 <MX_TIM2_Init+0x94>)
 80073ec:	2280      	movs	r2, #128	; 0x80
 80073ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80073f0:	4813      	ldr	r0, [pc, #76]	; (8007440 <MX_TIM2_Init+0x94>)
 80073f2:	f004 f8c7 	bl	800b584 <HAL_TIM_Base_Init>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d001      	beq.n	8007400 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80073fc:	f7ff fcf8 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007404:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007406:	f107 0310 	add.w	r3, r7, #16
 800740a:	4619      	mov	r1, r3
 800740c:	480c      	ldr	r0, [pc, #48]	; (8007440 <MX_TIM2_Init+0x94>)
 800740e:	f004 fbf1 	bl	800bbf4 <HAL_TIM_ConfigClockSource>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d001      	beq.n	800741c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8007418:	f7ff fcea 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800741c:	2320      	movs	r3, #32
 800741e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007420:	2300      	movs	r3, #0
 8007422:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007424:	1d3b      	adds	r3, r7, #4
 8007426:	4619      	mov	r1, r3
 8007428:	4805      	ldr	r0, [pc, #20]	; (8007440 <MX_TIM2_Init+0x94>)
 800742a:	f004 fe49 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d001      	beq.n	8007438 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8007434:	f7ff fcdc 	bl	8006df0 <Error_Handler>
  }

}
 8007438:	bf00      	nop
 800743a:	3720      	adds	r7, #32
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	200028ac 	.word	0x200028ac

08007444 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b088      	sub	sp, #32
 8007448:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800744a:	f107 0310 	add.w	r3, r7, #16
 800744e:	2200      	movs	r2, #0
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	605a      	str	r2, [r3, #4]
 8007454:	609a      	str	r2, [r3, #8]
 8007456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007458:	1d3b      	adds	r3, r7, #4
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]
 800745e:	605a      	str	r2, [r3, #4]
 8007460:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8007462:	4b1d      	ldr	r3, [pc, #116]	; (80074d8 <MX_TIM3_Init+0x94>)
 8007464:	4a1d      	ldr	r2, [pc, #116]	; (80074dc <MX_TIM3_Init+0x98>)
 8007466:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007468:	4b1b      	ldr	r3, [pc, #108]	; (80074d8 <MX_TIM3_Init+0x94>)
 800746a:	2200      	movs	r2, #0
 800746c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800746e:	4b1a      	ldr	r3, [pc, #104]	; (80074d8 <MX_TIM3_Init+0x94>)
 8007470:	2210      	movs	r2, #16
 8007472:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8007474:	4b18      	ldr	r3, [pc, #96]	; (80074d8 <MX_TIM3_Init+0x94>)
 8007476:	2201      	movs	r2, #1
 8007478:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800747a:	4b17      	ldr	r3, [pc, #92]	; (80074d8 <MX_TIM3_Init+0x94>)
 800747c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007480:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007482:	4b15      	ldr	r3, [pc, #84]	; (80074d8 <MX_TIM3_Init+0x94>)
 8007484:	2200      	movs	r2, #0
 8007486:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007488:	4813      	ldr	r0, [pc, #76]	; (80074d8 <MX_TIM3_Init+0x94>)
 800748a:	f004 f87b 	bl	800b584 <HAL_TIM_Base_Init>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007494:	f7ff fcac 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007498:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800749c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800749e:	f107 0310 	add.w	r3, r7, #16
 80074a2:	4619      	mov	r1, r3
 80074a4:	480c      	ldr	r0, [pc, #48]	; (80074d8 <MX_TIM3_Init+0x94>)
 80074a6:	f004 fba5 	bl	800bbf4 <HAL_TIM_ConfigClockSource>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80074b0:	f7ff fc9e 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80074b4:	2300      	movs	r3, #0
 80074b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80074b8:	2300      	movs	r3, #0
 80074ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80074bc:	1d3b      	adds	r3, r7, #4
 80074be:	4619      	mov	r1, r3
 80074c0:	4805      	ldr	r0, [pc, #20]	; (80074d8 <MX_TIM3_Init+0x94>)
 80074c2:	f004 fdfd 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80074cc:	f7ff fc90 	bl	8006df0 <Error_Handler>
  }

}
 80074d0:	bf00      	nop
 80074d2:	3720      	adds	r7, #32
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	20002814 	.word	0x20002814
 80074dc:	40000400 	.word	0x40000400

080074e0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b088      	sub	sp, #32
 80074e4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80074e6:	f107 0310 	add.w	r3, r7, #16
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]
 80074ee:	605a      	str	r2, [r3, #4]
 80074f0:	609a      	str	r2, [r3, #8]
 80074f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074f4:	1d3b      	adds	r3, r7, #4
 80074f6:	2200      	movs	r2, #0
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	605a      	str	r2, [r3, #4]
 80074fc:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 80074fe:	4b1d      	ldr	r3, [pc, #116]	; (8007574 <MX_TIM5_Init+0x94>)
 8007500:	4a1d      	ldr	r2, [pc, #116]	; (8007578 <MX_TIM5_Init+0x98>)
 8007502:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007504:	4b1b      	ldr	r3, [pc, #108]	; (8007574 <MX_TIM5_Init+0x94>)
 8007506:	2200      	movs	r2, #0
 8007508:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800750a:	4b1a      	ldr	r3, [pc, #104]	; (8007574 <MX_TIM5_Init+0x94>)
 800750c:	2200      	movs	r2, #0
 800750e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8007510:	4b18      	ldr	r3, [pc, #96]	; (8007574 <MX_TIM5_Init+0x94>)
 8007512:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007516:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007518:	4b16      	ldr	r3, [pc, #88]	; (8007574 <MX_TIM5_Init+0x94>)
 800751a:	2200      	movs	r2, #0
 800751c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800751e:	4b15      	ldr	r3, [pc, #84]	; (8007574 <MX_TIM5_Init+0x94>)
 8007520:	2280      	movs	r2, #128	; 0x80
 8007522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007524:	4813      	ldr	r0, [pc, #76]	; (8007574 <MX_TIM5_Init+0x94>)
 8007526:	f004 f82d 	bl	800b584 <HAL_TIM_Base_Init>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d001      	beq.n	8007534 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007530:	f7ff fc5e 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007538:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800753a:	f107 0310 	add.w	r3, r7, #16
 800753e:	4619      	mov	r1, r3
 8007540:	480c      	ldr	r0, [pc, #48]	; (8007574 <MX_TIM5_Init+0x94>)
 8007542:	f004 fb57 	bl	800bbf4 <HAL_TIM_ConfigClockSource>
 8007546:	4603      	mov	r3, r0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d001      	beq.n	8007550 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800754c:	f7ff fc50 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007550:	2300      	movs	r3, #0
 8007552:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007558:	1d3b      	adds	r3, r7, #4
 800755a:	4619      	mov	r1, r3
 800755c:	4805      	ldr	r0, [pc, #20]	; (8007574 <MX_TIM5_Init+0x94>)
 800755e:	f004 fdaf 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d001      	beq.n	800756c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007568:	f7ff fc42 	bl	8006df0 <Error_Handler>
  }

}
 800756c:	bf00      	nop
 800756e:	3720      	adds	r7, #32
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	200027c8 	.word	0x200027c8
 8007578:	40000c00 	.word	0x40000c00

0800757c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b094      	sub	sp, #80	; 0x50
 8007580:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007582:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	605a      	str	r2, [r3, #4]
 800758c:	609a      	str	r2, [r3, #8]
 800758e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007590:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007594:	2200      	movs	r2, #0
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	605a      	str	r2, [r3, #4]
 800759a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800759c:	463b      	mov	r3, r7
 800759e:	2234      	movs	r2, #52	; 0x34
 80075a0:	2100      	movs	r1, #0
 80075a2:	4618      	mov	r0, r3
 80075a4:	f006 fb2c 	bl	800dc00 <memset>

  htim8.Instance = TIM8;
 80075a8:	4b26      	ldr	r3, [pc, #152]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075aa:	4a27      	ldr	r2, [pc, #156]	; (8007648 <MX_TIM8_Init+0xcc>)
 80075ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80075ae:	4b25      	ldr	r3, [pc, #148]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075b0:	2200      	movs	r2, #0
 80075b2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075b4:	4b23      	ldr	r3, [pc, #140]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80075ba:	4b22      	ldr	r3, [pc, #136]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075bc:	2201      	movs	r2, #1
 80075be:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075c0:	4b20      	ldr	r3, [pc, #128]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075c2:	2200      	movs	r2, #0
 80075c4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80075c6:	4b1f      	ldr	r3, [pc, #124]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80075cc:	4b1d      	ldr	r3, [pc, #116]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075ce:	2280      	movs	r2, #128	; 0x80
 80075d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80075d2:	481c      	ldr	r0, [pc, #112]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075d4:	f003 ffd6 	bl	800b584 <HAL_TIM_Base_Init>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80075de:	f7ff fc07 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80075e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075e6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80075e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80075ec:	4619      	mov	r1, r3
 80075ee:	4815      	ldr	r0, [pc, #84]	; (8007644 <MX_TIM8_Init+0xc8>)
 80075f0:	f004 fb00 	bl	800bbf4 <HAL_TIM_ConfigClockSource>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80075fa:	f7ff fbf9 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80075fe:	2320      	movs	r3, #32
 8007600:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007602:	2300      	movs	r3, #0
 8007604:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007606:	2300      	movs	r3, #0
 8007608:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800760a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800760e:	4619      	mov	r1, r3
 8007610:	480c      	ldr	r0, [pc, #48]	; (8007644 <MX_TIM8_Init+0xc8>)
 8007612:	f004 fd55 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d001      	beq.n	8007620 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800761c:	f7ff fbe8 	bl	8006df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007620:	2300      	movs	r3, #0
 8007622:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007624:	2300      	movs	r3, #0
 8007626:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007628:	463b      	mov	r3, r7
 800762a:	4619      	mov	r1, r3
 800762c:	4805      	ldr	r0, [pc, #20]	; (8007644 <MX_TIM8_Init+0xc8>)
 800762e:	f004 fddd 	bl	800c1ec <HAL_TIMEx_ConfigBreakDeadTime>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8007638:	f7ff fbda 	bl	8006df0 <Error_Handler>
  }

}
 800763c:	bf00      	nop
 800763e:	3750      	adds	r7, #80	; 0x50
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20002730 	.word	0x20002730
 8007648:	40013400 	.word	0x40013400

0800764c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b088      	sub	sp, #32
 8007650:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007652:	f107 0310 	add.w	r3, r7, #16
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	605a      	str	r2, [r3, #4]
 800765c:	609a      	str	r2, [r3, #8]
 800765e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007660:	1d3b      	adds	r3, r7, #4
 8007662:	2200      	movs	r2, #0
 8007664:	601a      	str	r2, [r3, #0]
 8007666:	605a      	str	r2, [r3, #4]
 8007668:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 800766a:	4b1f      	ldr	r3, [pc, #124]	; (80076e8 <MX_TIM15_Init+0x9c>)
 800766c:	4a1f      	ldr	r2, [pc, #124]	; (80076ec <MX_TIM15_Init+0xa0>)
 800766e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8007670:	4b1d      	ldr	r3, [pc, #116]	; (80076e8 <MX_TIM15_Init+0x9c>)
 8007672:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007676:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007678:	4b1b      	ldr	r3, [pc, #108]	; (80076e8 <MX_TIM15_Init+0x9c>)
 800767a:	2200      	movs	r2, #0
 800767c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 800767e:	4b1a      	ldr	r3, [pc, #104]	; (80076e8 <MX_TIM15_Init+0x9c>)
 8007680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007684:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007686:	4b18      	ldr	r3, [pc, #96]	; (80076e8 <MX_TIM15_Init+0x9c>)
 8007688:	2200      	movs	r2, #0
 800768a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800768c:	4b16      	ldr	r3, [pc, #88]	; (80076e8 <MX_TIM15_Init+0x9c>)
 800768e:	2200      	movs	r2, #0
 8007690:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007692:	4b15      	ldr	r3, [pc, #84]	; (80076e8 <MX_TIM15_Init+0x9c>)
 8007694:	2200      	movs	r2, #0
 8007696:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007698:	4813      	ldr	r0, [pc, #76]	; (80076e8 <MX_TIM15_Init+0x9c>)
 800769a:	f003 ff73 	bl	800b584 <HAL_TIM_Base_Init>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d001      	beq.n	80076a8 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80076a4:	f7ff fba4 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80076a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80076ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80076ae:	f107 0310 	add.w	r3, r7, #16
 80076b2:	4619      	mov	r1, r3
 80076b4:	480c      	ldr	r0, [pc, #48]	; (80076e8 <MX_TIM15_Init+0x9c>)
 80076b6:	f004 fa9d 	bl	800bbf4 <HAL_TIM_ConfigClockSource>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80076c0:	f7ff fb96 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076c4:	2300      	movs	r3, #0
 80076c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80076c8:	2300      	movs	r3, #0
 80076ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80076cc:	1d3b      	adds	r3, r7, #4
 80076ce:	4619      	mov	r1, r3
 80076d0:	4805      	ldr	r0, [pc, #20]	; (80076e8 <MX_TIM15_Init+0x9c>)
 80076d2:	f004 fcf5 	bl	800c0c0 <HAL_TIMEx_MasterConfigSynchronization>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d001      	beq.n	80076e0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80076dc:	f7ff fb88 	bl	8006df0 <Error_Handler>
  }

}
 80076e0:	bf00      	nop
 80076e2:	3720      	adds	r7, #32
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	2000277c 	.word	0x2000277c
 80076ec:	40014000 	.word	0x40014000

080076f0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 80076f4:	4b10      	ldr	r3, [pc, #64]	; (8007738 <MX_TIM16_Init+0x48>)
 80076f6:	4a11      	ldr	r2, [pc, #68]	; (800773c <MX_TIM16_Init+0x4c>)
 80076f8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 80076fa:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <MX_TIM16_Init+0x48>)
 80076fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007700:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007702:	4b0d      	ldr	r3, [pc, #52]	; (8007738 <MX_TIM16_Init+0x48>)
 8007704:	2200      	movs	r2, #0
 8007706:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8007708:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <MX_TIM16_Init+0x48>)
 800770a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800770e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007710:	4b09      	ldr	r3, [pc, #36]	; (8007738 <MX_TIM16_Init+0x48>)
 8007712:	2200      	movs	r2, #0
 8007714:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007716:	4b08      	ldr	r3, [pc, #32]	; (8007738 <MX_TIM16_Init+0x48>)
 8007718:	2200      	movs	r2, #0
 800771a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800771c:	4b06      	ldr	r3, [pc, #24]	; (8007738 <MX_TIM16_Init+0x48>)
 800771e:	2200      	movs	r2, #0
 8007720:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007722:	4805      	ldr	r0, [pc, #20]	; (8007738 <MX_TIM16_Init+0x48>)
 8007724:	f003 ff2e 	bl	800b584 <HAL_TIM_Base_Init>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800772e:	f7ff fb5f 	bl	8006df0 <Error_Handler>
  }

}
 8007732:	bf00      	nop
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	200028f8 	.word	0x200028f8
 800773c:	40014400 	.word	0x40014400

08007740 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b08a      	sub	sp, #40	; 0x28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007748:	f107 0314 	add.w	r3, r7, #20
 800774c:	2200      	movs	r2, #0
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	605a      	str	r2, [r3, #4]
 8007752:	609a      	str	r2, [r3, #8]
 8007754:	60da      	str	r2, [r3, #12]
 8007756:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a1b      	ldr	r2, [pc, #108]	; (80077cc <HAL_TIM_Encoder_MspInit+0x8c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d12f      	bne.n	80077c2 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007762:	4b1b      	ldr	r3, [pc, #108]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 8007764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007766:	4a1a      	ldr	r2, [pc, #104]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 8007768:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800776c:	6613      	str	r3, [r2, #96]	; 0x60
 800776e:	4b18      	ldr	r3, [pc, #96]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 8007770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007772:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007776:	613b      	str	r3, [r7, #16]
 8007778:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800777a:	4b15      	ldr	r3, [pc, #84]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 800777c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800777e:	4a14      	ldr	r2, [pc, #80]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 8007780:	f043 0304 	orr.w	r3, r3, #4
 8007784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007786:	4b12      	ldr	r3, [pc, #72]	; (80077d0 <HAL_TIM_Encoder_MspInit+0x90>)
 8007788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800778a:	f003 0304 	and.w	r3, r3, #4
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007792:	2303      	movs	r3, #3
 8007794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007796:	2302      	movs	r3, #2
 8007798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800779a:	2300      	movs	r3, #0
 800779c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800779e:	2300      	movs	r3, #0
 80077a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80077a2:	2302      	movs	r3, #2
 80077a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077a6:	f107 0314 	add.w	r3, r7, #20
 80077aa:	4619      	mov	r1, r3
 80077ac:	4809      	ldr	r0, [pc, #36]	; (80077d4 <HAL_TIM_Encoder_MspInit+0x94>)
 80077ae:	f002 fcc5 	bl	800a13c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80077b2:	2200      	movs	r2, #0
 80077b4:	2100      	movs	r1, #0
 80077b6:	2018      	movs	r0, #24
 80077b8:	f001 fda1 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80077bc:	2018      	movs	r0, #24
 80077be:	f001 fdb8 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80077c2:	bf00      	nop
 80077c4:	3728      	adds	r7, #40	; 0x28
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	40012c00 	.word	0x40012c00
 80077d0:	40021000 	.word	0x40021000
 80077d4:	48000800 	.word	0x48000800

080077d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b08e      	sub	sp, #56	; 0x38
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077e4:	2200      	movs	r2, #0
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	605a      	str	r2, [r3, #4]
 80077ea:	609a      	str	r2, [r3, #8]
 80077ec:	60da      	str	r2, [r3, #12]
 80077ee:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077f8:	d10c      	bne.n	8007814 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80077fa:	4b4f      	ldr	r3, [pc, #316]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80077fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077fe:	4a4e      	ldr	r2, [pc, #312]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007800:	f043 0301 	orr.w	r3, r3, #1
 8007804:	6593      	str	r3, [r2, #88]	; 0x58
 8007806:	4b4c      	ldr	r3, [pc, #304]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	623b      	str	r3, [r7, #32]
 8007810:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8007812:	e08d      	b.n	8007930 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM3)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a48      	ldr	r2, [pc, #288]	; (800793c <HAL_TIM_Base_MspInit+0x164>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d114      	bne.n	8007848 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800781e:	4b46      	ldr	r3, [pc, #280]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007822:	4a45      	ldr	r2, [pc, #276]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007824:	f043 0302 	orr.w	r3, r3, #2
 8007828:	6593      	str	r3, [r2, #88]	; 0x58
 800782a:	4b43      	ldr	r3, [pc, #268]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 800782c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800782e:	f003 0302 	and.w	r3, r3, #2
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007836:	2200      	movs	r2, #0
 8007838:	2100      	movs	r1, #0
 800783a:	201d      	movs	r0, #29
 800783c:	f001 fd5f 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007840:	201d      	movs	r0, #29
 8007842:	f001 fd76 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 8007846:	e073      	b.n	8007930 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM5)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a3c      	ldr	r2, [pc, #240]	; (8007940 <HAL_TIM_Base_MspInit+0x168>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d131      	bne.n	80078b6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007852:	4b39      	ldr	r3, [pc, #228]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007856:	4a38      	ldr	r2, [pc, #224]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007858:	f043 0308 	orr.w	r3, r3, #8
 800785c:	6593      	str	r3, [r2, #88]	; 0x58
 800785e:	4b36      	ldr	r3, [pc, #216]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007862:	f003 0308 	and.w	r3, r3, #8
 8007866:	61bb      	str	r3, [r7, #24]
 8007868:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800786a:	4b33      	ldr	r3, [pc, #204]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 800786c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800786e:	4a32      	ldr	r2, [pc, #200]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007876:	4b30      	ldr	r3, [pc, #192]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	617b      	str	r3, [r7, #20]
 8007880:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007882:	2301      	movs	r3, #1
 8007884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007886:	2302      	movs	r3, #2
 8007888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800788a:	2300      	movs	r3, #0
 800788c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800788e:	2300      	movs	r3, #0
 8007890:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007892:	2302      	movs	r3, #2
 8007894:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800789a:	4619      	mov	r1, r3
 800789c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80078a0:	f002 fc4c 	bl	800a13c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 80078a4:	2200      	movs	r2, #0
 80078a6:	2102      	movs	r1, #2
 80078a8:	2032      	movs	r0, #50	; 0x32
 80078aa:	f001 fd28 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80078ae:	2032      	movs	r0, #50	; 0x32
 80078b0:	f001 fd3f 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 80078b4:	e03c      	b.n	8007930 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM8)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a22      	ldr	r2, [pc, #136]	; (8007944 <HAL_TIM_Base_MspInit+0x16c>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d10c      	bne.n	80078da <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80078c0:	4b1d      	ldr	r3, [pc, #116]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078c4:	4a1c      	ldr	r2, [pc, #112]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80078ca:	6613      	str	r3, [r2, #96]	; 0x60
 80078cc:	4b1a      	ldr	r3, [pc, #104]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078d4:	613b      	str	r3, [r7, #16]
 80078d6:	693b      	ldr	r3, [r7, #16]
}
 80078d8:	e02a      	b.n	8007930 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM15)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a1a      	ldr	r2, [pc, #104]	; (8007948 <HAL_TIM_Base_MspInit+0x170>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d114      	bne.n	800790e <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80078e4:	4b14      	ldr	r3, [pc, #80]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078e8:	4a13      	ldr	r2, [pc, #76]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078ee:	6613      	str	r3, [r2, #96]	; 0x60
 80078f0:	4b11      	ldr	r3, [pc, #68]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 80078f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80078fc:	2200      	movs	r2, #0
 80078fe:	2100      	movs	r1, #0
 8007900:	2018      	movs	r0, #24
 8007902:	f001 fcfc 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007906:	2018      	movs	r0, #24
 8007908:	f001 fd13 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 800790c:	e010      	b.n	8007930 <HAL_TIM_Base_MspInit+0x158>
  else if(tim_baseHandle->Instance==TIM16)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a0e      	ldr	r2, [pc, #56]	; (800794c <HAL_TIM_Base_MspInit+0x174>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d10b      	bne.n	8007930 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007918:	4b07      	ldr	r3, [pc, #28]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 800791a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800791c:	4a06      	ldr	r2, [pc, #24]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 800791e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007922:	6613      	str	r3, [r2, #96]	; 0x60
 8007924:	4b04      	ldr	r3, [pc, #16]	; (8007938 <HAL_TIM_Base_MspInit+0x160>)
 8007926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800792c:	60bb      	str	r3, [r7, #8]
 800792e:	68bb      	ldr	r3, [r7, #8]
}
 8007930:	bf00      	nop
 8007932:	3738      	adds	r7, #56	; 0x38
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	40021000 	.word	0x40021000
 800793c:	40000400 	.word	0x40000400
 8007940:	40000c00 	.word	0x40000c00
 8007944:	40013400 	.word	0x40013400
 8007948:	40014000 	.word	0x40014000
 800794c:	40014400 	.word	0x40014400

08007950 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007950:	480d      	ldr	r0, [pc, #52]	; (8007988 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007952:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007954:	480d      	ldr	r0, [pc, #52]	; (800798c <LoopForever+0x6>)
  ldr r1, =_edata
 8007956:	490e      	ldr	r1, [pc, #56]	; (8007990 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007958:	4a0e      	ldr	r2, [pc, #56]	; (8007994 <LoopForever+0xe>)
  movs r3, #0
 800795a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800795c:	e002      	b.n	8007964 <LoopCopyDataInit>

0800795e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800795e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007962:	3304      	adds	r3, #4

08007964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007968:	d3f9      	bcc.n	800795e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800796a:	4a0b      	ldr	r2, [pc, #44]	; (8007998 <LoopForever+0x12>)
  ldr r4, =_ebss
 800796c:	4c0b      	ldr	r4, [pc, #44]	; (800799c <LoopForever+0x16>)
  movs r3, #0
 800796e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007970:	e001      	b.n	8007976 <LoopFillZerobss>

08007972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007974:	3204      	adds	r2, #4

08007976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007978:	d3fb      	bcc.n	8007972 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800797a:	f7ff fc91 	bl	80072a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800797e:	f006 f91b 	bl	800dbb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007982:	f7ff f955 	bl	8006c30 <main>

08007986 <LoopForever>:

LoopForever:
    b LoopForever
 8007986:	e7fe      	b.n	8007986 <LoopForever>
  ldr   r0, =_estack
 8007988:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800798c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007990:	20001e80 	.word	0x20001e80
  ldr r2, =_sidata
 8007994:	08012ee8 	.word	0x08012ee8
  ldr r2, =_sbss
 8007998:	20001e80 	.word	0x20001e80
  ldr r4, =_ebss
 800799c:	2000294c 	.word	0x2000294c

080079a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80079a0:	e7fe      	b.n	80079a0 <ADC1_2_IRQHandler>

080079a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b082      	sub	sp, #8
 80079a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80079a8:	2300      	movs	r3, #0
 80079aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80079ac:	2003      	movs	r0, #3
 80079ae:	f001 fc9b 	bl	80092e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80079b2:	2000      	movs	r0, #0
 80079b4:	f000 f80e 	bl	80079d4 <HAL_InitTick>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d002      	beq.n	80079c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	71fb      	strb	r3, [r7, #7]
 80079c2:	e001      	b.n	80079c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80079c4:	f7ff fae4 	bl	8006f90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80079c8:	79fb      	ldrb	r3, [r7, #7]

}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3708      	adds	r7, #8
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80079dc:	2300      	movs	r3, #0
 80079de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80079e0:	4b16      	ldr	r3, [pc, #88]	; (8007a3c <HAL_InitTick+0x68>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d022      	beq.n	8007a2e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80079e8:	4b15      	ldr	r3, [pc, #84]	; (8007a40 <HAL_InitTick+0x6c>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	4b13      	ldr	r3, [pc, #76]	; (8007a3c <HAL_InitTick+0x68>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80079f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80079f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079fc:	4618      	mov	r0, r3
 80079fe:	f001 fca6 	bl	800934e <HAL_SYSTICK_Config>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10f      	bne.n	8007a28 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b0f      	cmp	r3, #15
 8007a0c:	d809      	bhi.n	8007a22 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007a0e:	2200      	movs	r2, #0
 8007a10:	6879      	ldr	r1, [r7, #4]
 8007a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a16:	f001 fc72 	bl	80092fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007a1a:	4a0a      	ldr	r2, [pc, #40]	; (8007a44 <HAL_InitTick+0x70>)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6013      	str	r3, [r2, #0]
 8007a20:	e007      	b.n	8007a32 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	73fb      	strb	r3, [r7, #15]
 8007a26:	e004      	b.n	8007a32 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	73fb      	strb	r3, [r7, #15]
 8007a2c:	e001      	b.n	8007a32 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	20000cb0 	.word	0x20000cb0
 8007a40:	20000ca8 	.word	0x20000ca8
 8007a44:	20000cac 	.word	0x20000cac

08007a48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007a4c:	4b05      	ldr	r3, [pc, #20]	; (8007a64 <HAL_IncTick+0x1c>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	4b05      	ldr	r3, [pc, #20]	; (8007a68 <HAL_IncTick+0x20>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4413      	add	r3, r2
 8007a56:	4a03      	ldr	r2, [pc, #12]	; (8007a64 <HAL_IncTick+0x1c>)
 8007a58:	6013      	str	r3, [r2, #0]
}
 8007a5a:	bf00      	nop
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr
 8007a64:	20002944 	.word	0x20002944
 8007a68:	20000cb0 	.word	0x20000cb0

08007a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8007a70:	4b03      	ldr	r3, [pc, #12]	; (8007a80 <HAL_GetTick+0x14>)
 8007a72:	681b      	ldr	r3, [r3, #0]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	20002944 	.word	0x20002944

08007a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007a8c:	f7ff ffee 	bl	8007a6c <HAL_GetTick>
 8007a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a9c:	d004      	beq.n	8007aa8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007a9e:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <HAL_Delay+0x40>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007aa8:	bf00      	nop
 8007aaa:	f7ff ffdf 	bl	8007a6c <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d8f7      	bhi.n	8007aaa <HAL_Delay+0x26>
  {
  }
}
 8007aba:	bf00      	nop
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20000cb0 	.word	0x20000cb0

08007ac8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	431a      	orrs	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	609a      	str	r2, [r3, #8]
}
 8007ae2:	bf00      	nop
 8007ae4:	370c      	adds	r7, #12
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr

08007aee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007aee:	b480      	push	{r7}
 8007af0:	b083      	sub	sp, #12
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
 8007af6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	431a      	orrs	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	609a      	str	r2, [r3, #8]
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007b30:	b490      	push	{r4, r7}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
 8007b3c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	3360      	adds	r3, #96	; 0x60
 8007b42:	461a      	mov	r2, r3
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007b4c:	6822      	ldr	r2, [r4, #0]
 8007b4e:	4b08      	ldr	r3, [pc, #32]	; (8007b70 <LL_ADC_SetOffset+0x40>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b62:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007b64:	bf00      	nop
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bc90      	pop	{r4, r7}
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	03fff000 	.word	0x03fff000

08007b74 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007b74:	b490      	push	{r4, r7}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	3360      	adds	r3, #96	; 0x60
 8007b82:	461a      	mov	r2, r3
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007b8c:	6823      	ldr	r3, [r4, #0]
 8007b8e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3708      	adds	r7, #8
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bc90      	pop	{r4, r7}
 8007b9a:	4770      	bx	lr

08007b9c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007b9c:	b490      	push	{r4, r7}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	3360      	adds	r3, #96	; 0x60
 8007bac:	461a      	mov	r2, r3
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007bb6:	6823      	ldr	r3, [r4, #0]
 8007bb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007bc2:	bf00      	nop
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bc90      	pop	{r4, r7}
 8007bca:	4770      	bx	lr

08007bcc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007bcc:	b490      	push	{r4, r7}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3360      	adds	r3, #96	; 0x60
 8007bdc:	461a      	mov	r2, r3
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	4413      	add	r3, r2
 8007be4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007bf2:	bf00      	nop
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bc90      	pop	{r4, r7}
 8007bfa:	4770      	bx	lr

08007bfc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007bfc:	b490      	push	{r4, r7}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3360      	adds	r3, #96	; 0x60
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007c22:	bf00      	nop
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bc90      	pop	{r4, r7}
 8007c2a:	4770      	bx	lr

08007c2c <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	431a      	orrs	r2, r3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	615a      	str	r2, [r3, #20]
}
 8007c46:	bf00      	nop
 8007c48:	370c      	adds	r7, #12
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007c52:	b490      	push	{r4, r7}
 8007c54:	b084      	sub	sp, #16
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	60f8      	str	r0, [r7, #12]
 8007c5a:	60b9      	str	r1, [r7, #8]
 8007c5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	3330      	adds	r3, #48	; 0x30
 8007c62:	461a      	mov	r2, r3
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	0a1b      	lsrs	r3, r3, #8
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	f003 030c 	and.w	r3, r3, #12
 8007c6e:	4413      	add	r3, r2
 8007c70:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007c72:	6822      	ldr	r2, [r4, #0]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	f003 031f 	and.w	r3, r3, #31
 8007c7a:	211f      	movs	r1, #31
 8007c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c80:	43db      	mvns	r3, r3
 8007c82:	401a      	ands	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	0e9b      	lsrs	r3, r3, #26
 8007c88:	f003 011f 	and.w	r1, r3, #31
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f003 031f 	and.w	r3, r3, #31
 8007c92:	fa01 f303 	lsl.w	r3, r1, r3
 8007c96:	4313      	orrs	r3, r2
 8007c98:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007c9a:	bf00      	nop
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bc90      	pop	{r4, r7}
 8007ca2:	4770      	bx	lr

08007ca4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007ca4:	b490      	push	{r4, r7}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3314      	adds	r3, #20
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	0e5b      	lsrs	r3, r3, #25
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	f003 0304 	and.w	r3, r3, #4
 8007cc0:	4413      	add	r3, r2
 8007cc2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8007cc4:	6822      	ldr	r2, [r4, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	0d1b      	lsrs	r3, r3, #20
 8007cca:	f003 031f 	and.w	r3, r3, #31
 8007cce:	2107      	movs	r1, #7
 8007cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cd4:	43db      	mvns	r3, r3
 8007cd6:	401a      	ands	r2, r3
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	0d1b      	lsrs	r3, r3, #20
 8007cdc:	f003 031f 	and.w	r3, r3, #31
 8007ce0:	6879      	ldr	r1, [r7, #4]
 8007ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007cea:	bf00      	nop
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bc90      	pop	{r4, r7}
 8007cf2:	4770      	bx	lr

08007cf4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d0c:	43db      	mvns	r3, r3
 8007d0e:	401a      	ands	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f003 0318 	and.w	r3, r3, #24
 8007d16:	4908      	ldr	r1, [pc, #32]	; (8007d38 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007d18:	40d9      	lsrs	r1, r3
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	400b      	ands	r3, r1
 8007d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d22:	431a      	orrs	r2, r3
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007d2a:	bf00      	nop
 8007d2c:	3714      	adds	r7, #20
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	0007ffff 	.word	0x0007ffff

08007d3c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8007d4c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	6093      	str	r3, [r2, #8]
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d74:	d101      	bne.n	8007d7a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	370c      	adds	r7, #12
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8007d98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007d9c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007da4:	bf00      	nop
 8007da6:	370c      	adds	r7, #12
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr

08007db0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b083      	sub	sp, #12
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007dc4:	d101      	bne.n	8007dca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e000      	b.n	8007dcc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <LL_ADC_IsEnabled+0x18>
 8007dec:	2301      	movs	r3, #1
 8007dee:	e000      	b.n	8007df2 <LL_ADC_IsEnabled+0x1a>
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007dfe:	b480      	push	{r7}
 8007e00:	b083      	sub	sp, #12
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f003 0304 	and.w	r3, r3, #4
 8007e0e:	2b04      	cmp	r3, #4
 8007e10:	d101      	bne.n	8007e16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e000      	b.n	8007e18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	f003 0308 	and.w	r3, r3, #8
 8007e34:	2b08      	cmp	r3, #8
 8007e36:	d101      	bne.n	8007e3c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	370c      	adds	r7, #12
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
	...

08007e4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007e4c:	b590      	push	{r4, r7, lr}
 8007e4e:	b089      	sub	sp, #36	; 0x24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d101      	bne.n	8007e66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007e62:	2301      	movs	r3, #1
 8007e64:	e1ad      	b.n	80081c2 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d109      	bne.n	8007e88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f7fe f937 	bl	80060e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7ff ff67 	bl	8007d60 <LL_ADC_IsDeepPowerDownEnabled>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d004      	beq.n	8007ea2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7ff ff4d 	bl	8007d3c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7ff ff82 	bl	8007db0 <LL_ADC_IsInternalRegulatorEnabled>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d113      	bne.n	8007eda <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7ff ff66 	bl	8007d88 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007ebc:	4b9e      	ldr	r3, [pc, #632]	; (8008138 <HAL_ADC_Init+0x2ec>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	099b      	lsrs	r3, r3, #6
 8007ec2:	4a9e      	ldr	r2, [pc, #632]	; (800813c <HAL_ADC_Init+0x2f0>)
 8007ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec8:	099b      	lsrs	r3, r3, #6
 8007eca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007ecc:	e002      	b.n	8007ed4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1f9      	bne.n	8007ece <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7ff ff66 	bl	8007db0 <LL_ADC_IsInternalRegulatorEnabled>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10d      	bne.n	8007f06 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eee:	f043 0210 	orr.w	r2, r3, #16
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007efa:	f043 0201 	orr.w	r2, r3, #1
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7ff ff77 	bl	8007dfe <LL_ADC_REG_IsConversionOngoing>
 8007f10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f16:	f003 0310 	and.w	r3, r3, #16
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f040 8148 	bne.w	80081b0 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f040 8144 	bne.w	80081b0 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f2c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007f30:	f043 0202 	orr.w	r2, r3, #2
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7ff ff4b 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d141      	bne.n	8007fcc <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007f50:	d004      	beq.n	8007f5c <HAL_ADC_Init+0x110>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a7a      	ldr	r2, [pc, #488]	; (8008140 <HAL_ADC_Init+0x2f4>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d10f      	bne.n	8007f7c <HAL_ADC_Init+0x130>
 8007f5c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007f60:	f7ff ff3a 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f64:	4604      	mov	r4, r0
 8007f66:	4876      	ldr	r0, [pc, #472]	; (8008140 <HAL_ADC_Init+0x2f4>)
 8007f68:	f7ff ff36 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	4323      	orrs	r3, r4
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bf0c      	ite	eq
 8007f74:	2301      	moveq	r3, #1
 8007f76:	2300      	movne	r3, #0
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	e012      	b.n	8007fa2 <HAL_ADC_Init+0x156>
 8007f7c:	4871      	ldr	r0, [pc, #452]	; (8008144 <HAL_ADC_Init+0x2f8>)
 8007f7e:	f7ff ff2b 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f82:	4604      	mov	r4, r0
 8007f84:	4870      	ldr	r0, [pc, #448]	; (8008148 <HAL_ADC_Init+0x2fc>)
 8007f86:	f7ff ff27 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	431c      	orrs	r4, r3
 8007f8e:	486f      	ldr	r0, [pc, #444]	; (800814c <HAL_ADC_Init+0x300>)
 8007f90:	f7ff ff22 	bl	8007dd8 <LL_ADC_IsEnabled>
 8007f94:	4603      	mov	r3, r0
 8007f96:	4323      	orrs	r3, r4
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2301      	moveq	r3, #1
 8007f9e:	2300      	movne	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d012      	beq.n	8007fcc <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fae:	d004      	beq.n	8007fba <HAL_ADC_Init+0x16e>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a62      	ldr	r2, [pc, #392]	; (8008140 <HAL_ADC_Init+0x2f4>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d101      	bne.n	8007fbe <HAL_ADC_Init+0x172>
 8007fba:	4a65      	ldr	r2, [pc, #404]	; (8008150 <HAL_ADC_Init+0x304>)
 8007fbc:	e000      	b.n	8007fc0 <HAL_ADC_Init+0x174>
 8007fbe:	4a65      	ldr	r2, [pc, #404]	; (8008154 <HAL_ADC_Init+0x308>)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	f7ff fd7e 	bl	8007ac8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	7f5b      	ldrb	r3, [r3, #29]
 8007fd0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007fd6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8007fdc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8007fe2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007fea:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007fec:	4313      	orrs	r3, r2
 8007fee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d106      	bne.n	8008008 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ffe:	3b01      	subs	r3, #1
 8008000:	045b      	lsls	r3, r3, #17
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	4313      	orrs	r3, r2
 8008006:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	2b00      	cmp	r3, #0
 800800e:	d009      	beq.n	8008024 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008014:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800801e:	69ba      	ldr	r2, [r7, #24]
 8008020:	4313      	orrs	r3, r2
 8008022:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68da      	ldr	r2, [r3, #12]
 800802a:	4b4b      	ldr	r3, [pc, #300]	; (8008158 <HAL_ADC_Init+0x30c>)
 800802c:	4013      	ands	r3, r2
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	6812      	ldr	r2, [r2, #0]
 8008032:	69b9      	ldr	r1, [r7, #24]
 8008034:	430b      	orrs	r3, r1
 8008036:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f7ff fed3 	bl	8007dfe <LL_ADC_REG_IsConversionOngoing>
 8008058:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4618      	mov	r0, r3
 8008060:	f7ff fee0 	bl	8007e24 <LL_ADC_INJ_IsConversionOngoing>
 8008064:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d17f      	bne.n	800816c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d17c      	bne.n	800816c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008076:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800807e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008080:	4313      	orrs	r3, r2
 8008082:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800808e:	f023 0302 	bic.w	r3, r3, #2
 8008092:	687a      	ldr	r2, [r7, #4]
 8008094:	6812      	ldr	r2, [r2, #0]
 8008096:	69b9      	ldr	r1, [r7, #24]
 8008098:	430b      	orrs	r3, r1
 800809a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d017      	beq.n	80080d4 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	691a      	ldr	r2, [r3, #16]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80080b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80080bc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80080c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	6911      	ldr	r1, [r2, #16]
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	6812      	ldr	r2, [r2, #0]
 80080cc:	430b      	orrs	r3, r1
 80080ce:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80080d2:	e013      	b.n	80080fc <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	691a      	ldr	r2, [r3, #16]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80080e2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	6812      	ldr	r2, [r2, #0]
 80080f0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80080f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80080f8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008102:	2b01      	cmp	r3, #1
 8008104:	d12a      	bne.n	800815c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008110:	f023 0304 	bic.w	r3, r3, #4
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800811c:	4311      	orrs	r1, r2
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008122:	4311      	orrs	r1, r2
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008128:	430a      	orrs	r2, r1
 800812a:	431a      	orrs	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f042 0201 	orr.w	r2, r2, #1
 8008134:	611a      	str	r2, [r3, #16]
 8008136:	e019      	b.n	800816c <HAL_ADC_Init+0x320>
 8008138:	20000ca8 	.word	0x20000ca8
 800813c:	053e2d63 	.word	0x053e2d63
 8008140:	50000100 	.word	0x50000100
 8008144:	50000400 	.word	0x50000400
 8008148:	50000500 	.word	0x50000500
 800814c:	50000600 	.word	0x50000600
 8008150:	50000300 	.word	0x50000300
 8008154:	50000700 	.word	0x50000700
 8008158:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	691a      	ldr	r2, [r3, #16]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 0201 	bic.w	r2, r2, #1
 800816a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	695b      	ldr	r3, [r3, #20]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d10c      	bne.n	800818e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800817a:	f023 010f 	bic.w	r1, r3, #15
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	1e5a      	subs	r2, r3, #1
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	430a      	orrs	r2, r1
 800818a:	631a      	str	r2, [r3, #48]	; 0x30
 800818c:	e007      	b.n	800819e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f022 020f 	bic.w	r2, r2, #15
 800819c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081a2:	f023 0303 	bic.w	r3, r3, #3
 80081a6:	f043 0201 	orr.w	r2, r3, #1
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80081ae:	e007      	b.n	80081c0 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081b4:	f043 0210 	orr.w	r2, r3, #16
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80081c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3724      	adds	r7, #36	; 0x24
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd90      	pop	{r4, r7, pc}
 80081ca:	bf00      	nop

080081cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b0a6      	sub	sp, #152	; 0x98
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80081d6:	2300      	movs	r3, #0
 80081d8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80081dc:	2300      	movs	r3, #0
 80081de:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d101      	bne.n	80081ee <HAL_ADC_ConfigChannel+0x22>
 80081ea:	2302      	movs	r3, #2
 80081ec:	e38e      	b.n	800890c <HAL_ADC_ConfigChannel+0x740>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7ff fdff 	bl	8007dfe <LL_ADC_REG_IsConversionOngoing>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	f040 836f 	bne.w	80088e6 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6818      	ldr	r0, [r3, #0]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	6859      	ldr	r1, [r3, #4]
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	461a      	mov	r2, r3
 8008216:	f7ff fd1c 	bl	8007c52 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4618      	mov	r0, r3
 8008220:	f7ff fded 	bl	8007dfe <LL_ADC_REG_IsConversionOngoing>
 8008224:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4618      	mov	r0, r3
 800822e:	f7ff fdf9 	bl	8007e24 <LL_ADC_INJ_IsConversionOngoing>
 8008232:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008236:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800823a:	2b00      	cmp	r3, #0
 800823c:	f040 817b 	bne.w	8008536 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008240:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008244:	2b00      	cmp	r3, #0
 8008246:	f040 8176 	bne.w	8008536 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008252:	d10f      	bne.n	8008274 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6818      	ldr	r0, [r3, #0]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2200      	movs	r2, #0
 800825e:	4619      	mov	r1, r3
 8008260:	f7ff fd20 	bl	8007ca4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800826c:	4618      	mov	r0, r3
 800826e:	f7ff fcdd 	bl	8007c2c <LL_ADC_SetSamplingTimeCommonConfig>
 8008272:	e00e      	b.n	8008292 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6818      	ldr	r0, [r3, #0]
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	6819      	ldr	r1, [r3, #0]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	461a      	mov	r2, r3
 8008282:	f7ff fd0f 	bl	8007ca4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2100      	movs	r1, #0
 800828c:	4618      	mov	r0, r3
 800828e:	f7ff fccd 	bl	8007c2c <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	695a      	ldr	r2, [r3, #20]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	08db      	lsrs	r3, r3, #3
 800829e:	f003 0303 	and.w	r3, r3, #3
 80082a2:	005b      	lsls	r3, r3, #1
 80082a4:	fa02 f303 	lsl.w	r3, r2, r3
 80082a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	2b04      	cmp	r3, #4
 80082b2:	d022      	beq.n	80082fa <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6818      	ldr	r0, [r3, #0]
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	6919      	ldr	r1, [r3, #16]
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80082c4:	f7ff fc34 	bl	8007b30 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	6919      	ldr	r1, [r3, #16]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	699b      	ldr	r3, [r3, #24]
 80082d4:	461a      	mov	r2, r3
 80082d6:	f7ff fc79 	bl	8007bcc <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6818      	ldr	r0, [r3, #0]
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	6919      	ldr	r1, [r3, #16]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	7f1b      	ldrb	r3, [r3, #28]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d102      	bne.n	80082f0 <HAL_ADC_ConfigChannel+0x124>
 80082ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80082ee:	e000      	b.n	80082f2 <HAL_ADC_ConfigChannel+0x126>
 80082f0:	2300      	movs	r3, #0
 80082f2:	461a      	mov	r2, r3
 80082f4:	f7ff fc82 	bl	8007bfc <LL_ADC_SetOffsetSaturation>
 80082f8:	e11d      	b.n	8008536 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2100      	movs	r1, #0
 8008300:	4618      	mov	r0, r3
 8008302:	f7ff fc37 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 8008306:	4603      	mov	r3, r0
 8008308:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10a      	bne.n	8008326 <HAL_ADC_ConfigChannel+0x15a>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2100      	movs	r1, #0
 8008316:	4618      	mov	r0, r3
 8008318:	f7ff fc2c 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 800831c:	4603      	mov	r3, r0
 800831e:	0e9b      	lsrs	r3, r3, #26
 8008320:	f003 021f 	and.w	r2, r3, #31
 8008324:	e012      	b.n	800834c <HAL_ADC_ConfigChannel+0x180>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2100      	movs	r1, #0
 800832c:	4618      	mov	r0, r3
 800832e:	f7ff fc21 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 8008332:	4603      	mov	r3, r0
 8008334:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008338:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800833c:	fa93 f3a3 	rbit	r3, r3
 8008340:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8008342:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008344:	fab3 f383 	clz	r3, r3
 8008348:	b2db      	uxtb	r3, r3
 800834a:	461a      	mov	r2, r3
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008354:	2b00      	cmp	r3, #0
 8008356:	d105      	bne.n	8008364 <HAL_ADC_ConfigChannel+0x198>
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	0e9b      	lsrs	r3, r3, #26
 800835e:	f003 031f 	and.w	r3, r3, #31
 8008362:	e00a      	b.n	800837a <HAL_ADC_ConfigChannel+0x1ae>
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800836a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800836c:	fa93 f3a3 	rbit	r3, r3
 8008370:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8008372:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008374:	fab3 f383 	clz	r3, r3
 8008378:	b2db      	uxtb	r3, r3
 800837a:	429a      	cmp	r2, r3
 800837c:	d106      	bne.n	800838c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2200      	movs	r2, #0
 8008384:	2100      	movs	r1, #0
 8008386:	4618      	mov	r0, r3
 8008388:	f7ff fc08 	bl	8007b9c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2101      	movs	r1, #1
 8008392:	4618      	mov	r0, r3
 8008394:	f7ff fbee 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 8008398:	4603      	mov	r3, r0
 800839a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10a      	bne.n	80083b8 <HAL_ADC_ConfigChannel+0x1ec>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2101      	movs	r1, #1
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7ff fbe3 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 80083ae:	4603      	mov	r3, r0
 80083b0:	0e9b      	lsrs	r3, r3, #26
 80083b2:	f003 021f 	and.w	r2, r3, #31
 80083b6:	e010      	b.n	80083da <HAL_ADC_ConfigChannel+0x20e>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2101      	movs	r1, #1
 80083be:	4618      	mov	r0, r3
 80083c0:	f7ff fbd8 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 80083c4:	4603      	mov	r3, r0
 80083c6:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80083ca:	fa93 f3a3 	rbit	r3, r3
 80083ce:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80083d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083d2:	fab3 f383 	clz	r3, r3
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	461a      	mov	r2, r3
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d105      	bne.n	80083f2 <HAL_ADC_ConfigChannel+0x226>
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	0e9b      	lsrs	r3, r3, #26
 80083ec:	f003 031f 	and.w	r3, r3, #31
 80083f0:	e00a      	b.n	8008408 <HAL_ADC_ConfigChannel+0x23c>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80083fa:	fa93 f3a3 	rbit	r3, r3
 80083fe:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008400:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008402:	fab3 f383 	clz	r3, r3
 8008406:	b2db      	uxtb	r3, r3
 8008408:	429a      	cmp	r2, r3
 800840a:	d106      	bne.n	800841a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2200      	movs	r2, #0
 8008412:	2101      	movs	r1, #1
 8008414:	4618      	mov	r0, r3
 8008416:	f7ff fbc1 	bl	8007b9c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2102      	movs	r1, #2
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff fba7 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 8008426:	4603      	mov	r3, r0
 8008428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10a      	bne.n	8008446 <HAL_ADC_ConfigChannel+0x27a>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2102      	movs	r1, #2
 8008436:	4618      	mov	r0, r3
 8008438:	f7ff fb9c 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 800843c:	4603      	mov	r3, r0
 800843e:	0e9b      	lsrs	r3, r3, #26
 8008440:	f003 021f 	and.w	r2, r3, #31
 8008444:	e010      	b.n	8008468 <HAL_ADC_ConfigChannel+0x29c>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2102      	movs	r1, #2
 800844c:	4618      	mov	r0, r3
 800844e:	f7ff fb91 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 8008452:	4603      	mov	r3, r0
 8008454:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008456:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008458:	fa93 f3a3 	rbit	r3, r3
 800845c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800845e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008460:	fab3 f383 	clz	r3, r3
 8008464:	b2db      	uxtb	r3, r3
 8008466:	461a      	mov	r2, r3
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008470:	2b00      	cmp	r3, #0
 8008472:	d105      	bne.n	8008480 <HAL_ADC_ConfigChannel+0x2b4>
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	0e9b      	lsrs	r3, r3, #26
 800847a:	f003 031f 	and.w	r3, r3, #31
 800847e:	e00a      	b.n	8008496 <HAL_ADC_ConfigChannel+0x2ca>
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008488:	fa93 f3a3 	rbit	r3, r3
 800848c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800848e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008490:	fab3 f383 	clz	r3, r3
 8008494:	b2db      	uxtb	r3, r3
 8008496:	429a      	cmp	r2, r3
 8008498:	d106      	bne.n	80084a8 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2200      	movs	r2, #0
 80084a0:	2102      	movs	r1, #2
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff fb7a 	bl	8007b9c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2103      	movs	r1, #3
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7ff fb60 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 80084b4:	4603      	mov	r3, r0
 80084b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d10a      	bne.n	80084d4 <HAL_ADC_ConfigChannel+0x308>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2103      	movs	r1, #3
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7ff fb55 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 80084ca:	4603      	mov	r3, r0
 80084cc:	0e9b      	lsrs	r3, r3, #26
 80084ce:	f003 021f 	and.w	r2, r3, #31
 80084d2:	e010      	b.n	80084f6 <HAL_ADC_ConfigChannel+0x32a>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2103      	movs	r1, #3
 80084da:	4618      	mov	r0, r3
 80084dc:	f7ff fb4a 	bl	8007b74 <LL_ADC_GetOffsetChannel>
 80084e0:	4603      	mov	r3, r0
 80084e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084e6:	fa93 f3a3 	rbit	r3, r3
 80084ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80084ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084ee:	fab3 f383 	clz	r3, r3
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	461a      	mov	r2, r3
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d105      	bne.n	800850e <HAL_ADC_ConfigChannel+0x342>
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	0e9b      	lsrs	r3, r3, #26
 8008508:	f003 031f 	and.w	r3, r3, #31
 800850c:	e00a      	b.n	8008524 <HAL_ADC_ConfigChannel+0x358>
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008516:	fa93 f3a3 	rbit	r3, r3
 800851a:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800851c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800851e:	fab3 f383 	clz	r3, r3
 8008522:	b2db      	uxtb	r3, r3
 8008524:	429a      	cmp	r2, r3
 8008526:	d106      	bne.n	8008536 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2200      	movs	r2, #0
 800852e:	2103      	movs	r1, #3
 8008530:	4618      	mov	r0, r3
 8008532:	f7ff fb33 	bl	8007b9c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4618      	mov	r0, r3
 800853c:	f7ff fc4c 	bl	8007dd8 <LL_ADC_IsEnabled>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	f040 810c 	bne.w	8008760 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6818      	ldr	r0, [r3, #0]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	6819      	ldr	r1, [r3, #0]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	461a      	mov	r2, r3
 8008556:	f7ff fbcd 	bl	8007cf4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	4aaf      	ldr	r2, [pc, #700]	; (800881c <HAL_ADC_ConfigChannel+0x650>)
 8008560:	4293      	cmp	r3, r2
 8008562:	f040 80fd 	bne.w	8008760 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10b      	bne.n	800858e <HAL_ADC_ConfigChannel+0x3c2>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	0e9b      	lsrs	r3, r3, #26
 800857c:	3301      	adds	r3, #1
 800857e:	f003 031f 	and.w	r3, r3, #31
 8008582:	2b09      	cmp	r3, #9
 8008584:	bf94      	ite	ls
 8008586:	2301      	movls	r3, #1
 8008588:	2300      	movhi	r3, #0
 800858a:	b2db      	uxtb	r3, r3
 800858c:	e012      	b.n	80085b4 <HAL_ADC_ConfigChannel+0x3e8>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008596:	fa93 f3a3 	rbit	r3, r3
 800859a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800859c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800859e:	fab3 f383 	clz	r3, r3
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	3301      	adds	r3, #1
 80085a6:	f003 031f 	and.w	r3, r3, #31
 80085aa:	2b09      	cmp	r3, #9
 80085ac:	bf94      	ite	ls
 80085ae:	2301      	movls	r3, #1
 80085b0:	2300      	movhi	r3, #0
 80085b2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d064      	beq.n	8008682 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d107      	bne.n	80085d4 <HAL_ADC_ConfigChannel+0x408>
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	0e9b      	lsrs	r3, r3, #26
 80085ca:	3301      	adds	r3, #1
 80085cc:	069b      	lsls	r3, r3, #26
 80085ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80085d2:	e00e      	b.n	80085f2 <HAL_ADC_ConfigChannel+0x426>
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085dc:	fa93 f3a3 	rbit	r3, r3
 80085e0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80085e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085e4:	fab3 f383 	clz	r3, r3
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	3301      	adds	r3, #1
 80085ec:	069b      	lsls	r3, r3, #26
 80085ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d109      	bne.n	8008612 <HAL_ADC_ConfigChannel+0x446>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	0e9b      	lsrs	r3, r3, #26
 8008604:	3301      	adds	r3, #1
 8008606:	f003 031f 	and.w	r3, r3, #31
 800860a:	2101      	movs	r1, #1
 800860c:	fa01 f303 	lsl.w	r3, r1, r3
 8008610:	e010      	b.n	8008634 <HAL_ADC_ConfigChannel+0x468>
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861a:	fa93 f3a3 	rbit	r3, r3
 800861e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008622:	fab3 f383 	clz	r3, r3
 8008626:	b2db      	uxtb	r3, r3
 8008628:	3301      	adds	r3, #1
 800862a:	f003 031f 	and.w	r3, r3, #31
 800862e:	2101      	movs	r1, #1
 8008630:	fa01 f303 	lsl.w	r3, r1, r3
 8008634:	ea42 0103 	orr.w	r1, r2, r3
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008640:	2b00      	cmp	r3, #0
 8008642:	d10a      	bne.n	800865a <HAL_ADC_ConfigChannel+0x48e>
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	0e9b      	lsrs	r3, r3, #26
 800864a:	3301      	adds	r3, #1
 800864c:	f003 021f 	and.w	r2, r3, #31
 8008650:	4613      	mov	r3, r2
 8008652:	005b      	lsls	r3, r3, #1
 8008654:	4413      	add	r3, r2
 8008656:	051b      	lsls	r3, r3, #20
 8008658:	e011      	b.n	800867e <HAL_ADC_ConfigChannel+0x4b2>
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008662:	fa93 f3a3 	rbit	r3, r3
 8008666:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8008668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866a:	fab3 f383 	clz	r3, r3
 800866e:	b2db      	uxtb	r3, r3
 8008670:	3301      	adds	r3, #1
 8008672:	f003 021f 	and.w	r2, r3, #31
 8008676:	4613      	mov	r3, r2
 8008678:	005b      	lsls	r3, r3, #1
 800867a:	4413      	add	r3, r2
 800867c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800867e:	430b      	orrs	r3, r1
 8008680:	e069      	b.n	8008756 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800868a:	2b00      	cmp	r3, #0
 800868c:	d107      	bne.n	800869e <HAL_ADC_ConfigChannel+0x4d2>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	0e9b      	lsrs	r3, r3, #26
 8008694:	3301      	adds	r3, #1
 8008696:	069b      	lsls	r3, r3, #26
 8008698:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800869c:	e00e      	b.n	80086bc <HAL_ADC_ConfigChannel+0x4f0>
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086a4:	6a3b      	ldr	r3, [r7, #32]
 80086a6:	fa93 f3a3 	rbit	r3, r3
 80086aa:	61fb      	str	r3, [r7, #28]
  return result;
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	fab3 f383 	clz	r3, r3
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	3301      	adds	r3, #1
 80086b6:	069b      	lsls	r3, r3, #26
 80086b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d109      	bne.n	80086dc <HAL_ADC_ConfigChannel+0x510>
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	0e9b      	lsrs	r3, r3, #26
 80086ce:	3301      	adds	r3, #1
 80086d0:	f003 031f 	and.w	r3, r3, #31
 80086d4:	2101      	movs	r1, #1
 80086d6:	fa01 f303 	lsl.w	r3, r1, r3
 80086da:	e010      	b.n	80086fe <HAL_ADC_ConfigChannel+0x532>
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	fa93 f3a3 	rbit	r3, r3
 80086e8:	617b      	str	r3, [r7, #20]
  return result;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	fab3 f383 	clz	r3, r3
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	3301      	adds	r3, #1
 80086f4:	f003 031f 	and.w	r3, r3, #31
 80086f8:	2101      	movs	r1, #1
 80086fa:	fa01 f303 	lsl.w	r3, r1, r3
 80086fe:	ea42 0103 	orr.w	r1, r2, r3
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800870a:	2b00      	cmp	r3, #0
 800870c:	d10d      	bne.n	800872a <HAL_ADC_ConfigChannel+0x55e>
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	0e9b      	lsrs	r3, r3, #26
 8008714:	3301      	adds	r3, #1
 8008716:	f003 021f 	and.w	r2, r3, #31
 800871a:	4613      	mov	r3, r2
 800871c:	005b      	lsls	r3, r3, #1
 800871e:	4413      	add	r3, r2
 8008720:	3b1e      	subs	r3, #30
 8008722:	051b      	lsls	r3, r3, #20
 8008724:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008728:	e014      	b.n	8008754 <HAL_ADC_ConfigChannel+0x588>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	fa93 f3a3 	rbit	r3, r3
 8008736:	60fb      	str	r3, [r7, #12]
  return result;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	fab3 f383 	clz	r3, r3
 800873e:	b2db      	uxtb	r3, r3
 8008740:	3301      	adds	r3, #1
 8008742:	f003 021f 	and.w	r2, r3, #31
 8008746:	4613      	mov	r3, r2
 8008748:	005b      	lsls	r3, r3, #1
 800874a:	4413      	add	r3, r2
 800874c:	3b1e      	subs	r3, #30
 800874e:	051b      	lsls	r3, r3, #20
 8008750:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008754:	430b      	orrs	r3, r1
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	6892      	ldr	r2, [r2, #8]
 800875a:	4619      	mov	r1, r3
 800875c:	f7ff faa2 	bl	8007ca4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	4b2e      	ldr	r3, [pc, #184]	; (8008820 <HAL_ADC_ConfigChannel+0x654>)
 8008766:	4013      	ands	r3, r2
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 80c9 	beq.w	8008900 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008776:	d004      	beq.n	8008782 <HAL_ADC_ConfigChannel+0x5b6>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a29      	ldr	r2, [pc, #164]	; (8008824 <HAL_ADC_ConfigChannel+0x658>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d101      	bne.n	8008786 <HAL_ADC_ConfigChannel+0x5ba>
 8008782:	4b29      	ldr	r3, [pc, #164]	; (8008828 <HAL_ADC_ConfigChannel+0x65c>)
 8008784:	e000      	b.n	8008788 <HAL_ADC_ConfigChannel+0x5bc>
 8008786:	4b29      	ldr	r3, [pc, #164]	; (800882c <HAL_ADC_ConfigChannel+0x660>)
 8008788:	4618      	mov	r0, r3
 800878a:	f7ff f9c3 	bl	8007b14 <LL_ADC_GetCommonPathInternalCh>
 800878e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a26      	ldr	r2, [pc, #152]	; (8008830 <HAL_ADC_ConfigChannel+0x664>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d004      	beq.n	80087a6 <HAL_ADC_ConfigChannel+0x5da>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a24      	ldr	r2, [pc, #144]	; (8008834 <HAL_ADC_ConfigChannel+0x668>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d14e      	bne.n	8008844 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80087a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80087aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d148      	bne.n	8008844 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087ba:	d005      	beq.n	80087c8 <HAL_ADC_ConfigChannel+0x5fc>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a1d      	ldr	r2, [pc, #116]	; (8008838 <HAL_ADC_ConfigChannel+0x66c>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	f040 8099 	bne.w	80088fa <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80087d0:	d004      	beq.n	80087dc <HAL_ADC_ConfigChannel+0x610>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a13      	ldr	r2, [pc, #76]	; (8008824 <HAL_ADC_ConfigChannel+0x658>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d101      	bne.n	80087e0 <HAL_ADC_ConfigChannel+0x614>
 80087dc:	4a12      	ldr	r2, [pc, #72]	; (8008828 <HAL_ADC_ConfigChannel+0x65c>)
 80087de:	e000      	b.n	80087e2 <HAL_ADC_ConfigChannel+0x616>
 80087e0:	4a12      	ldr	r2, [pc, #72]	; (800882c <HAL_ADC_ConfigChannel+0x660>)
 80087e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80087e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80087ea:	4619      	mov	r1, r3
 80087ec:	4610      	mov	r0, r2
 80087ee:	f7ff f97e 	bl	8007aee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80087f2:	4b12      	ldr	r3, [pc, #72]	; (800883c <HAL_ADC_ConfigChannel+0x670>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	099b      	lsrs	r3, r3, #6
 80087f8:	4a11      	ldr	r2, [pc, #68]	; (8008840 <HAL_ADC_ConfigChannel+0x674>)
 80087fa:	fba2 2303 	umull	r2, r3, r2, r3
 80087fe:	099a      	lsrs	r2, r3, #6
 8008800:	4613      	mov	r3, r2
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800880a:	e002      	b.n	8008812 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	3b01      	subs	r3, #1
 8008810:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1f9      	bne.n	800880c <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008818:	e06f      	b.n	80088fa <HAL_ADC_ConfigChannel+0x72e>
 800881a:	bf00      	nop
 800881c:	407f0000 	.word	0x407f0000
 8008820:	80080000 	.word	0x80080000
 8008824:	50000100 	.word	0x50000100
 8008828:	50000300 	.word	0x50000300
 800882c:	50000700 	.word	0x50000700
 8008830:	c3210000 	.word	0xc3210000
 8008834:	90c00010 	.word	0x90c00010
 8008838:	50000600 	.word	0x50000600
 800883c:	20000ca8 	.word	0x20000ca8
 8008840:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a32      	ldr	r2, [pc, #200]	; (8008914 <HAL_ADC_ConfigChannel+0x748>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d125      	bne.n	800889a <HAL_ADC_ConfigChannel+0x6ce>
 800884e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008852:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008856:	2b00      	cmp	r3, #0
 8008858:	d11f      	bne.n	800889a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a2e      	ldr	r2, [pc, #184]	; (8008918 <HAL_ADC_ConfigChannel+0x74c>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d104      	bne.n	800886e <HAL_ADC_ConfigChannel+0x6a2>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a2c      	ldr	r2, [pc, #176]	; (800891c <HAL_ADC_ConfigChannel+0x750>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d047      	beq.n	80088fe <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008876:	d004      	beq.n	8008882 <HAL_ADC_ConfigChannel+0x6b6>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a26      	ldr	r2, [pc, #152]	; (8008918 <HAL_ADC_ConfigChannel+0x74c>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d101      	bne.n	8008886 <HAL_ADC_ConfigChannel+0x6ba>
 8008882:	4a27      	ldr	r2, [pc, #156]	; (8008920 <HAL_ADC_ConfigChannel+0x754>)
 8008884:	e000      	b.n	8008888 <HAL_ADC_ConfigChannel+0x6bc>
 8008886:	4a27      	ldr	r2, [pc, #156]	; (8008924 <HAL_ADC_ConfigChannel+0x758>)
 8008888:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800888c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008890:	4619      	mov	r1, r3
 8008892:	4610      	mov	r0, r2
 8008894:	f7ff f92b 	bl	8007aee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008898:	e031      	b.n	80088fe <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a22      	ldr	r2, [pc, #136]	; (8008928 <HAL_ADC_ConfigChannel+0x75c>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d12d      	bne.n	8008900 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80088a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d127      	bne.n	8008900 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a18      	ldr	r2, [pc, #96]	; (8008918 <HAL_ADC_ConfigChannel+0x74c>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d022      	beq.n	8008900 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80088c2:	d004      	beq.n	80088ce <HAL_ADC_ConfigChannel+0x702>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a13      	ldr	r2, [pc, #76]	; (8008918 <HAL_ADC_ConfigChannel+0x74c>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d101      	bne.n	80088d2 <HAL_ADC_ConfigChannel+0x706>
 80088ce:	4a14      	ldr	r2, [pc, #80]	; (8008920 <HAL_ADC_ConfigChannel+0x754>)
 80088d0:	e000      	b.n	80088d4 <HAL_ADC_ConfigChannel+0x708>
 80088d2:	4a14      	ldr	r2, [pc, #80]	; (8008924 <HAL_ADC_ConfigChannel+0x758>)
 80088d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80088d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80088dc:	4619      	mov	r1, r3
 80088de:	4610      	mov	r0, r2
 80088e0:	f7ff f905 	bl	8007aee <LL_ADC_SetCommonPathInternalCh>
 80088e4:	e00c      	b.n	8008900 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088ea:	f043 0220 	orr.w	r2, r3, #32
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80088f8:	e002      	b.n	8008900 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80088fa:	bf00      	nop
 80088fc:	e000      	b.n	8008900 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80088fe:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008908:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800890c:	4618      	mov	r0, r3
 800890e:	3798      	adds	r7, #152	; 0x98
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}
 8008914:	c7520000 	.word	0xc7520000
 8008918:	50000100 	.word	0x50000100
 800891c:	50000500 	.word	0x50000500
 8008920:	50000300 	.word	0x50000300
 8008924:	50000700 	.word	0x50000700
 8008928:	cb840000 	.word	0xcb840000

0800892c <LL_ADC_IsEnabled>:
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	f003 0301 	and.w	r3, r3, #1
 800893c:	2b01      	cmp	r3, #1
 800893e:	d101      	bne.n	8008944 <LL_ADC_IsEnabled+0x18>
 8008940:	2301      	movs	r3, #1
 8008942:	e000      	b.n	8008946 <LL_ADC_IsEnabled+0x1a>
 8008944:	2300      	movs	r3, #0
}
 8008946:	4618      	mov	r0, r3
 8008948:	370c      	adds	r7, #12
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr

08008952 <LL_ADC_REG_IsConversionOngoing>:
{
 8008952:	b480      	push	{r7}
 8008954:	b083      	sub	sp, #12
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f003 0304 	and.w	r3, r3, #4
 8008962:	2b04      	cmp	r3, #4
 8008964:	d101      	bne.n	800896a <LL_ADC_REG_IsConversionOngoing+0x18>
 8008966:	2301      	movs	r3, #1
 8008968:	e000      	b.n	800896c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008978:	b590      	push	{r4, r7, lr}
 800897a:	b0a1      	sub	sp, #132	; 0x84
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800898e:	2b01      	cmp	r3, #1
 8008990:	d101      	bne.n	8008996 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008992:	2302      	movs	r3, #2
 8008994:	e0e3      	b.n	8008b5e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089a6:	d102      	bne.n	80089ae <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80089a8:	4b6f      	ldr	r3, [pc, #444]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80089aa:	60bb      	str	r3, [r7, #8]
 80089ac:	e009      	b.n	80089c2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a6e      	ldr	r2, [pc, #440]	; (8008b6c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d102      	bne.n	80089be <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80089b8:	4b6d      	ldr	r3, [pc, #436]	; (8008b70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80089ba:	60bb      	str	r3, [r7, #8]
 80089bc:	e001      	b.n	80089c2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80089be:	2300      	movs	r3, #0
 80089c0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d10b      	bne.n	80089e0 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089cc:	f043 0220 	orr.w	r2, r3, #32
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e0be      	b.n	8008b5e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7ff ffb5 	bl	8008952 <LL_ADC_REG_IsConversionOngoing>
 80089e8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff ffaf 	bl	8008952 <LL_ADC_REG_IsConversionOngoing>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f040 80a0 	bne.w	8008b3c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80089fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f040 809c 	bne.w	8008b3c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a0c:	d004      	beq.n	8008a18 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a55      	ldr	r2, [pc, #340]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d101      	bne.n	8008a1c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8008a18:	4b56      	ldr	r3, [pc, #344]	; (8008b74 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008a1a:	e000      	b.n	8008a1e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8008a1c:	4b56      	ldr	r3, [pc, #344]	; (8008b78 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008a1e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d04b      	beq.n	8008ac0 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008a28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	6859      	ldr	r1, [r3, #4]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a3a:	035b      	lsls	r3, r3, #13
 8008a3c:	430b      	orrs	r3, r1
 8008a3e:	431a      	orrs	r2, r3
 8008a40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a42:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a4c:	d004      	beq.n	8008a58 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a45      	ldr	r2, [pc, #276]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d10f      	bne.n	8008a78 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008a58:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008a5c:	f7ff ff66 	bl	800892c <LL_ADC_IsEnabled>
 8008a60:	4604      	mov	r4, r0
 8008a62:	4841      	ldr	r0, [pc, #260]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008a64:	f7ff ff62 	bl	800892c <LL_ADC_IsEnabled>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	4323      	orrs	r3, r4
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	bf0c      	ite	eq
 8008a70:	2301      	moveq	r3, #1
 8008a72:	2300      	movne	r3, #0
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	e012      	b.n	8008a9e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8008a78:	483c      	ldr	r0, [pc, #240]	; (8008b6c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8008a7a:	f7ff ff57 	bl	800892c <LL_ADC_IsEnabled>
 8008a7e:	4604      	mov	r4, r0
 8008a80:	483b      	ldr	r0, [pc, #236]	; (8008b70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008a82:	f7ff ff53 	bl	800892c <LL_ADC_IsEnabled>
 8008a86:	4603      	mov	r3, r0
 8008a88:	431c      	orrs	r4, r3
 8008a8a:	483c      	ldr	r0, [pc, #240]	; (8008b7c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008a8c:	f7ff ff4e 	bl	800892c <LL_ADC_IsEnabled>
 8008a90:	4603      	mov	r3, r0
 8008a92:	4323      	orrs	r3, r4
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	bf0c      	ite	eq
 8008a98:	2301      	moveq	r3, #1
 8008a9a:	2300      	movne	r3, #0
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d056      	beq.n	8008b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008aa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8008aaa:	f023 030f 	bic.w	r3, r3, #15
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	6811      	ldr	r1, [r2, #0]
 8008ab2:	683a      	ldr	r2, [r7, #0]
 8008ab4:	6892      	ldr	r2, [r2, #8]
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	431a      	orrs	r2, r3
 8008aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008abc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008abe:	e047      	b.n	8008b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008ac0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ac8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008aca:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ad4:	d004      	beq.n	8008ae0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a23      	ldr	r2, [pc, #140]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d10f      	bne.n	8008b00 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8008ae0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008ae4:	f7ff ff22 	bl	800892c <LL_ADC_IsEnabled>
 8008ae8:	4604      	mov	r4, r0
 8008aea:	481f      	ldr	r0, [pc, #124]	; (8008b68 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8008aec:	f7ff ff1e 	bl	800892c <LL_ADC_IsEnabled>
 8008af0:	4603      	mov	r3, r0
 8008af2:	4323      	orrs	r3, r4
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	bf0c      	ite	eq
 8008af8:	2301      	moveq	r3, #1
 8008afa:	2300      	movne	r3, #0
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	e012      	b.n	8008b26 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8008b00:	481a      	ldr	r0, [pc, #104]	; (8008b6c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8008b02:	f7ff ff13 	bl	800892c <LL_ADC_IsEnabled>
 8008b06:	4604      	mov	r4, r0
 8008b08:	4819      	ldr	r0, [pc, #100]	; (8008b70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008b0a:	f7ff ff0f 	bl	800892c <LL_ADC_IsEnabled>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	431c      	orrs	r4, r3
 8008b12:	481a      	ldr	r0, [pc, #104]	; (8008b7c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008b14:	f7ff ff0a 	bl	800892c <LL_ADC_IsEnabled>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	4323      	orrs	r3, r4
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	bf0c      	ite	eq
 8008b20:	2301      	moveq	r3, #1
 8008b22:	2300      	movne	r3, #0
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d012      	beq.n	8008b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008b2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8008b32:	f023 030f 	bic.w	r3, r3, #15
 8008b36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008b38:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008b3a:	e009      	b.n	8008b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b40:	f043 0220 	orr.w	r2, r3, #32
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8008b4e:	e000      	b.n	8008b52 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008b50:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008b5a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3784      	adds	r7, #132	; 0x84
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd90      	pop	{r4, r7, pc}
 8008b66:	bf00      	nop
 8008b68:	50000100 	.word	0x50000100
 8008b6c:	50000400 	.word	0x50000400
 8008b70:	50000500 	.word	0x50000500
 8008b74:	50000300 	.word	0x50000300
 8008b78:	50000700 	.word	0x50000700
 8008b7c:	50000600 	.word	0x50000600

08008b80 <LL_EXTI_EnableIT_0_31>:
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8008b88:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <LL_EXTI_EnableIT_0_31+0x20>)
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	4904      	ldr	r1, [pc, #16]	; (8008ba0 <LL_EXTI_EnableIT_0_31+0x20>)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	600b      	str	r3, [r1, #0]
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr
 8008ba0:	40010400 	.word	0x40010400

08008ba4 <LL_EXTI_EnableIT_32_63>:
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8008bac:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <LL_EXTI_EnableIT_32_63+0x20>)
 8008bae:	6a1a      	ldr	r2, [r3, #32]
 8008bb0:	4904      	ldr	r1, [pc, #16]	; (8008bc4 <LL_EXTI_EnableIT_32_63+0x20>)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	620b      	str	r3, [r1, #32]
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr
 8008bc4:	40010400 	.word	0x40010400

08008bc8 <LL_EXTI_DisableIT_0_31>:
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8008bd0:	4b06      	ldr	r3, [pc, #24]	; (8008bec <LL_EXTI_DisableIT_0_31+0x24>)
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	43db      	mvns	r3, r3
 8008bd8:	4904      	ldr	r1, [pc, #16]	; (8008bec <LL_EXTI_DisableIT_0_31+0x24>)
 8008bda:	4013      	ands	r3, r2
 8008bdc:	600b      	str	r3, [r1, #0]
}
 8008bde:	bf00      	nop
 8008be0:	370c      	adds	r7, #12
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	40010400 	.word	0x40010400

08008bf0 <LL_EXTI_DisableIT_32_63>:
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8008bf8:	4b06      	ldr	r3, [pc, #24]	; (8008c14 <LL_EXTI_DisableIT_32_63+0x24>)
 8008bfa:	6a1a      	ldr	r2, [r3, #32]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	43db      	mvns	r3, r3
 8008c00:	4904      	ldr	r1, [pc, #16]	; (8008c14 <LL_EXTI_DisableIT_32_63+0x24>)
 8008c02:	4013      	ands	r3, r2
 8008c04:	620b      	str	r3, [r1, #32]
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	40010400 	.word	0x40010400

08008c18 <LL_EXTI_EnableEvent_0_31>:
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8008c20:	4b05      	ldr	r3, [pc, #20]	; (8008c38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008c22:	685a      	ldr	r2, [r3, #4]
 8008c24:	4904      	ldr	r1, [pc, #16]	; (8008c38 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	604b      	str	r3, [r1, #4]
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr
 8008c38:	40010400 	.word	0x40010400

08008c3c <LL_EXTI_EnableEvent_32_63>:
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8008c44:	4b05      	ldr	r3, [pc, #20]	; (8008c5c <LL_EXTI_EnableEvent_32_63+0x20>)
 8008c46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c48:	4904      	ldr	r1, [pc, #16]	; (8008c5c <LL_EXTI_EnableEvent_32_63+0x20>)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr
 8008c5c:	40010400 	.word	0x40010400

08008c60 <LL_EXTI_DisableEvent_0_31>:
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8008c68:	4b06      	ldr	r3, [pc, #24]	; (8008c84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008c6a:	685a      	ldr	r2, [r3, #4]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	43db      	mvns	r3, r3
 8008c70:	4904      	ldr	r1, [pc, #16]	; (8008c84 <LL_EXTI_DisableEvent_0_31+0x24>)
 8008c72:	4013      	ands	r3, r2
 8008c74:	604b      	str	r3, [r1, #4]
}
 8008c76:	bf00      	nop
 8008c78:	370c      	adds	r7, #12
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr
 8008c82:	bf00      	nop
 8008c84:	40010400 	.word	0x40010400

08008c88 <LL_EXTI_DisableEvent_32_63>:
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8008c90:	4b06      	ldr	r3, [pc, #24]	; (8008cac <LL_EXTI_DisableEvent_32_63+0x24>)
 8008c92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	43db      	mvns	r3, r3
 8008c98:	4904      	ldr	r1, [pc, #16]	; (8008cac <LL_EXTI_DisableEvent_32_63+0x24>)
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008c9e:	bf00      	nop
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr
 8008caa:	bf00      	nop
 8008cac:	40010400 	.word	0x40010400

08008cb0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8008cb8:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	4904      	ldr	r1, [pc, #16]	; (8008cd0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	608b      	str	r3, [r1, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr
 8008cd0:	40010400 	.word	0x40010400

08008cd4 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8008cdc:	4b05      	ldr	r3, [pc, #20]	; (8008cf4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008cde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ce0:	4904      	ldr	r1, [pc, #16]	; (8008cf4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008ce8:	bf00      	nop
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr
 8008cf4:	40010400 	.word	0x40010400

08008cf8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8008d00:	4b06      	ldr	r3, [pc, #24]	; (8008d1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008d02:	689a      	ldr	r2, [r3, #8]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	43db      	mvns	r3, r3
 8008d08:	4904      	ldr	r1, [pc, #16]	; (8008d1c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	608b      	str	r3, [r1, #8]
}
 8008d0e:	bf00      	nop
 8008d10:	370c      	adds	r7, #12
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	40010400 	.word	0x40010400

08008d20 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8008d28:	4b06      	ldr	r3, [pc, #24]	; (8008d44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008d2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	43db      	mvns	r3, r3
 8008d30:	4904      	ldr	r1, [pc, #16]	; (8008d44 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8008d32:	4013      	ands	r3, r2
 8008d34:	628b      	str	r3, [r1, #40]	; 0x28
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40010400 	.word	0x40010400

08008d48 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8008d50:	4b05      	ldr	r3, [pc, #20]	; (8008d68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008d52:	68da      	ldr	r2, [r3, #12]
 8008d54:	4904      	ldr	r1, [pc, #16]	; (8008d68 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	60cb      	str	r3, [r1, #12]
}
 8008d5c:	bf00      	nop
 8008d5e:	370c      	adds	r7, #12
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr
 8008d68:	40010400 	.word	0x40010400

08008d6c <LL_EXTI_EnableFallingTrig_32_63>:
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8008d74:	4b05      	ldr	r3, [pc, #20]	; (8008d8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d78:	4904      	ldr	r1, [pc, #16]	; (8008d8c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	40010400 	.word	0x40010400

08008d90 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8008d98:	4b06      	ldr	r3, [pc, #24]	; (8008db4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008d9a:	68da      	ldr	r2, [r3, #12]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	43db      	mvns	r3, r3
 8008da0:	4904      	ldr	r1, [pc, #16]	; (8008db4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008da2:	4013      	ands	r3, r2
 8008da4:	60cb      	str	r3, [r1, #12]
}
 8008da6:	bf00      	nop
 8008da8:	370c      	adds	r7, #12
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	40010400 	.word	0x40010400

08008db8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8008dc0:	4b06      	ldr	r3, [pc, #24]	; (8008ddc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	43db      	mvns	r3, r3
 8008dc8:	4904      	ldr	r1, [pc, #16]	; (8008ddc <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8008dca:	4013      	ands	r3, r2
 8008dcc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8008dce:	bf00      	nop
 8008dd0:	370c      	adds	r7, #12
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	40010400 	.word	0x40010400

08008de0 <LL_EXTI_ClearFlag_0_31>:
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008de8:	4a04      	ldr	r2, [pc, #16]	; (8008dfc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6153      	str	r3, [r2, #20]
}
 8008dee:	bf00      	nop
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	40010400 	.word	0x40010400

08008e00 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8008e08:	4a04      	ldr	r2, [pc, #16]	; (8008e1c <LL_EXTI_ClearFlag_32_63+0x1c>)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6353      	str	r3, [r2, #52]	; 0x34
}
 8008e0e:	bf00      	nop
 8008e10:	370c      	adds	r7, #12
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr
 8008e1a:	bf00      	nop
 8008e1c:	40010400 	.word	0x40010400

08008e20 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b088      	sub	sp, #32
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d102      	bne.n	8008e3c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8008e36:	2301      	movs	r3, #1
 8008e38:	77fb      	strb	r3, [r7, #31]
 8008e3a:	e180      	b.n	800913e <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e4a:	d102      	bne.n	8008e52 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	77fb      	strb	r3, [r7, #31]
 8008e50:	e175      	b.n	800913e <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	7f5b      	ldrb	r3, [r3, #29]
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d108      	bne.n	8008e6e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f7fd f9d1 	bl	8006210 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e78:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	695b      	ldr	r3, [r3, #20]
 8008e88:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8008e94:	4313      	orrs	r3, r2
 8008e96:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	4b98      	ldr	r3, [pc, #608]	; (8009100 <HAL_COMP_Init+0x2e0>)
 8008ea0:	4013      	ands	r3, r2
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	6812      	ldr	r2, [r2, #0]
 8008ea6:	6979      	ldr	r1, [r7, #20]
 8008ea8:	430b      	orrs	r3, r1
 8008eaa:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d015      	beq.n	8008ee6 <HAL_COMP_Init+0xc6>
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d112      	bne.n	8008ee6 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008ec0:	4b90      	ldr	r3, [pc, #576]	; (8009104 <HAL_COMP_Init+0x2e4>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	099b      	lsrs	r3, r3, #6
 8008ec6:	4a90      	ldr	r2, [pc, #576]	; (8009108 <HAL_COMP_Init+0x2e8>)
 8008ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ecc:	099a      	lsrs	r2, r3, #6
 8008ece:	4613      	mov	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	4413      	add	r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8008ed8:	e002      	b.n	8008ee0 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	3b01      	subs	r3, #1
 8008ede:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1f9      	bne.n	8008eda <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a88      	ldr	r2, [pc, #544]	; (800910c <HAL_COMP_Init+0x2ec>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d028      	beq.n	8008f42 <HAL_COMP_Init+0x122>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a86      	ldr	r2, [pc, #536]	; (8009110 <HAL_COMP_Init+0x2f0>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d020      	beq.n	8008f3c <HAL_COMP_Init+0x11c>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a85      	ldr	r2, [pc, #532]	; (8009114 <HAL_COMP_Init+0x2f4>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d018      	beq.n	8008f36 <HAL_COMP_Init+0x116>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a83      	ldr	r2, [pc, #524]	; (8009118 <HAL_COMP_Init+0x2f8>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d010      	beq.n	8008f30 <HAL_COMP_Init+0x110>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a82      	ldr	r2, [pc, #520]	; (800911c <HAL_COMP_Init+0x2fc>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d008      	beq.n	8008f2a <HAL_COMP_Init+0x10a>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a80      	ldr	r2, [pc, #512]	; (8009120 <HAL_COMP_Init+0x300>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d101      	bne.n	8008f26 <HAL_COMP_Init+0x106>
 8008f22:	2301      	movs	r3, #1
 8008f24:	e00f      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f26:	2302      	movs	r3, #2
 8008f28:	e00d      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008f2e:	e00a      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f34:	e007      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f36:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8008f3a:	e004      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008f40:	e001      	b.n	8008f46 <HAL_COMP_Init+0x126>
 8008f42:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008f46:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	699b      	ldr	r3, [r3, #24]
 8008f4c:	f003 0303 	and.w	r3, r3, #3
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	f000 80b6 	beq.w	80090c2 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	699b      	ldr	r3, [r3, #24]
 8008f5a:	f003 0310 	and.w	r3, r3, #16
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d011      	beq.n	8008f86 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a6e      	ldr	r2, [pc, #440]	; (8009120 <HAL_COMP_Init+0x300>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d004      	beq.n	8008f76 <HAL_COMP_Init+0x156>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a6c      	ldr	r2, [pc, #432]	; (8009124 <HAL_COMP_Init+0x304>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d103      	bne.n	8008f7e <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8008f76:	6938      	ldr	r0, [r7, #16]
 8008f78:	f7ff feac 	bl	8008cd4 <LL_EXTI_EnableRisingTrig_32_63>
 8008f7c:	e014      	b.n	8008fa8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8008f7e:	6938      	ldr	r0, [r7, #16]
 8008f80:	f7ff fe96 	bl	8008cb0 <LL_EXTI_EnableRisingTrig_0_31>
 8008f84:	e010      	b.n	8008fa8 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a65      	ldr	r2, [pc, #404]	; (8009120 <HAL_COMP_Init+0x300>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d004      	beq.n	8008f9a <HAL_COMP_Init+0x17a>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a63      	ldr	r2, [pc, #396]	; (8009124 <HAL_COMP_Init+0x304>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d103      	bne.n	8008fa2 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8008f9a:	6938      	ldr	r0, [r7, #16]
 8008f9c:	f7ff fec0 	bl	8008d20 <LL_EXTI_DisableRisingTrig_32_63>
 8008fa0:	e002      	b.n	8008fa8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8008fa2:	6938      	ldr	r0, [r7, #16]
 8008fa4:	f7ff fea8 	bl	8008cf8 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	699b      	ldr	r3, [r3, #24]
 8008fac:	f003 0320 	and.w	r3, r3, #32
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d011      	beq.n	8008fd8 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a59      	ldr	r2, [pc, #356]	; (8009120 <HAL_COMP_Init+0x300>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d004      	beq.n	8008fc8 <HAL_COMP_Init+0x1a8>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a58      	ldr	r2, [pc, #352]	; (8009124 <HAL_COMP_Init+0x304>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d103      	bne.n	8008fd0 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8008fc8:	6938      	ldr	r0, [r7, #16]
 8008fca:	f7ff fecf 	bl	8008d6c <LL_EXTI_EnableFallingTrig_32_63>
 8008fce:	e014      	b.n	8008ffa <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8008fd0:	6938      	ldr	r0, [r7, #16]
 8008fd2:	f7ff feb9 	bl	8008d48 <LL_EXTI_EnableFallingTrig_0_31>
 8008fd6:	e010      	b.n	8008ffa <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a50      	ldr	r2, [pc, #320]	; (8009120 <HAL_COMP_Init+0x300>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d004      	beq.n	8008fec <HAL_COMP_Init+0x1cc>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a4f      	ldr	r2, [pc, #316]	; (8009124 <HAL_COMP_Init+0x304>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d103      	bne.n	8008ff4 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8008fec:	6938      	ldr	r0, [r7, #16]
 8008fee:	f7ff fee3 	bl	8008db8 <LL_EXTI_DisableFallingTrig_32_63>
 8008ff2:	e002      	b.n	8008ffa <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8008ff4:	6938      	ldr	r0, [r7, #16]
 8008ff6:	f7ff fecb 	bl	8008d90 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a48      	ldr	r2, [pc, #288]	; (8009120 <HAL_COMP_Init+0x300>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d004      	beq.n	800900e <HAL_COMP_Init+0x1ee>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a46      	ldr	r2, [pc, #280]	; (8009124 <HAL_COMP_Init+0x304>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d103      	bne.n	8009016 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800900e:	6938      	ldr	r0, [r7, #16]
 8009010:	f7ff fef6 	bl	8008e00 <LL_EXTI_ClearFlag_32_63>
 8009014:	e002      	b.n	800901c <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8009016:	6938      	ldr	r0, [r7, #16]
 8009018:	f7ff fee2 	bl	8008de0 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	699b      	ldr	r3, [r3, #24]
 8009020:	f003 0302 	and.w	r3, r3, #2
 8009024:	2b00      	cmp	r3, #0
 8009026:	d011      	beq.n	800904c <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a3c      	ldr	r2, [pc, #240]	; (8009120 <HAL_COMP_Init+0x300>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d004      	beq.n	800903c <HAL_COMP_Init+0x21c>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a3b      	ldr	r2, [pc, #236]	; (8009124 <HAL_COMP_Init+0x304>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d103      	bne.n	8009044 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800903c:	6938      	ldr	r0, [r7, #16]
 800903e:	f7ff fdfd 	bl	8008c3c <LL_EXTI_EnableEvent_32_63>
 8009042:	e014      	b.n	800906e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8009044:	6938      	ldr	r0, [r7, #16]
 8009046:	f7ff fde7 	bl	8008c18 <LL_EXTI_EnableEvent_0_31>
 800904a:	e010      	b.n	800906e <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a33      	ldr	r2, [pc, #204]	; (8009120 <HAL_COMP_Init+0x300>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d004      	beq.n	8009060 <HAL_COMP_Init+0x240>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a32      	ldr	r2, [pc, #200]	; (8009124 <HAL_COMP_Init+0x304>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d103      	bne.n	8009068 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8009060:	6938      	ldr	r0, [r7, #16]
 8009062:	f7ff fe11 	bl	8008c88 <LL_EXTI_DisableEvent_32_63>
 8009066:	e002      	b.n	800906e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8009068:	6938      	ldr	r0, [r7, #16]
 800906a:	f7ff fdf9 	bl	8008c60 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d011      	beq.n	800909e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a28      	ldr	r2, [pc, #160]	; (8009120 <HAL_COMP_Init+0x300>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d004      	beq.n	800908e <HAL_COMP_Init+0x26e>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a26      	ldr	r2, [pc, #152]	; (8009124 <HAL_COMP_Init+0x304>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d103      	bne.n	8009096 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800908e:	6938      	ldr	r0, [r7, #16]
 8009090:	f7ff fd88 	bl	8008ba4 <LL_EXTI_EnableIT_32_63>
 8009094:	e04b      	b.n	800912e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8009096:	6938      	ldr	r0, [r7, #16]
 8009098:	f7ff fd72 	bl	8008b80 <LL_EXTI_EnableIT_0_31>
 800909c:	e047      	b.n	800912e <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a1f      	ldr	r2, [pc, #124]	; (8009120 <HAL_COMP_Init+0x300>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d004      	beq.n	80090b2 <HAL_COMP_Init+0x292>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a1d      	ldr	r2, [pc, #116]	; (8009124 <HAL_COMP_Init+0x304>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d103      	bne.n	80090ba <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 80090b2:	6938      	ldr	r0, [r7, #16]
 80090b4:	f7ff fd9c 	bl	8008bf0 <LL_EXTI_DisableIT_32_63>
 80090b8:	e039      	b.n	800912e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 80090ba:	6938      	ldr	r0, [r7, #16]
 80090bc:	f7ff fd84 	bl	8008bc8 <LL_EXTI_DisableIT_0_31>
 80090c0:	e035      	b.n	800912e <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a16      	ldr	r2, [pc, #88]	; (8009120 <HAL_COMP_Init+0x300>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d004      	beq.n	80090d6 <HAL_COMP_Init+0x2b6>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a14      	ldr	r2, [pc, #80]	; (8009124 <HAL_COMP_Init+0x304>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d103      	bne.n	80090de <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80090d6:	6938      	ldr	r0, [r7, #16]
 80090d8:	f7ff fdd6 	bl	8008c88 <LL_EXTI_DisableEvent_32_63>
 80090dc:	e002      	b.n	80090e4 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80090de:	6938      	ldr	r0, [r7, #16]
 80090e0:	f7ff fdbe 	bl	8008c60 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a0d      	ldr	r2, [pc, #52]	; (8009120 <HAL_COMP_Init+0x300>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d004      	beq.n	80090f8 <HAL_COMP_Init+0x2d8>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a0c      	ldr	r2, [pc, #48]	; (8009124 <HAL_COMP_Init+0x304>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d117      	bne.n	8009128 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80090f8:	6938      	ldr	r0, [r7, #16]
 80090fa:	f7ff fd79 	bl	8008bf0 <LL_EXTI_DisableIT_32_63>
 80090fe:	e016      	b.n	800912e <HAL_COMP_Init+0x30e>
 8009100:	ff007e0f 	.word	0xff007e0f
 8009104:	20000ca8 	.word	0x20000ca8
 8009108:	053e2d63 	.word	0x053e2d63
 800910c:	40010200 	.word	0x40010200
 8009110:	40010204 	.word	0x40010204
 8009114:	40010208 	.word	0x40010208
 8009118:	4001020c 	.word	0x4001020c
 800911c:	40010210 	.word	0x40010210
 8009120:	40010214 	.word	0x40010214
 8009124:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8009128:	6938      	ldr	r0, [r7, #16]
 800912a:	f7ff fd4d 	bl	8008bc8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	7f5b      	ldrb	r3, [r3, #29]
 8009132:	b2db      	uxtb	r3, r3
 8009134:	2b00      	cmp	r3, #0
 8009136:	d102      	bne.n	800913e <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800913e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009140:	4618      	mov	r0, r3
 8009142:	3720      	adds	r7, #32
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <__NVIC_SetPriorityGrouping>:
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f003 0307 	and.w	r3, r3, #7
 8009156:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009158:	4b0c      	ldr	r3, [pc, #48]	; (800918c <__NVIC_SetPriorityGrouping+0x44>)
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009164:	4013      	ands	r3, r2
 8009166:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009170:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009178:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800917a:	4a04      	ldr	r2, [pc, #16]	; (800918c <__NVIC_SetPriorityGrouping+0x44>)
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	60d3      	str	r3, [r2, #12]
}
 8009180:	bf00      	nop
 8009182:	3714      	adds	r7, #20
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr
 800918c:	e000ed00 	.word	0xe000ed00

08009190 <__NVIC_GetPriorityGrouping>:
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009194:	4b04      	ldr	r3, [pc, #16]	; (80091a8 <__NVIC_GetPriorityGrouping+0x18>)
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	0a1b      	lsrs	r3, r3, #8
 800919a:	f003 0307 	and.w	r3, r3, #7
}
 800919e:	4618      	mov	r0, r3
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr
 80091a8:	e000ed00 	.word	0xe000ed00

080091ac <__NVIC_EnableIRQ>:
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	db0b      	blt.n	80091d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091be:	79fb      	ldrb	r3, [r7, #7]
 80091c0:	f003 021f 	and.w	r2, r3, #31
 80091c4:	4907      	ldr	r1, [pc, #28]	; (80091e4 <__NVIC_EnableIRQ+0x38>)
 80091c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ca:	095b      	lsrs	r3, r3, #5
 80091cc:	2001      	movs	r0, #1
 80091ce:	fa00 f202 	lsl.w	r2, r0, r2
 80091d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80091d6:	bf00      	nop
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	e000e100 	.word	0xe000e100

080091e8 <__NVIC_SetPriority>:
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	6039      	str	r1, [r7, #0]
 80091f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	db0a      	blt.n	8009212 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	b2da      	uxtb	r2, r3
 8009200:	490c      	ldr	r1, [pc, #48]	; (8009234 <__NVIC_SetPriority+0x4c>)
 8009202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009206:	0112      	lsls	r2, r2, #4
 8009208:	b2d2      	uxtb	r2, r2
 800920a:	440b      	add	r3, r1
 800920c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009210:	e00a      	b.n	8009228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	b2da      	uxtb	r2, r3
 8009216:	4908      	ldr	r1, [pc, #32]	; (8009238 <__NVIC_SetPriority+0x50>)
 8009218:	79fb      	ldrb	r3, [r7, #7]
 800921a:	f003 030f 	and.w	r3, r3, #15
 800921e:	3b04      	subs	r3, #4
 8009220:	0112      	lsls	r2, r2, #4
 8009222:	b2d2      	uxtb	r2, r2
 8009224:	440b      	add	r3, r1
 8009226:	761a      	strb	r2, [r3, #24]
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	e000e100 	.word	0xe000e100
 8009238:	e000ed00 	.word	0xe000ed00

0800923c <NVIC_EncodePriority>:
{
 800923c:	b480      	push	{r7}
 800923e:	b089      	sub	sp, #36	; 0x24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f003 0307 	and.w	r3, r3, #7
 800924e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	f1c3 0307 	rsb	r3, r3, #7
 8009256:	2b04      	cmp	r3, #4
 8009258:	bf28      	it	cs
 800925a:	2304      	movcs	r3, #4
 800925c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	3304      	adds	r3, #4
 8009262:	2b06      	cmp	r3, #6
 8009264:	d902      	bls.n	800926c <NVIC_EncodePriority+0x30>
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	3b03      	subs	r3, #3
 800926a:	e000      	b.n	800926e <NVIC_EncodePriority+0x32>
 800926c:	2300      	movs	r3, #0
 800926e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009270:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	fa02 f303 	lsl.w	r3, r2, r3
 800927a:	43da      	mvns	r2, r3
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	401a      	ands	r2, r3
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	fa01 f303 	lsl.w	r3, r1, r3
 800928e:	43d9      	mvns	r1, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009294:	4313      	orrs	r3, r2
}
 8009296:	4618      	mov	r0, r3
 8009298:	3724      	adds	r7, #36	; 0x24
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
	...

080092a4 <SysTick_Config>:
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	3b01      	subs	r3, #1
 80092b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80092b4:	d301      	bcc.n	80092ba <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80092b6:	2301      	movs	r3, #1
 80092b8:	e00f      	b.n	80092da <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80092ba:	4a0a      	ldr	r2, [pc, #40]	; (80092e4 <SysTick_Config+0x40>)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	3b01      	subs	r3, #1
 80092c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80092c2:	210f      	movs	r1, #15
 80092c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092c8:	f7ff ff8e 	bl	80091e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80092cc:	4b05      	ldr	r3, [pc, #20]	; (80092e4 <SysTick_Config+0x40>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80092d2:	4b04      	ldr	r3, [pc, #16]	; (80092e4 <SysTick_Config+0x40>)
 80092d4:	2207      	movs	r2, #7
 80092d6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	e000e010 	.word	0xe000e010

080092e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f7ff ff29 	bl	8009148 <__NVIC_SetPriorityGrouping>
}
 80092f6:	bf00      	nop
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b086      	sub	sp, #24
 8009302:	af00      	add	r7, sp, #0
 8009304:	4603      	mov	r3, r0
 8009306:	60b9      	str	r1, [r7, #8]
 8009308:	607a      	str	r2, [r7, #4]
 800930a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800930c:	f7ff ff40 	bl	8009190 <__NVIC_GetPriorityGrouping>
 8009310:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	68b9      	ldr	r1, [r7, #8]
 8009316:	6978      	ldr	r0, [r7, #20]
 8009318:	f7ff ff90 	bl	800923c <NVIC_EncodePriority>
 800931c:	4602      	mov	r2, r0
 800931e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009322:	4611      	mov	r1, r2
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff ff5f 	bl	80091e8 <__NVIC_SetPriority>
}
 800932a:	bf00      	nop
 800932c:	3718      	adds	r7, #24
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}

08009332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b082      	sub	sp, #8
 8009336:	af00      	add	r7, sp, #0
 8009338:	4603      	mov	r3, r0
 800933a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800933c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009340:	4618      	mov	r0, r3
 8009342:	f7ff ff33 	bl	80091ac <__NVIC_EnableIRQ>
}
 8009346:	bf00      	nop
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b082      	sub	sp, #8
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f7ff ffa4 	bl	80092a4 <SysTick_Config>
 800935c:	4603      	mov	r3, r0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3708      	adds	r7, #8
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}

08009366 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b082      	sub	sp, #8
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e014      	b.n	80093a2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	791b      	ldrb	r3, [r3, #4]
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2b00      	cmp	r3, #0
 8009380:	d105      	bne.n	800938e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f7fc fff7 	bl	800637c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2202      	movs	r2, #2
 8009392:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b082      	sub	sp, #8
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
 80093b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	795b      	ldrb	r3, [r3, #5]
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d101      	bne.n	80093c0 <HAL_DAC_Start+0x16>
 80093bc:	2302      	movs	r3, #2
 80093be:	e043      	b.n	8009448 <HAL_DAC_Start+0x9e>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2202      	movs	r2, #2
 80093ca:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6819      	ldr	r1, [r3, #0]
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	f003 0310 	and.w	r3, r3, #16
 80093d8:	2201      	movs	r2, #1
 80093da:	409a      	lsls	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	430a      	orrs	r2, r1
 80093e2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80093e4:	2001      	movs	r0, #1
 80093e6:	f7fe fb4d 	bl	8007a84 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d10f      	bne.n	8009410 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	d11d      	bne.n	800943a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f042 0201 	orr.w	r2, r2, #1
 800940c:	605a      	str	r2, [r3, #4]
 800940e:	e014      	b.n	800943a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	f003 0310 	and.w	r3, r3, #16
 8009420:	2102      	movs	r1, #2
 8009422:	fa01 f303 	lsl.w	r3, r1, r3
 8009426:	429a      	cmp	r2, r3
 8009428:	d107      	bne.n	800943a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	685a      	ldr	r2, [r3, #4]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f042 0202 	orr.w	r2, r2, #2
 8009438:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2201      	movs	r2, #1
 800943e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2200      	movs	r2, #0
 8009444:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
 800945c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	795b      	ldrb	r3, [r3, #5]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d101      	bne.n	800946e <HAL_DAC_Start_DMA+0x1e>
 800946a:	2302      	movs	r3, #2
 800946c:	e0a1      	b.n	80095b2 <HAL_DAC_Start_DMA+0x162>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2201      	movs	r2, #1
 8009472:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2202      	movs	r2, #2
 8009478:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d12a      	bne.n	80094d6 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	4a4d      	ldr	r2, [pc, #308]	; (80095bc <HAL_DAC_Start_DMA+0x16c>)
 8009486:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	4a4c      	ldr	r2, [pc, #304]	; (80095c0 <HAL_DAC_Start_DMA+0x170>)
 800948e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	4a4b      	ldr	r2, [pc, #300]	; (80095c4 <HAL_DAC_Start_DMA+0x174>)
 8009496:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80094a6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80094a8:	6a3b      	ldr	r3, [r7, #32]
 80094aa:	2b04      	cmp	r3, #4
 80094ac:	d009      	beq.n	80094c2 <HAL_DAC_Start_DMA+0x72>
 80094ae:	2b08      	cmp	r3, #8
 80094b0:	d00c      	beq.n	80094cc <HAL_DAC_Start_DMA+0x7c>
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d000      	beq.n	80094b8 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80094b6:	e039      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	3308      	adds	r3, #8
 80094be:	613b      	str	r3, [r7, #16]
        break;
 80094c0:	e034      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	330c      	adds	r3, #12
 80094c8:	613b      	str	r3, [r7, #16]
        break;
 80094ca:	e02f      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	3310      	adds	r3, #16
 80094d2:	613b      	str	r3, [r7, #16]
        break;
 80094d4:	e02a      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	4a3b      	ldr	r2, [pc, #236]	; (80095c8 <HAL_DAC_Start_DMA+0x178>)
 80094dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	4a3a      	ldr	r2, [pc, #232]	; (80095cc <HAL_DAC_Start_DMA+0x17c>)
 80094e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	4a39      	ldr	r2, [pc, #228]	; (80095d0 <HAL_DAC_Start_DMA+0x180>)
 80094ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80094fc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	2b04      	cmp	r3, #4
 8009502:	d009      	beq.n	8009518 <HAL_DAC_Start_DMA+0xc8>
 8009504:	2b08      	cmp	r3, #8
 8009506:	d00c      	beq.n	8009522 <HAL_DAC_Start_DMA+0xd2>
 8009508:	2b00      	cmp	r3, #0
 800950a:	d000      	beq.n	800950e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800950c:	e00e      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	3314      	adds	r3, #20
 8009514:	613b      	str	r3, [r7, #16]
        break;
 8009516:	e009      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3318      	adds	r3, #24
 800951e:	613b      	str	r3, [r7, #16]
        break;
 8009520:	e004      	b.n	800952c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	331c      	adds	r3, #28
 8009528:	613b      	str	r3, [r7, #16]
        break;
 800952a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d111      	bne.n	8009556 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009540:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	6898      	ldr	r0, [r3, #8]
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	693a      	ldr	r2, [r7, #16]
 800954c:	f000 fbd2 	bl	8009cf4 <HAL_DMA_Start_IT>
 8009550:	4603      	mov	r3, r0
 8009552:	75fb      	strb	r3, [r7, #23]
 8009554:	e010      	b.n	8009578 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009564:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	68d8      	ldr	r0, [r3, #12]
 800956a:	6879      	ldr	r1, [r7, #4]
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	693a      	ldr	r2, [r7, #16]
 8009570:	f000 fbc0 	bl	8009cf4 <HAL_DMA_Start_IT>
 8009574:	4603      	mov	r3, r0
 8009576:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2200      	movs	r2, #0
 800957c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800957e:	7dfb      	ldrb	r3, [r7, #23]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10f      	bne.n	80095a4 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6819      	ldr	r1, [r3, #0]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	f003 0310 	and.w	r3, r3, #16
 8009590:	2201      	movs	r2, #1
 8009592:	409a      	lsls	r2, r3
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	430a      	orrs	r2, r1
 800959a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800959c:	2001      	movs	r0, #1
 800959e:	f7fe fa71 	bl	8007a84 <HAL_Delay>
 80095a2:	e005      	b.n	80095b0 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	f043 0204 	orr.w	r2, r3, #4
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80095b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3718      	adds	r7, #24
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	08009a91 	.word	0x08009a91
 80095c0:	08009ab3 	.word	0x08009ab3
 80095c4:	08009acf 	.word	0x08009acf
 80095c8:	08009b39 	.word	0x08009b39
 80095cc:	08009b5b 	.word	0x08009b5b
 80095d0:	08009b77 	.word	0x08009b77

080095d4 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	6819      	ldr	r1, [r3, #0]
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	f003 0310 	and.w	r3, r3, #16
 80095ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80095ee:	fa02 f303 	lsl.w	r3, r2, r3
 80095f2:	43da      	mvns	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	400a      	ands	r2, r1
 80095fa:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6819      	ldr	r1, [r3, #0]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	f003 0310 	and.w	r3, r3, #16
 8009608:	2201      	movs	r2, #1
 800960a:	fa02 f303 	lsl.w	r3, r2, r3
 800960e:	43da      	mvns	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	400a      	ands	r2, r1
 8009616:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8009618:	2001      	movs	r0, #1
 800961a:	f7fe fa33 	bl	8007a84 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d10f      	bne.n	8009644 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	4618      	mov	r0, r3
 800962a:	f000 fbde 	bl	8009dea <HAL_DMA_Abort>
 800962e:	4603      	mov	r3, r0
 8009630:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	681a      	ldr	r2, [r3, #0]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009640:	601a      	str	r2, [r3, #0]
 8009642:	e00e      	b.n	8009662 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	4618      	mov	r0, r3
 800964a:	f000 fbce 	bl	8009dea <HAL_DMA_Abort>
 800964e:	4603      	mov	r3, r0
 8009650:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009660:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009662:	7bfb      	ldrb	r3, [r7, #15]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d003      	beq.n	8009670 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2204      	movs	r2, #4
 800966c:	711a      	strb	r2, [r3, #4]
 800966e:	e002      	b.n	8009676 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8009676:	7bfb      	ldrb	r3, [r7, #15]
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009680:	b480      	push	{r7}
 8009682:	b087      	sub	sp, #28
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	607a      	str	r2, [r7, #4]
 800968c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800968e:	2300      	movs	r3, #0
 8009690:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d105      	bne.n	80096b0 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80096a4:	697a      	ldr	r2, [r7, #20]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4413      	add	r3, r2
 80096aa:	3308      	adds	r3, #8
 80096ac:	617b      	str	r3, [r7, #20]
 80096ae:	e004      	b.n	80096ba <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	4413      	add	r3, r2
 80096b6:	3314      	adds	r3, #20
 80096b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	461a      	mov	r2, r3
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80096c2:	2300      	movs	r3, #0
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b083      	sub	sp, #12
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr

0800970c <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d103      	bne.n	8009724 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009722:	e002      	b.n	800972a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800972a:	4618      	mov	r0, r3
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
	...

08009738 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b08a      	sub	sp, #40	; 0x28
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009744:	2300      	movs	r3, #0
 8009746:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	795b      	ldrb	r3, [r3, #5]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d101      	bne.n	8009754 <HAL_DAC_ConfigChannel+0x1c>
 8009750:	2302      	movs	r3, #2
 8009752:	e194      	b.n	8009a7e <HAL_DAC_ConfigChannel+0x346>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2201      	movs	r2, #1
 8009758:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2202      	movs	r2, #2
 800975e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	2b04      	cmp	r3, #4
 8009766:	d174      	bne.n	8009852 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d137      	bne.n	80097de <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800976e:	f7fe f97d 	bl	8007a6c <HAL_GetTick>
 8009772:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009774:	e011      	b.n	800979a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009776:	f7fe f979 	bl	8007a6c <HAL_GetTick>
 800977a:	4602      	mov	r2, r0
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	2b01      	cmp	r3, #1
 8009782:	d90a      	bls.n	800979a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	691b      	ldr	r3, [r3, #16]
 8009788:	f043 0208 	orr.w	r2, r3, #8
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2203      	movs	r2, #3
 8009794:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009796:	2303      	movs	r3, #3
 8009798:	e171      	b.n	8009a7e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e6      	bne.n	8009776 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80097a8:	2001      	movs	r0, #1
 80097aa:	f7fe f96b 	bl	8007a84 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68ba      	ldr	r2, [r7, #8]
 80097b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80097b6:	641a      	str	r2, [r3, #64]	; 0x40
 80097b8:	e01e      	b.n	80097f8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80097ba:	f7fe f957 	bl	8007a6c <HAL_GetTick>
 80097be:	4602      	mov	r2, r0
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	1ad3      	subs	r3, r2, r3
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d90a      	bls.n	80097de <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	f043 0208 	orr.w	r2, r3, #8
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2203      	movs	r2, #3
 80097d8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e14f      	b.n	8009a7e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	dbe8      	blt.n	80097ba <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80097e8:	2001      	movs	r0, #1
 80097ea:	f7fe f94b 	bl	8007a84 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68ba      	ldr	r2, [r7, #8]
 80097f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80097f6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f003 0310 	and.w	r3, r3, #16
 8009804:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009808:	fa01 f303 	lsl.w	r3, r1, r3
 800980c:	43db      	mvns	r3, r3
 800980e:	ea02 0103 	and.w	r1, r2, r3
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f003 0310 	and.w	r3, r3, #16
 800981c:	409a      	lsls	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	430a      	orrs	r2, r1
 8009824:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f003 0310 	and.w	r3, r3, #16
 8009832:	21ff      	movs	r1, #255	; 0xff
 8009834:	fa01 f303 	lsl.w	r3, r1, r3
 8009838:	43db      	mvns	r3, r3
 800983a:	ea02 0103 	and.w	r1, r2, r3
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f003 0310 	and.w	r3, r3, #16
 8009848:	409a      	lsls	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	430a      	orrs	r2, r1
 8009850:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	2b01      	cmp	r3, #1
 8009858:	d11d      	bne.n	8009896 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009860:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f003 0310 	and.w	r3, r3, #16
 8009868:	221f      	movs	r2, #31
 800986a:	fa02 f303 	lsl.w	r3, r2, r3
 800986e:	43db      	mvns	r3, r3
 8009870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009872:	4013      	ands	r3, r2
 8009874:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f003 0310 	and.w	r3, r3, #16
 8009882:	69ba      	ldr	r2, [r7, #24]
 8009884:	fa02 f303 	lsl.w	r3, r2, r3
 8009888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800988a:	4313      	orrs	r3, r2
 800988c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009894:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800989c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f003 0310 	and.w	r3, r3, #16
 80098a4:	2207      	movs	r2, #7
 80098a6:	fa02 f303 	lsl.w	r3, r2, r3
 80098aa:	43db      	mvns	r3, r3
 80098ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ae:	4013      	ands	r3, r2
 80098b0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	f003 0301 	and.w	r3, r3, #1
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d002      	beq.n	80098c4 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 80098be:	2300      	movs	r3, #0
 80098c0:	623b      	str	r3, [r7, #32]
 80098c2:	e011      	b.n	80098e8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	f003 0302 	and.w	r3, r3, #2
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80098d0:	2301      	movs	r3, #1
 80098d2:	623b      	str	r3, [r7, #32]
 80098d4:	e008      	b.n	80098e8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d102      	bne.n	80098e4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80098de:	2301      	movs	r3, #1
 80098e0:	623b      	str	r3, [r7, #32]
 80098e2:	e001      	b.n	80098e8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80098e4:	2300      	movs	r3, #0
 80098e6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	689a      	ldr	r2, [r3, #8]
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	695b      	ldr	r3, [r3, #20]
 80098f0:	4313      	orrs	r3, r2
 80098f2:	6a3a      	ldr	r2, [r7, #32]
 80098f4:	4313      	orrs	r3, r2
 80098f6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f003 0310 	and.w	r3, r3, #16
 80098fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009902:	fa02 f303 	lsl.w	r3, r2, r3
 8009906:	43db      	mvns	r3, r3
 8009908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800990a:	4013      	ands	r3, r2
 800990c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	791b      	ldrb	r3, [r3, #4]
 8009912:	2b01      	cmp	r3, #1
 8009914:	d102      	bne.n	800991c <HAL_DAC_ConfigChannel+0x1e4>
 8009916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800991a:	e000      	b.n	800991e <HAL_DAC_ConfigChannel+0x1e6>
 800991c:	2300      	movs	r3, #0
 800991e:	69ba      	ldr	r2, [r7, #24]
 8009920:	4313      	orrs	r3, r2
 8009922:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f003 0310 	and.w	r3, r3, #16
 800992a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800992e:	fa02 f303 	lsl.w	r3, r2, r3
 8009932:	43db      	mvns	r3, r3
 8009934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009936:	4013      	ands	r3, r2
 8009938:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	795b      	ldrb	r3, [r3, #5]
 800993e:	2b01      	cmp	r3, #1
 8009940:	d102      	bne.n	8009948 <HAL_DAC_ConfigChannel+0x210>
 8009942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009946:	e000      	b.n	800994a <HAL_DAC_ConfigChannel+0x212>
 8009948:	2300      	movs	r3, #0
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	4313      	orrs	r3, r2
 800994e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009952:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009956:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2b02      	cmp	r3, #2
 800995e:	d114      	bne.n	800998a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009960:	f001 fae0 	bl	800af24 <HAL_RCC_GetHCLKFreq>
 8009964:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	4a47      	ldr	r2, [pc, #284]	; (8009a88 <HAL_DAC_ConfigChannel+0x350>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d904      	bls.n	8009978 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800996e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009970:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009974:	627b      	str	r3, [r7, #36]	; 0x24
 8009976:	e00d      	b.n	8009994 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	4a44      	ldr	r2, [pc, #272]	; (8009a8c <HAL_DAC_ConfigChannel+0x354>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d909      	bls.n	8009994 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009986:	627b      	str	r3, [r7, #36]	; 0x24
 8009988:	e004      	b.n	8009994 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009990:	4313      	orrs	r3, r2
 8009992:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f003 0310 	and.w	r3, r3, #16
 800999a:	69ba      	ldr	r2, [r7, #24]
 800999c:	fa02 f303 	lsl.w	r3, r2, r3
 80099a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099a2:	4313      	orrs	r3, r2
 80099a4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	6819      	ldr	r1, [r3, #0]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f003 0310 	and.w	r3, r3, #16
 80099ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80099be:	fa02 f303 	lsl.w	r3, r2, r3
 80099c2:	43da      	mvns	r2, r3
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	400a      	ands	r2, r1
 80099ca:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f003 0310 	and.w	r3, r3, #16
 80099da:	f640 72fe 	movw	r2, #4094	; 0xffe
 80099de:	fa02 f303 	lsl.w	r3, r2, r3
 80099e2:	43db      	mvns	r3, r3
 80099e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099e6:	4013      	ands	r3, r2
 80099e8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f003 0310 	and.w	r3, r3, #16
 80099f6:	69ba      	ldr	r2, [r7, #24]
 80099f8:	fa02 f303 	lsl.w	r3, r2, r3
 80099fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099fe:	4313      	orrs	r3, r2
 8009a00:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a08:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	6819      	ldr	r1, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f003 0310 	and.w	r3, r3, #16
 8009a16:	22c0      	movs	r2, #192	; 0xc0
 8009a18:	fa02 f303 	lsl.w	r3, r2, r3
 8009a1c:	43da      	mvns	r2, r3
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	400a      	ands	r2, r1
 8009a24:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	089b      	lsrs	r3, r3, #2
 8009a2c:	f003 030f 	and.w	r3, r3, #15
 8009a30:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	089b      	lsrs	r3, r3, #2
 8009a38:	021b      	lsls	r3, r3, #8
 8009a3a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009a3e:	69ba      	ldr	r2, [r7, #24]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f003 0310 	and.w	r3, r3, #16
 8009a50:	f640 710f 	movw	r1, #3855	; 0xf0f
 8009a54:	fa01 f303 	lsl.w	r3, r1, r3
 8009a58:	43db      	mvns	r3, r3
 8009a5a:	ea02 0103 	and.w	r1, r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f003 0310 	and.w	r3, r3, #16
 8009a64:	69ba      	ldr	r2, [r7, #24]
 8009a66:	409a      	lsls	r2, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	430a      	orrs	r2, r1
 8009a6e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2201      	movs	r2, #1
 8009a74:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3728      	adds	r7, #40	; 0x28
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	09896800 	.word	0x09896800
 8009a8c:	04c4b400 	.word	0x04c4b400

08009a90 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a9c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f7ff fe16 	bl	80096d0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	711a      	strb	r2, [r3, #4]
}
 8009aaa:	bf00      	nop
 8009aac:	3710      	adds	r7, #16
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}

08009ab2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b084      	sub	sp, #16
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009abe:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f7ff fe0f 	bl	80096e4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009ac6:	bf00      	nop
 8009ac8:	3710      	adds	r7, #16
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b084      	sub	sp, #16
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ada:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	f043 0204 	orr.w	r2, r3, #4
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f7ff fe05 	bl	80096f8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2201      	movs	r2, #1
 8009af2:	711a      	strb	r2, [r3, #4]
}
 8009af4:	bf00      	nop
 8009af6:	3710      	adds	r7, #16
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8009b2c:	bf00      	nop
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b44:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f7ff ffd8 	bl	8009afc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	711a      	strb	r2, [r3, #4]
}
 8009b52:	bf00      	nop
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b084      	sub	sp, #16
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b66:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f7ff ffd1 	bl	8009b10 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009b6e:	bf00      	nop
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b084      	sub	sp, #16
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b82:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	691b      	ldr	r3, [r3, #16]
 8009b88:	f043 0204 	orr.w	r2, r3, #4
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f7ff ffc7 	bl	8009b24 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	711a      	strb	r2, [r3, #4]
}
 8009b9c:	bf00      	nop
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d101      	bne.n	8009bb6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e08d      	b.n	8009cd2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	461a      	mov	r2, r3
 8009bbc:	4b47      	ldr	r3, [pc, #284]	; (8009cdc <HAL_DMA_Init+0x138>)
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d80f      	bhi.n	8009be2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	4b45      	ldr	r3, [pc, #276]	; (8009ce0 <HAL_DMA_Init+0x13c>)
 8009bca:	4413      	add	r3, r2
 8009bcc:	4a45      	ldr	r2, [pc, #276]	; (8009ce4 <HAL_DMA_Init+0x140>)
 8009bce:	fba2 2303 	umull	r2, r3, r2, r3
 8009bd2:	091b      	lsrs	r3, r3, #4
 8009bd4:	009a      	lsls	r2, r3, #2
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a42      	ldr	r2, [pc, #264]	; (8009ce8 <HAL_DMA_Init+0x144>)
 8009bde:	641a      	str	r2, [r3, #64]	; 0x40
 8009be0:	e00e      	b.n	8009c00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	461a      	mov	r2, r3
 8009be8:	4b40      	ldr	r3, [pc, #256]	; (8009cec <HAL_DMA_Init+0x148>)
 8009bea:	4413      	add	r3, r2
 8009bec:	4a3d      	ldr	r2, [pc, #244]	; (8009ce4 <HAL_DMA_Init+0x140>)
 8009bee:	fba2 2303 	umull	r2, r3, r2, r3
 8009bf2:	091b      	lsrs	r3, r3, #4
 8009bf4:	009a      	lsls	r2, r3, #2
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a3c      	ldr	r2, [pc, #240]	; (8009cf0 <HAL_DMA_Init+0x14c>)
 8009bfe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68fa      	ldr	r2, [r7, #12]
 8009c50:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 fa10 	bl	800a078 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c60:	d102      	bne.n	8009c68 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	685a      	ldr	r2, [r3, #4]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c70:	b2d2      	uxtb	r2, r2
 8009c72:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c78:	687a      	ldr	r2, [r7, #4]
 8009c7a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009c7c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d010      	beq.n	8009ca8 <HAL_DMA_Init+0x104>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	2b04      	cmp	r3, #4
 8009c8c:	d80c      	bhi.n	8009ca8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fa30 	bl	800a0f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c98:	2200      	movs	r2, #0
 8009c9a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ca0:	687a      	ldr	r2, [r7, #4]
 8009ca2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009ca4:	605a      	str	r2, [r3, #4]
 8009ca6:	e008      	b.n	8009cba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3710      	adds	r7, #16
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	40020407 	.word	0x40020407
 8009ce0:	bffdfff8 	.word	0xbffdfff8
 8009ce4:	cccccccd 	.word	0xcccccccd
 8009ce8:	40020000 	.word	0x40020000
 8009cec:	bffdfbf8 	.word	0xbffdfbf8
 8009cf0:	40020400 	.word	0x40020400

08009cf4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	60f8      	str	r0, [r7, #12]
 8009cfc:	60b9      	str	r1, [r7, #8]
 8009cfe:	607a      	str	r2, [r7, #4]
 8009d00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d02:	2300      	movs	r3, #0
 8009d04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d101      	bne.n	8009d14 <HAL_DMA_Start_IT+0x20>
 8009d10:	2302      	movs	r3, #2
 8009d12:	e066      	b.n	8009de2 <HAL_DMA_Start_IT+0xee>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d155      	bne.n	8009dd4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2202      	movs	r2, #2
 8009d2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2200      	movs	r2, #0
 8009d34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f022 0201 	bic.w	r2, r2, #1
 8009d44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	68b9      	ldr	r1, [r7, #8]
 8009d4c:	68f8      	ldr	r0, [r7, #12]
 8009d4e:	f000 f954 	bl	8009ffa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d008      	beq.n	8009d6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f042 020e 	orr.w	r2, r2, #14
 8009d68:	601a      	str	r2, [r3, #0]
 8009d6a:	e00f      	b.n	8009d8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f022 0204 	bic.w	r2, r2, #4
 8009d7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f042 020a 	orr.w	r2, r2, #10
 8009d8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d007      	beq.n	8009daa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009da8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d007      	beq.n	8009dc2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009dc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f042 0201 	orr.w	r2, r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]
 8009dd2:	e005      	b.n	8009de0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009ddc:	2302      	movs	r3, #2
 8009dde:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3718      	adds	r7, #24
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009dea:	b480      	push	{r7}
 8009dec:	b085      	sub	sp, #20
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009df2:	2300      	movs	r3, #0
 8009df4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009dfc:	b2db      	uxtb	r3, r3
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	d005      	beq.n	8009e0e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2204      	movs	r2, #4
 8009e06:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	73fb      	strb	r3, [r7, #15]
 8009e0c:	e037      	b.n	8009e7e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	681a      	ldr	r2, [r3, #0]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f022 020e 	bic.w	r2, r2, #14
 8009e1c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e2c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f022 0201 	bic.w	r2, r2, #1
 8009e3c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e42:	f003 021f 	and.w	r2, r3, #31
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8009e50:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009e5a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00c      	beq.n	8009e7e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e68:	681a      	ldr	r2, [r3, #0]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e72:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009e7c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2201      	movs	r2, #1
 8009e82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8009e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3714      	adds	r7, #20
 8009e94:	46bd      	mov	sp, r7
 8009e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9a:	4770      	bx	lr

08009e9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eb8:	f003 031f 	and.w	r3, r3, #31
 8009ebc:	2204      	movs	r2, #4
 8009ebe:	409a      	lsls	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d026      	beq.n	8009f16 <HAL_DMA_IRQHandler+0x7a>
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	f003 0304 	and.w	r3, r3, #4
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d021      	beq.n	8009f16 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f003 0320 	and.w	r3, r3, #32
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d107      	bne.n	8009ef0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f022 0204 	bic.w	r2, r2, #4
 8009eee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ef4:	f003 021f 	and.w	r2, r3, #31
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009efc:	2104      	movs	r1, #4
 8009efe:	fa01 f202 	lsl.w	r2, r1, r2
 8009f02:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d071      	beq.n	8009ff0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009f14:	e06c      	b.n	8009ff0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f1a:	f003 031f 	and.w	r3, r3, #31
 8009f1e:	2202      	movs	r2, #2
 8009f20:	409a      	lsls	r2, r3
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	4013      	ands	r3, r2
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d02e      	beq.n	8009f88 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	f003 0302 	and.w	r3, r3, #2
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d029      	beq.n	8009f88 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f003 0320 	and.w	r3, r3, #32
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d10b      	bne.n	8009f5a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f022 020a 	bic.w	r2, r2, #10
 8009f50:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f5e:	f003 021f 	and.w	r2, r3, #31
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f66:	2102      	movs	r1, #2
 8009f68:	fa01 f202 	lsl.w	r2, r1, r2
 8009f6c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d038      	beq.n	8009ff0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009f86:	e033      	b.n	8009ff0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f8c:	f003 031f 	and.w	r3, r3, #31
 8009f90:	2208      	movs	r2, #8
 8009f92:	409a      	lsls	r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	4013      	ands	r3, r2
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d02a      	beq.n	8009ff2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	f003 0308 	and.w	r3, r3, #8
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d025      	beq.n	8009ff2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 020e 	bic.w	r2, r2, #14
 8009fb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fba:	f003 021f 	and.w	r2, r3, #31
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc2:	2101      	movs	r1, #1
 8009fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8009fc8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d004      	beq.n	8009ff2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009ff0:	bf00      	nop
 8009ff2:	bf00      	nop
}
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b085      	sub	sp, #20
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	60f8      	str	r0, [r7, #12]
 800a002:	60b9      	str	r1, [r7, #8]
 800a004:	607a      	str	r2, [r7, #4]
 800a006:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a00c:	68fa      	ldr	r2, [r7, #12]
 800a00e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a010:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a016:	2b00      	cmp	r3, #0
 800a018:	d004      	beq.n	800a024 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a022:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a028:	f003 021f 	and.w	r2, r3, #31
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a030:	2101      	movs	r1, #1
 800a032:	fa01 f202 	lsl.w	r2, r1, r2
 800a036:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	2b10      	cmp	r3, #16
 800a046:	d108      	bne.n	800a05a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a058:	e007      	b.n	800a06a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	60da      	str	r2, [r3, #12]
}
 800a06a:	bf00      	nop
 800a06c:	3714      	adds	r7, #20
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr
	...

0800a078 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a078:	b480      	push	{r7}
 800a07a:	b087      	sub	sp, #28
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	461a      	mov	r2, r3
 800a086:	4b16      	ldr	r3, [pc, #88]	; (800a0e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a088:	429a      	cmp	r2, r3
 800a08a:	d802      	bhi.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a08c:	4b15      	ldr	r3, [pc, #84]	; (800a0e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a08e:	617b      	str	r3, [r7, #20]
 800a090:	e001      	b.n	800a096 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a092:	4b15      	ldr	r3, [pc, #84]	; (800a0e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a094:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	3b08      	subs	r3, #8
 800a0a2:	4a12      	ldr	r2, [pc, #72]	; (800a0ec <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a0a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a8:	091b      	lsrs	r3, r3, #4
 800a0aa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0b0:	089b      	lsrs	r3, r3, #2
 800a0b2:	009a      	lsls	r2, r3, #2
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4a0b      	ldr	r2, [pc, #44]	; (800a0f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a0c2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f003 031f 	and.w	r3, r3, #31
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	409a      	lsls	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a0d2:	bf00      	nop
 800a0d4:	371c      	adds	r7, #28
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	40020407 	.word	0x40020407
 800a0e4:	40020800 	.word	0x40020800
 800a0e8:	40020820 	.word	0x40020820
 800a0ec:	cccccccd 	.word	0xcccccccd
 800a0f0:	40020880 	.word	0x40020880

0800a0f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b085      	sub	sp, #20
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	b2db      	uxtb	r3, r3
 800a102:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a104:	68fa      	ldr	r2, [r7, #12]
 800a106:	4b0b      	ldr	r3, [pc, #44]	; (800a134 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a108:	4413      	add	r3, r2
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	461a      	mov	r2, r3
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a08      	ldr	r2, [pc, #32]	; (800a138 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a116:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	3b01      	subs	r3, #1
 800a11c:	f003 031f 	and.w	r3, r3, #31
 800a120:	2201      	movs	r2, #1
 800a122:	409a      	lsls	r2, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a128:	bf00      	nop
 800a12a:	3714      	adds	r7, #20
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr
 800a134:	1000823f 	.word	0x1000823f
 800a138:	40020940 	.word	0x40020940

0800a13c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b087      	sub	sp, #28
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a146:	2300      	movs	r3, #0
 800a148:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a14a:	e15a      	b.n	800a402 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	2101      	movs	r1, #1
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	fa01 f303 	lsl.w	r3, r1, r3
 800a158:	4013      	ands	r3, r2
 800a15a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 814c 	beq.w	800a3fc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d00b      	beq.n	800a184 <HAL_GPIO_Init+0x48>
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b02      	cmp	r3, #2
 800a172:	d007      	beq.n	800a184 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a178:	2b11      	cmp	r3, #17
 800a17a:	d003      	beq.n	800a184 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	2b12      	cmp	r3, #18
 800a182:	d130      	bne.n	800a1e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	005b      	lsls	r3, r3, #1
 800a18e:	2203      	movs	r2, #3
 800a190:	fa02 f303 	lsl.w	r3, r2, r3
 800a194:	43db      	mvns	r3, r3
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	4013      	ands	r3, r2
 800a19a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	68da      	ldr	r2, [r3, #12]
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	005b      	lsls	r3, r3, #1
 800a1a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1a8:	693a      	ldr	r2, [r7, #16]
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	fa02 f303 	lsl.w	r3, r2, r3
 800a1c2:	43db      	mvns	r3, r3
 800a1c4:	693a      	ldr	r2, [r7, #16]
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	091b      	lsrs	r3, r3, #4
 800a1d0:	f003 0201 	and.w	r2, r3, #1
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1da:	693a      	ldr	r2, [r7, #16]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	693a      	ldr	r2, [r7, #16]
 800a1e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	005b      	lsls	r3, r3, #1
 800a1f0:	2203      	movs	r2, #3
 800a1f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f6:	43db      	mvns	r3, r3
 800a1f8:	693a      	ldr	r2, [r7, #16]
 800a1fa:	4013      	ands	r3, r2
 800a1fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	689a      	ldr	r2, [r3, #8]
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	005b      	lsls	r3, r3, #1
 800a206:	fa02 f303 	lsl.w	r3, r2, r3
 800a20a:	693a      	ldr	r2, [r7, #16]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	693a      	ldr	r2, [r7, #16]
 800a214:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	2b02      	cmp	r3, #2
 800a21c:	d003      	beq.n	800a226 <HAL_GPIO_Init+0xea>
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	2b12      	cmp	r3, #18
 800a224:	d123      	bne.n	800a26e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	08da      	lsrs	r2, r3, #3
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	3208      	adds	r2, #8
 800a22e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a232:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	f003 0307 	and.w	r3, r3, #7
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	220f      	movs	r2, #15
 800a23e:	fa02 f303 	lsl.w	r3, r2, r3
 800a242:	43db      	mvns	r3, r3
 800a244:	693a      	ldr	r2, [r7, #16]
 800a246:	4013      	ands	r3, r2
 800a248:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	691a      	ldr	r2, [r3, #16]
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f003 0307 	and.w	r3, r3, #7
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	fa02 f303 	lsl.w	r3, r2, r3
 800a25a:	693a      	ldr	r2, [r7, #16]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	08da      	lsrs	r2, r3, #3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	3208      	adds	r2, #8
 800a268:	6939      	ldr	r1, [r7, #16]
 800a26a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	005b      	lsls	r3, r3, #1
 800a278:	2203      	movs	r2, #3
 800a27a:	fa02 f303 	lsl.w	r3, r2, r3
 800a27e:	43db      	mvns	r3, r3
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	4013      	ands	r3, r2
 800a284:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	f003 0203 	and.w	r2, r3, #3
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	fa02 f303 	lsl.w	r3, r2, r3
 800a296:	693a      	ldr	r2, [r7, #16]
 800a298:	4313      	orrs	r3, r2
 800a29a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	693a      	ldr	r2, [r7, #16]
 800a2a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f000 80a6 	beq.w	800a3fc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2b0:	4b5b      	ldr	r3, [pc, #364]	; (800a420 <HAL_GPIO_Init+0x2e4>)
 800a2b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2b4:	4a5a      	ldr	r2, [pc, #360]	; (800a420 <HAL_GPIO_Init+0x2e4>)
 800a2b6:	f043 0301 	orr.w	r3, r3, #1
 800a2ba:	6613      	str	r3, [r2, #96]	; 0x60
 800a2bc:	4b58      	ldr	r3, [pc, #352]	; (800a420 <HAL_GPIO_Init+0x2e4>)
 800a2be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2c0:	f003 0301 	and.w	r3, r3, #1
 800a2c4:	60bb      	str	r3, [r7, #8]
 800a2c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a2c8:	4a56      	ldr	r2, [pc, #344]	; (800a424 <HAL_GPIO_Init+0x2e8>)
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	089b      	lsrs	r3, r3, #2
 800a2ce:	3302      	adds	r3, #2
 800a2d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	f003 0303 	and.w	r3, r3, #3
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	220f      	movs	r2, #15
 800a2e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2e4:	43db      	mvns	r3, r3
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	4013      	ands	r3, r2
 800a2ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a2f2:	d01f      	beq.n	800a334 <HAL_GPIO_Init+0x1f8>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a4c      	ldr	r2, [pc, #304]	; (800a428 <HAL_GPIO_Init+0x2ec>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d019      	beq.n	800a330 <HAL_GPIO_Init+0x1f4>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	4a4b      	ldr	r2, [pc, #300]	; (800a42c <HAL_GPIO_Init+0x2f0>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d013      	beq.n	800a32c <HAL_GPIO_Init+0x1f0>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4a4a      	ldr	r2, [pc, #296]	; (800a430 <HAL_GPIO_Init+0x2f4>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d00d      	beq.n	800a328 <HAL_GPIO_Init+0x1ec>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	4a49      	ldr	r2, [pc, #292]	; (800a434 <HAL_GPIO_Init+0x2f8>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d007      	beq.n	800a324 <HAL_GPIO_Init+0x1e8>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	4a48      	ldr	r2, [pc, #288]	; (800a438 <HAL_GPIO_Init+0x2fc>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d101      	bne.n	800a320 <HAL_GPIO_Init+0x1e4>
 800a31c:	2305      	movs	r3, #5
 800a31e:	e00a      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a320:	2306      	movs	r3, #6
 800a322:	e008      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a324:	2304      	movs	r3, #4
 800a326:	e006      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a328:	2303      	movs	r3, #3
 800a32a:	e004      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a32c:	2302      	movs	r3, #2
 800a32e:	e002      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a330:	2301      	movs	r3, #1
 800a332:	e000      	b.n	800a336 <HAL_GPIO_Init+0x1fa>
 800a334:	2300      	movs	r3, #0
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	f002 0203 	and.w	r2, r2, #3
 800a33c:	0092      	lsls	r2, r2, #2
 800a33e:	4093      	lsls	r3, r2
 800a340:	693a      	ldr	r2, [r7, #16]
 800a342:	4313      	orrs	r3, r2
 800a344:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a346:	4937      	ldr	r1, [pc, #220]	; (800a424 <HAL_GPIO_Init+0x2e8>)
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	089b      	lsrs	r3, r3, #2
 800a34c:	3302      	adds	r3, #2
 800a34e:	693a      	ldr	r2, [r7, #16]
 800a350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a354:	4b39      	ldr	r3, [pc, #228]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	43db      	mvns	r3, r3
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	4013      	ands	r3, r2
 800a362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d003      	beq.n	800a378 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a370:	693a      	ldr	r2, [r7, #16]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	4313      	orrs	r3, r2
 800a376:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a378:	4a30      	ldr	r2, [pc, #192]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a37e:	4b2f      	ldr	r3, [pc, #188]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	43db      	mvns	r3, r3
 800a388:	693a      	ldr	r2, [r7, #16]
 800a38a:	4013      	ands	r3, r2
 800a38c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a396:	2b00      	cmp	r3, #0
 800a398:	d003      	beq.n	800a3a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a3a2:	4a26      	ldr	r2, [pc, #152]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a3a8:	4b24      	ldr	r3, [pc, #144]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	43db      	mvns	r3, r3
 800a3b2:	693a      	ldr	r2, [r7, #16]
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d003      	beq.n	800a3cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a3c4:	693a      	ldr	r2, [r7, #16]
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a3cc:	4a1b      	ldr	r2, [pc, #108]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a3d2:	4b1a      	ldr	r3, [pc, #104]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	43db      	mvns	r3, r3
 800a3dc:	693a      	ldr	r2, [r7, #16]
 800a3de:	4013      	ands	r3, r2
 800a3e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d003      	beq.n	800a3f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a3ee:	693a      	ldr	r2, [r7, #16]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a3f6:	4a11      	ldr	r2, [pc, #68]	; (800a43c <HAL_GPIO_Init+0x300>)
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	3301      	adds	r3, #1
 800a400:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	fa22 f303 	lsr.w	r3, r2, r3
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	f47f ae9d 	bne.w	800a14c <HAL_GPIO_Init+0x10>
  }
}
 800a412:	bf00      	nop
 800a414:	371c      	adds	r7, #28
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr
 800a41e:	bf00      	nop
 800a420:	40021000 	.word	0x40021000
 800a424:	40010000 	.word	0x40010000
 800a428:	48000400 	.word	0x48000400
 800a42c:	48000800 	.word	0x48000800
 800a430:	48000c00 	.word	0x48000c00
 800a434:	48001000 	.word	0x48001000
 800a438:	48001400 	.word	0x48001400
 800a43c:	40010400 	.word	0x40010400

0800a440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a440:	b480      	push	{r7}
 800a442:	b083      	sub	sp, #12
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	460b      	mov	r3, r1
 800a44a:	807b      	strh	r3, [r7, #2]
 800a44c:	4613      	mov	r3, r2
 800a44e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a450:	787b      	ldrb	r3, [r7, #1]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d003      	beq.n	800a45e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a456:	887a      	ldrh	r2, [r7, #2]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a45c:	e002      	b.n	800a464 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a45e:	887a      	ldrh	r2, [r7, #2]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a464:	bf00      	nop
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a470:	b480      	push	{r7}
 800a472:	b085      	sub	sp, #20
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d141      	bne.n	800a502 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a47e:	4b4b      	ldr	r3, [pc, #300]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a48a:	d131      	bne.n	800a4f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a48c:	4b47      	ldr	r3, [pc, #284]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a48e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a492:	4a46      	ldr	r2, [pc, #280]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a498:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a49c:	4b43      	ldr	r3, [pc, #268]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a4a4:	4a41      	ldr	r2, [pc, #260]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a4ac:	4b40      	ldr	r3, [pc, #256]	; (800a5b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2232      	movs	r2, #50	; 0x32
 800a4b2:	fb02 f303 	mul.w	r3, r2, r3
 800a4b6:	4a3f      	ldr	r2, [pc, #252]	; (800a5b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4bc:	0c9b      	lsrs	r3, r3, #18
 800a4be:	3301      	adds	r3, #1
 800a4c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4c2:	e002      	b.n	800a4ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4ca:	4b38      	ldr	r3, [pc, #224]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4d6:	d102      	bne.n	800a4de <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d1f2      	bne.n	800a4c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a4de:	4b33      	ldr	r3, [pc, #204]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4ea:	d158      	bne.n	800a59e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e057      	b.n	800a5a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a4f0:	4b2e      	ldr	r3, [pc, #184]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a4f6:	4a2d      	ldr	r2, [pc, #180]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a500:	e04d      	b.n	800a59e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a508:	d141      	bne.n	800a58e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a50a:	4b28      	ldr	r3, [pc, #160]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a516:	d131      	bne.n	800a57c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a518:	4b24      	ldr	r3, [pc, #144]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a51e:	4a23      	ldr	r2, [pc, #140]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a524:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a528:	4b20      	ldr	r3, [pc, #128]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a530:	4a1e      	ldr	r2, [pc, #120]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a532:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a536:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a538:	4b1d      	ldr	r3, [pc, #116]	; (800a5b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2232      	movs	r2, #50	; 0x32
 800a53e:	fb02 f303 	mul.w	r3, r2, r3
 800a542:	4a1c      	ldr	r2, [pc, #112]	; (800a5b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a544:	fba2 2303 	umull	r2, r3, r2, r3
 800a548:	0c9b      	lsrs	r3, r3, #18
 800a54a:	3301      	adds	r3, #1
 800a54c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a54e:	e002      	b.n	800a556 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	3b01      	subs	r3, #1
 800a554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a556:	4b15      	ldr	r3, [pc, #84]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a558:	695b      	ldr	r3, [r3, #20]
 800a55a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a55e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a562:	d102      	bne.n	800a56a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d1f2      	bne.n	800a550 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a56a:	4b10      	ldr	r3, [pc, #64]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a56c:	695b      	ldr	r3, [r3, #20]
 800a56e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a576:	d112      	bne.n	800a59e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a578:	2303      	movs	r3, #3
 800a57a:	e011      	b.n	800a5a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a57c:	4b0b      	ldr	r3, [pc, #44]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a57e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a582:	4a0a      	ldr	r2, [pc, #40]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a588:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a58c:	e007      	b.n	800a59e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a58e:	4b07      	ldr	r3, [pc, #28]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a596:	4a05      	ldr	r2, [pc, #20]	; (800a5ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a59c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3714      	adds	r7, #20
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr
 800a5ac:	40007000 	.word	0x40007000
 800a5b0:	20000ca8 	.word	0x20000ca8
 800a5b4:	431bde83 	.word	0x431bde83

0800a5b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b088      	sub	sp, #32
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d101      	bne.n	800a5ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e308      	b.n	800abdc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 0301 	and.w	r3, r3, #1
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d075      	beq.n	800a6c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5d6:	4ba3      	ldr	r3, [pc, #652]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	f003 030c 	and.w	r3, r3, #12
 800a5de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5e0:	4ba0      	ldr	r3, [pc, #640]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	f003 0303 	and.w	r3, r3, #3
 800a5e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a5ea:	69bb      	ldr	r3, [r7, #24]
 800a5ec:	2b0c      	cmp	r3, #12
 800a5ee:	d102      	bne.n	800a5f6 <HAL_RCC_OscConfig+0x3e>
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	2b03      	cmp	r3, #3
 800a5f4:	d002      	beq.n	800a5fc <HAL_RCC_OscConfig+0x44>
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	2b08      	cmp	r3, #8
 800a5fa:	d10b      	bne.n	800a614 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5fc:	4b99      	ldr	r3, [pc, #612]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a604:	2b00      	cmp	r3, #0
 800a606:	d05b      	beq.n	800a6c0 <HAL_RCC_OscConfig+0x108>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d157      	bne.n	800a6c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	e2e3      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a61c:	d106      	bne.n	800a62c <HAL_RCC_OscConfig+0x74>
 800a61e:	4b91      	ldr	r3, [pc, #580]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4a90      	ldr	r2, [pc, #576]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a628:	6013      	str	r3, [r2, #0]
 800a62a:	e01d      	b.n	800a668 <HAL_RCC_OscConfig+0xb0>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a634:	d10c      	bne.n	800a650 <HAL_RCC_OscConfig+0x98>
 800a636:	4b8b      	ldr	r3, [pc, #556]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a8a      	ldr	r2, [pc, #552]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a63c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a640:	6013      	str	r3, [r2, #0]
 800a642:	4b88      	ldr	r3, [pc, #544]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a87      	ldr	r2, [pc, #540]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a64c:	6013      	str	r3, [r2, #0]
 800a64e:	e00b      	b.n	800a668 <HAL_RCC_OscConfig+0xb0>
 800a650:	4b84      	ldr	r3, [pc, #528]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a83      	ldr	r2, [pc, #524]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a65a:	6013      	str	r3, [r2, #0]
 800a65c:	4b81      	ldr	r3, [pc, #516]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a80      	ldr	r2, [pc, #512]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d013      	beq.n	800a698 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a670:	f7fd f9fc 	bl	8007a6c <HAL_GetTick>
 800a674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a676:	e008      	b.n	800a68a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a678:	f7fd f9f8 	bl	8007a6c <HAL_GetTick>
 800a67c:	4602      	mov	r2, r0
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	1ad3      	subs	r3, r2, r3
 800a682:	2b64      	cmp	r3, #100	; 0x64
 800a684:	d901      	bls.n	800a68a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a686:	2303      	movs	r3, #3
 800a688:	e2a8      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a68a:	4b76      	ldr	r3, [pc, #472]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a692:	2b00      	cmp	r3, #0
 800a694:	d0f0      	beq.n	800a678 <HAL_RCC_OscConfig+0xc0>
 800a696:	e014      	b.n	800a6c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a698:	f7fd f9e8 	bl	8007a6c <HAL_GetTick>
 800a69c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a69e:	e008      	b.n	800a6b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a6a0:	f7fd f9e4 	bl	8007a6c <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	2b64      	cmp	r3, #100	; 0x64
 800a6ac:	d901      	bls.n	800a6b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e294      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a6b2:	4b6c      	ldr	r3, [pc, #432]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d1f0      	bne.n	800a6a0 <HAL_RCC_OscConfig+0xe8>
 800a6be:	e000      	b.n	800a6c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f003 0302 	and.w	r3, r3, #2
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d075      	beq.n	800a7ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6ce:	4b65      	ldr	r3, [pc, #404]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a6d0:	689b      	ldr	r3, [r3, #8]
 800a6d2:	f003 030c 	and.w	r3, r3, #12
 800a6d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a6d8:	4b62      	ldr	r3, [pc, #392]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	f003 0303 	and.w	r3, r3, #3
 800a6e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	2b0c      	cmp	r3, #12
 800a6e6:	d102      	bne.n	800a6ee <HAL_RCC_OscConfig+0x136>
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	2b02      	cmp	r3, #2
 800a6ec:	d002      	beq.n	800a6f4 <HAL_RCC_OscConfig+0x13c>
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	2b04      	cmp	r3, #4
 800a6f2:	d11f      	bne.n	800a734 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6f4:	4b5b      	ldr	r3, [pc, #364]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d005      	beq.n	800a70c <HAL_RCC_OscConfig+0x154>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	68db      	ldr	r3, [r3, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a708:	2301      	movs	r3, #1
 800a70a:	e267      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a70c:	4b55      	ldr	r3, [pc, #340]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	691b      	ldr	r3, [r3, #16]
 800a718:	061b      	lsls	r3, r3, #24
 800a71a:	4952      	ldr	r1, [pc, #328]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a71c:	4313      	orrs	r3, r2
 800a71e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a720:	4b51      	ldr	r3, [pc, #324]	; (800a868 <HAL_RCC_OscConfig+0x2b0>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4618      	mov	r0, r3
 800a726:	f7fd f955 	bl	80079d4 <HAL_InitTick>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d043      	beq.n	800a7b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	e253      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d023      	beq.n	800a784 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a73c:	4b49      	ldr	r3, [pc, #292]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a48      	ldr	r2, [pc, #288]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a746:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a748:	f7fd f990 	bl	8007a6c <HAL_GetTick>
 800a74c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a74e:	e008      	b.n	800a762 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a750:	f7fd f98c 	bl	8007a6c <HAL_GetTick>
 800a754:	4602      	mov	r2, r0
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	1ad3      	subs	r3, r2, r3
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d901      	bls.n	800a762 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a75e:	2303      	movs	r3, #3
 800a760:	e23c      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a762:	4b40      	ldr	r3, [pc, #256]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d0f0      	beq.n	800a750 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a76e:	4b3d      	ldr	r3, [pc, #244]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	061b      	lsls	r3, r3, #24
 800a77c:	4939      	ldr	r1, [pc, #228]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a77e:	4313      	orrs	r3, r2
 800a780:	604b      	str	r3, [r1, #4]
 800a782:	e01a      	b.n	800a7ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a784:	4b37      	ldr	r3, [pc, #220]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a36      	ldr	r2, [pc, #216]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a78a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a78e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a790:	f7fd f96c 	bl	8007a6c <HAL_GetTick>
 800a794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a796:	e008      	b.n	800a7aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a798:	f7fd f968 	bl	8007a6c <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	2b02      	cmp	r3, #2
 800a7a4:	d901      	bls.n	800a7aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a7a6:	2303      	movs	r3, #3
 800a7a8:	e218      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a7aa:	4b2e      	ldr	r3, [pc, #184]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d1f0      	bne.n	800a798 <HAL_RCC_OscConfig+0x1e0>
 800a7b6:	e000      	b.n	800a7ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a7b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f003 0308 	and.w	r3, r3, #8
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d03c      	beq.n	800a840 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	695b      	ldr	r3, [r3, #20]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d01c      	beq.n	800a808 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7ce:	4b25      	ldr	r3, [pc, #148]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a7d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a7d4:	4a23      	ldr	r2, [pc, #140]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a7d6:	f043 0301 	orr.w	r3, r3, #1
 800a7da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7de:	f7fd f945 	bl	8007a6c <HAL_GetTick>
 800a7e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a7e4:	e008      	b.n	800a7f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7e6:	f7fd f941 	bl	8007a6c <HAL_GetTick>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	1ad3      	subs	r3, r2, r3
 800a7f0:	2b02      	cmp	r3, #2
 800a7f2:	d901      	bls.n	800a7f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a7f4:	2303      	movs	r3, #3
 800a7f6:	e1f1      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a7f8:	4b1a      	ldr	r3, [pc, #104]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a7fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a7fe:	f003 0302 	and.w	r3, r3, #2
 800a802:	2b00      	cmp	r3, #0
 800a804:	d0ef      	beq.n	800a7e6 <HAL_RCC_OscConfig+0x22e>
 800a806:	e01b      	b.n	800a840 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a808:	4b16      	ldr	r3, [pc, #88]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a80a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a80e:	4a15      	ldr	r2, [pc, #84]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a810:	f023 0301 	bic.w	r3, r3, #1
 800a814:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a818:	f7fd f928 	bl	8007a6c <HAL_GetTick>
 800a81c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a81e:	e008      	b.n	800a832 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a820:	f7fd f924 	bl	8007a6c <HAL_GetTick>
 800a824:	4602      	mov	r2, r0
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	2b02      	cmp	r3, #2
 800a82c:	d901      	bls.n	800a832 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	e1d4      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a832:	4b0c      	ldr	r3, [pc, #48]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a834:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a838:	f003 0302 	and.w	r3, r3, #2
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d1ef      	bne.n	800a820 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f003 0304 	and.w	r3, r3, #4
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f000 80ab 	beq.w	800a9a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a84e:	2300      	movs	r3, #0
 800a850:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a852:	4b04      	ldr	r3, [pc, #16]	; (800a864 <HAL_RCC_OscConfig+0x2ac>)
 800a854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d106      	bne.n	800a86c <HAL_RCC_OscConfig+0x2b4>
 800a85e:	2301      	movs	r3, #1
 800a860:	e005      	b.n	800a86e <HAL_RCC_OscConfig+0x2b6>
 800a862:	bf00      	nop
 800a864:	40021000 	.word	0x40021000
 800a868:	20000cac 	.word	0x20000cac
 800a86c:	2300      	movs	r3, #0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00d      	beq.n	800a88e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a872:	4baf      	ldr	r3, [pc, #700]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a876:	4aae      	ldr	r2, [pc, #696]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a87c:	6593      	str	r3, [r2, #88]	; 0x58
 800a87e:	4bac      	ldr	r3, [pc, #688]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a886:	60fb      	str	r3, [r7, #12]
 800a888:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a88a:	2301      	movs	r3, #1
 800a88c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a88e:	4ba9      	ldr	r3, [pc, #676]	; (800ab34 <HAL_RCC_OscConfig+0x57c>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a896:	2b00      	cmp	r3, #0
 800a898:	d118      	bne.n	800a8cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a89a:	4ba6      	ldr	r3, [pc, #664]	; (800ab34 <HAL_RCC_OscConfig+0x57c>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4aa5      	ldr	r2, [pc, #660]	; (800ab34 <HAL_RCC_OscConfig+0x57c>)
 800a8a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a8a6:	f7fd f8e1 	bl	8007a6c <HAL_GetTick>
 800a8aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8ac:	e008      	b.n	800a8c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8ae:	f7fd f8dd 	bl	8007a6c <HAL_GetTick>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	1ad3      	subs	r3, r2, r3
 800a8b8:	2b02      	cmp	r3, #2
 800a8ba:	d901      	bls.n	800a8c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a8bc:	2303      	movs	r3, #3
 800a8be:	e18d      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8c0:	4b9c      	ldr	r3, [pc, #624]	; (800ab34 <HAL_RCC_OscConfig+0x57c>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d0f0      	beq.n	800a8ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d108      	bne.n	800a8e6 <HAL_RCC_OscConfig+0x32e>
 800a8d4:	4b96      	ldr	r3, [pc, #600]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a8d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8da:	4a95      	ldr	r2, [pc, #596]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a8dc:	f043 0301 	orr.w	r3, r3, #1
 800a8e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a8e4:	e024      	b.n	800a930 <HAL_RCC_OscConfig+0x378>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	2b05      	cmp	r3, #5
 800a8ec:	d110      	bne.n	800a910 <HAL_RCC_OscConfig+0x358>
 800a8ee:	4b90      	ldr	r3, [pc, #576]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a8f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8f4:	4a8e      	ldr	r2, [pc, #568]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a8f6:	f043 0304 	orr.w	r3, r3, #4
 800a8fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a8fe:	4b8c      	ldr	r3, [pc, #560]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a904:	4a8a      	ldr	r2, [pc, #552]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a906:	f043 0301 	orr.w	r3, r3, #1
 800a90a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a90e:	e00f      	b.n	800a930 <HAL_RCC_OscConfig+0x378>
 800a910:	4b87      	ldr	r3, [pc, #540]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a916:	4a86      	ldr	r2, [pc, #536]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a918:	f023 0301 	bic.w	r3, r3, #1
 800a91c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a920:	4b83      	ldr	r3, [pc, #524]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a926:	4a82      	ldr	r2, [pc, #520]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a928:	f023 0304 	bic.w	r3, r3, #4
 800a92c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d016      	beq.n	800a966 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a938:	f7fd f898 	bl	8007a6c <HAL_GetTick>
 800a93c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a93e:	e00a      	b.n	800a956 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a940:	f7fd f894 	bl	8007a6c <HAL_GetTick>
 800a944:	4602      	mov	r2, r0
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	1ad3      	subs	r3, r2, r3
 800a94a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a94e:	4293      	cmp	r3, r2
 800a950:	d901      	bls.n	800a956 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	e142      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a956:	4b76      	ldr	r3, [pc, #472]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a95c:	f003 0302 	and.w	r3, r3, #2
 800a960:	2b00      	cmp	r3, #0
 800a962:	d0ed      	beq.n	800a940 <HAL_RCC_OscConfig+0x388>
 800a964:	e015      	b.n	800a992 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a966:	f7fd f881 	bl	8007a6c <HAL_GetTick>
 800a96a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a96c:	e00a      	b.n	800a984 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a96e:	f7fd f87d 	bl	8007a6c <HAL_GetTick>
 800a972:	4602      	mov	r2, r0
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	1ad3      	subs	r3, r2, r3
 800a978:	f241 3288 	movw	r2, #5000	; 0x1388
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d901      	bls.n	800a984 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a980:	2303      	movs	r3, #3
 800a982:	e12b      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a984:	4b6a      	ldr	r3, [pc, #424]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a98a:	f003 0302 	and.w	r3, r3, #2
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1ed      	bne.n	800a96e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a992:	7ffb      	ldrb	r3, [r7, #31]
 800a994:	2b01      	cmp	r3, #1
 800a996:	d105      	bne.n	800a9a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a998:	4b65      	ldr	r3, [pc, #404]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a99a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a99c:	4a64      	ldr	r2, [pc, #400]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a99e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f003 0320 	and.w	r3, r3, #32
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d03c      	beq.n	800aa2a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d01c      	beq.n	800a9f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a9b8:	4b5d      	ldr	r3, [pc, #372]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a9ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a9be:	4a5c      	ldr	r2, [pc, #368]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a9c0:	f043 0301 	orr.w	r3, r3, #1
 800a9c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9c8:	f7fd f850 	bl	8007a6c <HAL_GetTick>
 800a9cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a9ce:	e008      	b.n	800a9e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a9d0:	f7fd f84c 	bl	8007a6c <HAL_GetTick>
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	d901      	bls.n	800a9e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	e0fc      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a9e2:	4b53      	ldr	r3, [pc, #332]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a9e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a9e8:	f003 0302 	and.w	r3, r3, #2
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d0ef      	beq.n	800a9d0 <HAL_RCC_OscConfig+0x418>
 800a9f0:	e01b      	b.n	800aa2a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a9f2:	4b4f      	ldr	r3, [pc, #316]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a9f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a9f8:	4a4d      	ldr	r2, [pc, #308]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800a9fa:	f023 0301 	bic.w	r3, r3, #1
 800a9fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa02:	f7fd f833 	bl	8007a6c <HAL_GetTick>
 800aa06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aa08:	e008      	b.n	800aa1c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aa0a:	f7fd f82f 	bl	8007a6c <HAL_GetTick>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	1ad3      	subs	r3, r2, r3
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d901      	bls.n	800aa1c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aa18:	2303      	movs	r3, #3
 800aa1a:	e0df      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aa1c:	4b44      	ldr	r3, [pc, #272]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800aa22:	f003 0302 	and.w	r3, r3, #2
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d1ef      	bne.n	800aa0a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	69db      	ldr	r3, [r3, #28]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 80d3 	beq.w	800abda <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aa34:	4b3e      	ldr	r3, [pc, #248]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa36:	689b      	ldr	r3, [r3, #8]
 800aa38:	f003 030c 	and.w	r3, r3, #12
 800aa3c:	2b0c      	cmp	r3, #12
 800aa3e:	f000 808d 	beq.w	800ab5c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	69db      	ldr	r3, [r3, #28]
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	d15a      	bne.n	800ab00 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa4a:	4b39      	ldr	r3, [pc, #228]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a38      	ldr	r2, [pc, #224]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa56:	f7fd f809 	bl	8007a6c <HAL_GetTick>
 800aa5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa5c:	e008      	b.n	800aa70 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa5e:	f7fd f805 	bl	8007a6c <HAL_GetTick>
 800aa62:	4602      	mov	r2, r0
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	1ad3      	subs	r3, r2, r3
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d901      	bls.n	800aa70 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	e0b5      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa70:	4b2f      	ldr	r3, [pc, #188]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1f0      	bne.n	800aa5e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aa7c:	4b2c      	ldr	r3, [pc, #176]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aa7e:	68da      	ldr	r2, [r3, #12]
 800aa80:	4b2d      	ldr	r3, [pc, #180]	; (800ab38 <HAL_RCC_OscConfig+0x580>)
 800aa82:	4013      	ands	r3, r2
 800aa84:	687a      	ldr	r2, [r7, #4]
 800aa86:	6a11      	ldr	r1, [r2, #32]
 800aa88:	687a      	ldr	r2, [r7, #4]
 800aa8a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800aa8c:	3a01      	subs	r2, #1
 800aa8e:	0112      	lsls	r2, r2, #4
 800aa90:	4311      	orrs	r1, r2
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800aa96:	0212      	lsls	r2, r2, #8
 800aa98:	4311      	orrs	r1, r2
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800aa9e:	0852      	lsrs	r2, r2, #1
 800aaa0:	3a01      	subs	r2, #1
 800aaa2:	0552      	lsls	r2, r2, #21
 800aaa4:	4311      	orrs	r1, r2
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800aaaa:	0852      	lsrs	r2, r2, #1
 800aaac:	3a01      	subs	r2, #1
 800aaae:	0652      	lsls	r2, r2, #25
 800aab0:	4311      	orrs	r1, r2
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800aab6:	06d2      	lsls	r2, r2, #27
 800aab8:	430a      	orrs	r2, r1
 800aaba:	491d      	ldr	r1, [pc, #116]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aabc:	4313      	orrs	r3, r2
 800aabe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aac0:	4b1b      	ldr	r3, [pc, #108]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a1a      	ldr	r2, [pc, #104]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800aaca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800aacc:	4b18      	ldr	r3, [pc, #96]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	4a17      	ldr	r2, [pc, #92]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aad2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800aad6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aad8:	f7fc ffc8 	bl	8007a6c <HAL_GetTick>
 800aadc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aade:	e008      	b.n	800aaf2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aae0:	f7fc ffc4 	bl	8007a6c <HAL_GetTick>
 800aae4:	4602      	mov	r2, r0
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	2b02      	cmp	r3, #2
 800aaec:	d901      	bls.n	800aaf2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	e074      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aaf2:	4b0f      	ldr	r3, [pc, #60]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d0f0      	beq.n	800aae0 <HAL_RCC_OscConfig+0x528>
 800aafe:	e06c      	b.n	800abda <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab00:	4b0b      	ldr	r3, [pc, #44]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a0a      	ldr	r2, [pc, #40]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ab0a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800ab0c:	4b08      	ldr	r3, [pc, #32]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab0e:	68db      	ldr	r3, [r3, #12]
 800ab10:	4a07      	ldr	r2, [pc, #28]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab12:	f023 0303 	bic.w	r3, r3, #3
 800ab16:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800ab18:	4b05      	ldr	r3, [pc, #20]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	4a04      	ldr	r2, [pc, #16]	; (800ab30 <HAL_RCC_OscConfig+0x578>)
 800ab1e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800ab22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab28:	f7fc ffa0 	bl	8007a6c <HAL_GetTick>
 800ab2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab2e:	e00e      	b.n	800ab4e <HAL_RCC_OscConfig+0x596>
 800ab30:	40021000 	.word	0x40021000
 800ab34:	40007000 	.word	0x40007000
 800ab38:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab3c:	f7fc ff96 	bl	8007a6c <HAL_GetTick>
 800ab40:	4602      	mov	r2, r0
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	1ad3      	subs	r3, r2, r3
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d901      	bls.n	800ab4e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800ab4a:	2303      	movs	r3, #3
 800ab4c:	e046      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab4e:	4b25      	ldr	r3, [pc, #148]	; (800abe4 <HAL_RCC_OscConfig+0x62c>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1f0      	bne.n	800ab3c <HAL_RCC_OscConfig+0x584>
 800ab5a:	e03e      	b.n	800abda <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	69db      	ldr	r3, [r3, #28]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d101      	bne.n	800ab68 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e039      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ab68:	4b1e      	ldr	r3, [pc, #120]	; (800abe4 <HAL_RCC_OscConfig+0x62c>)
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	f003 0203 	and.w	r2, r3, #3
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6a1b      	ldr	r3, [r3, #32]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d12c      	bne.n	800abd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab86:	3b01      	subs	r3, #1
 800ab88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d123      	bne.n	800abd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d11b      	bne.n	800abd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800abaa:	429a      	cmp	r2, r3
 800abac:	d113      	bne.n	800abd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abb8:	085b      	lsrs	r3, r3, #1
 800abba:	3b01      	subs	r3, #1
 800abbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d109      	bne.n	800abd6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abcc:	085b      	lsrs	r3, r3, #1
 800abce:	3b01      	subs	r3, #1
 800abd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d001      	beq.n	800abda <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	e000      	b.n	800abdc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800abda:	2300      	movs	r3, #0
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3720      	adds	r7, #32
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	40021000 	.word	0x40021000

0800abe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b086      	sub	sp, #24
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800abf2:	2300      	movs	r3, #0
 800abf4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d101      	bne.n	800ac00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800abfc:	2301      	movs	r3, #1
 800abfe:	e11e      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ac00:	4b91      	ldr	r3, [pc, #580]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f003 030f 	and.w	r3, r3, #15
 800ac08:	683a      	ldr	r2, [r7, #0]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d910      	bls.n	800ac30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac0e:	4b8e      	ldr	r3, [pc, #568]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f023 020f 	bic.w	r2, r3, #15
 800ac16:	498c      	ldr	r1, [pc, #560]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac1e:	4b8a      	ldr	r3, [pc, #552]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f003 030f 	and.w	r3, r3, #15
 800ac26:	683a      	ldr	r2, [r7, #0]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d001      	beq.n	800ac30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	e106      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 0301 	and.w	r3, r3, #1
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d073      	beq.n	800ad24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b03      	cmp	r3, #3
 800ac42:	d129      	bne.n	800ac98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac44:	4b81      	ldr	r3, [pc, #516]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d101      	bne.n	800ac54 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	e0f4      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ac54:	f000 f972 	bl	800af3c <RCC_GetSysClockFreqFromPLLSource>
 800ac58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	4a7c      	ldr	r2, [pc, #496]	; (800ae50 <HAL_RCC_ClockConfig+0x268>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d93f      	bls.n	800ace2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ac62:	4b7a      	ldr	r3, [pc, #488]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ac64:	689b      	ldr	r3, [r3, #8]
 800ac66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d009      	beq.n	800ac82 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d033      	beq.n	800ace2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d12f      	bne.n	800ace2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ac82:	4b72      	ldr	r3, [pc, #456]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ac8a:	4a70      	ldr	r2, [pc, #448]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ac8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ac92:	2380      	movs	r3, #128	; 0x80
 800ac94:	617b      	str	r3, [r7, #20]
 800ac96:	e024      	b.n	800ace2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d107      	bne.n	800acb0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aca0:	4b6a      	ldr	r3, [pc, #424]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d109      	bne.n	800acc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	e0c6      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800acb0:	4b66      	ldr	r3, [pc, #408]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d101      	bne.n	800acc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800acbc:	2301      	movs	r3, #1
 800acbe:	e0be      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800acc0:	f000 f8ce 	bl	800ae60 <HAL_RCC_GetSysClockFreq>
 800acc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	4a61      	ldr	r2, [pc, #388]	; (800ae50 <HAL_RCC_ClockConfig+0x268>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d909      	bls.n	800ace2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800acce:	4b5f      	ldr	r3, [pc, #380]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800acd6:	4a5d      	ldr	r2, [pc, #372]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800acd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acdc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800acde:	2380      	movs	r3, #128	; 0x80
 800ace0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ace2:	4b5a      	ldr	r3, [pc, #360]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f023 0203 	bic.w	r2, r3, #3
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	4957      	ldr	r1, [pc, #348]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800acf0:	4313      	orrs	r3, r2
 800acf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acf4:	f7fc feba 	bl	8007a6c <HAL_GetTick>
 800acf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acfa:	e00a      	b.n	800ad12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acfc:	f7fc feb6 	bl	8007a6c <HAL_GetTick>
 800ad00:	4602      	mov	r2, r0
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	1ad3      	subs	r3, r2, r3
 800ad06:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d901      	bls.n	800ad12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ad0e:	2303      	movs	r3, #3
 800ad10:	e095      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad12:	4b4e      	ldr	r3, [pc, #312]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad14:	689b      	ldr	r3, [r3, #8]
 800ad16:	f003 020c 	and.w	r2, r3, #12
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	009b      	lsls	r3, r3, #2
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d1eb      	bne.n	800acfc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0302 	and.w	r3, r3, #2
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d023      	beq.n	800ad78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f003 0304 	and.w	r3, r3, #4
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d005      	beq.n	800ad48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ad3c:	4b43      	ldr	r3, [pc, #268]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	4a42      	ldr	r2, [pc, #264]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ad46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 0308 	and.w	r3, r3, #8
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d007      	beq.n	800ad64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ad54:	4b3d      	ldr	r3, [pc, #244]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ad5c:	4a3b      	ldr	r2, [pc, #236]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800ad62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad64:	4b39      	ldr	r3, [pc, #228]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	689b      	ldr	r3, [r3, #8]
 800ad70:	4936      	ldr	r1, [pc, #216]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad72:	4313      	orrs	r3, r2
 800ad74:	608b      	str	r3, [r1, #8]
 800ad76:	e008      	b.n	800ad8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	2b80      	cmp	r3, #128	; 0x80
 800ad7c:	d105      	bne.n	800ad8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ad7e:	4b33      	ldr	r3, [pc, #204]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	4a32      	ldr	r2, [pc, #200]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ad84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ad8a:	4b2f      	ldr	r3, [pc, #188]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f003 030f 	and.w	r3, r3, #15
 800ad92:	683a      	ldr	r2, [r7, #0]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d21d      	bcs.n	800add4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad98:	4b2b      	ldr	r3, [pc, #172]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f023 020f 	bic.w	r2, r3, #15
 800ada0:	4929      	ldr	r1, [pc, #164]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ada8:	f7fc fe60 	bl	8007a6c <HAL_GetTick>
 800adac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800adae:	e00a      	b.n	800adc6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800adb0:	f7fc fe5c 	bl	8007a6c <HAL_GetTick>
 800adb4:	4602      	mov	r2, r0
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	1ad3      	subs	r3, r2, r3
 800adba:	f241 3288 	movw	r2, #5000	; 0x1388
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d901      	bls.n	800adc6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800adc2:	2303      	movs	r3, #3
 800adc4:	e03b      	b.n	800ae3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800adc6:	4b20      	ldr	r3, [pc, #128]	; (800ae48 <HAL_RCC_ClockConfig+0x260>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 030f 	and.w	r3, r3, #15
 800adce:	683a      	ldr	r2, [r7, #0]
 800add0:	429a      	cmp	r2, r3
 800add2:	d1ed      	bne.n	800adb0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f003 0304 	and.w	r3, r3, #4
 800addc:	2b00      	cmp	r3, #0
 800adde:	d008      	beq.n	800adf2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ade0:	4b1a      	ldr	r3, [pc, #104]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	68db      	ldr	r3, [r3, #12]
 800adec:	4917      	ldr	r1, [pc, #92]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800adee:	4313      	orrs	r3, r2
 800adf0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 0308 	and.w	r3, r3, #8
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d009      	beq.n	800ae12 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800adfe:	4b13      	ldr	r3, [pc, #76]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ae00:	689b      	ldr	r3, [r3, #8]
 800ae02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	691b      	ldr	r3, [r3, #16]
 800ae0a:	00db      	lsls	r3, r3, #3
 800ae0c:	490f      	ldr	r1, [pc, #60]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ae12:	f000 f825 	bl	800ae60 <HAL_RCC_GetSysClockFreq>
 800ae16:	4601      	mov	r1, r0
 800ae18:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <HAL_RCC_ClockConfig+0x264>)
 800ae1a:	689b      	ldr	r3, [r3, #8]
 800ae1c:	091b      	lsrs	r3, r3, #4
 800ae1e:	f003 030f 	and.w	r3, r3, #15
 800ae22:	4a0c      	ldr	r2, [pc, #48]	; (800ae54 <HAL_RCC_ClockConfig+0x26c>)
 800ae24:	5cd3      	ldrb	r3, [r2, r3]
 800ae26:	f003 031f 	and.w	r3, r3, #31
 800ae2a:	fa21 f303 	lsr.w	r3, r1, r3
 800ae2e:	4a0a      	ldr	r2, [pc, #40]	; (800ae58 <HAL_RCC_ClockConfig+0x270>)
 800ae30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ae32:	4b0a      	ldr	r3, [pc, #40]	; (800ae5c <HAL_RCC_ClockConfig+0x274>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7fc fdcc 	bl	80079d4 <HAL_InitTick>
 800ae3c:	4603      	mov	r3, r0
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3718      	adds	r7, #24
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	40022000 	.word	0x40022000
 800ae4c:	40021000 	.word	0x40021000
 800ae50:	04c4b400 	.word	0x04c4b400
 800ae54:	08012984 	.word	0x08012984
 800ae58:	20000ca8 	.word	0x20000ca8
 800ae5c:	20000cac 	.word	0x20000cac

0800ae60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b087      	sub	sp, #28
 800ae64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ae66:	4b2c      	ldr	r3, [pc, #176]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	f003 030c 	and.w	r3, r3, #12
 800ae6e:	2b04      	cmp	r3, #4
 800ae70:	d102      	bne.n	800ae78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ae72:	4b2a      	ldr	r3, [pc, #168]	; (800af1c <HAL_RCC_GetSysClockFreq+0xbc>)
 800ae74:	613b      	str	r3, [r7, #16]
 800ae76:	e047      	b.n	800af08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ae78:	4b27      	ldr	r3, [pc, #156]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae7a:	689b      	ldr	r3, [r3, #8]
 800ae7c:	f003 030c 	and.w	r3, r3, #12
 800ae80:	2b08      	cmp	r3, #8
 800ae82:	d102      	bne.n	800ae8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ae84:	4b26      	ldr	r3, [pc, #152]	; (800af20 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ae86:	613b      	str	r3, [r7, #16]
 800ae88:	e03e      	b.n	800af08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ae8a:	4b23      	ldr	r3, [pc, #140]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	f003 030c 	and.w	r3, r3, #12
 800ae92:	2b0c      	cmp	r3, #12
 800ae94:	d136      	bne.n	800af04 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ae96:	4b20      	ldr	r3, [pc, #128]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	f003 0303 	and.w	r3, r3, #3
 800ae9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800aea0:	4b1d      	ldr	r3, [pc, #116]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	091b      	lsrs	r3, r3, #4
 800aea6:	f003 030f 	and.w	r3, r3, #15
 800aeaa:	3301      	adds	r3, #1
 800aeac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2b03      	cmp	r3, #3
 800aeb2:	d10c      	bne.n	800aece <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800aeb4:	4a1a      	ldr	r2, [pc, #104]	; (800af20 <HAL_RCC_GetSysClockFreq+0xc0>)
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aebc:	4a16      	ldr	r2, [pc, #88]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aebe:	68d2      	ldr	r2, [r2, #12]
 800aec0:	0a12      	lsrs	r2, r2, #8
 800aec2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800aec6:	fb02 f303 	mul.w	r3, r2, r3
 800aeca:	617b      	str	r3, [r7, #20]
      break;
 800aecc:	e00c      	b.n	800aee8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800aece:	4a13      	ldr	r2, [pc, #76]	; (800af1c <HAL_RCC_GetSysClockFreq+0xbc>)
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aed6:	4a10      	ldr	r2, [pc, #64]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aed8:	68d2      	ldr	r2, [r2, #12]
 800aeda:	0a12      	lsrs	r2, r2, #8
 800aedc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800aee0:	fb02 f303 	mul.w	r3, r2, r3
 800aee4:	617b      	str	r3, [r7, #20]
      break;
 800aee6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800aee8:	4b0b      	ldr	r3, [pc, #44]	; (800af18 <HAL_RCC_GetSysClockFreq+0xb8>)
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	0e5b      	lsrs	r3, r3, #25
 800aeee:	f003 0303 	and.w	r3, r3, #3
 800aef2:	3301      	adds	r3, #1
 800aef4:	005b      	lsls	r3, r3, #1
 800aef6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800aef8:	697a      	ldr	r2, [r7, #20]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	fbb2 f3f3 	udiv	r3, r2, r3
 800af00:	613b      	str	r3, [r7, #16]
 800af02:	e001      	b.n	800af08 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800af04:	2300      	movs	r3, #0
 800af06:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800af08:	693b      	ldr	r3, [r7, #16]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	371c      	adds	r7, #28
 800af0e:	46bd      	mov	sp, r7
 800af10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop
 800af18:	40021000 	.word	0x40021000
 800af1c:	00f42400 	.word	0x00f42400
 800af20:	007a1200 	.word	0x007a1200

0800af24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af24:	b480      	push	{r7}
 800af26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af28:	4b03      	ldr	r3, [pc, #12]	; (800af38 <HAL_RCC_GetHCLKFreq+0x14>)
 800af2a:	681b      	ldr	r3, [r3, #0]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	46bd      	mov	sp, r7
 800af30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af34:	4770      	bx	lr
 800af36:	bf00      	nop
 800af38:	20000ca8 	.word	0x20000ca8

0800af3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b087      	sub	sp, #28
 800af40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800af42:	4b1e      	ldr	r3, [pc, #120]	; (800afbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	f003 0303 	and.w	r3, r3, #3
 800af4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af4c:	4b1b      	ldr	r3, [pc, #108]	; (800afbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af4e:	68db      	ldr	r3, [r3, #12]
 800af50:	091b      	lsrs	r3, r3, #4
 800af52:	f003 030f 	and.w	r3, r3, #15
 800af56:	3301      	adds	r3, #1
 800af58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	2b03      	cmp	r3, #3
 800af5e:	d10c      	bne.n	800af7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af60:	4a17      	ldr	r2, [pc, #92]	; (800afc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	fbb2 f3f3 	udiv	r3, r2, r3
 800af68:	4a14      	ldr	r2, [pc, #80]	; (800afbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af6a:	68d2      	ldr	r2, [r2, #12]
 800af6c:	0a12      	lsrs	r2, r2, #8
 800af6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800af72:	fb02 f303 	mul.w	r3, r2, r3
 800af76:	617b      	str	r3, [r7, #20]
    break;
 800af78:	e00c      	b.n	800af94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af7a:	4a12      	ldr	r2, [pc, #72]	; (800afc4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800af82:	4a0e      	ldr	r2, [pc, #56]	; (800afbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af84:	68d2      	ldr	r2, [r2, #12]
 800af86:	0a12      	lsrs	r2, r2, #8
 800af88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800af8c:	fb02 f303 	mul.w	r3, r2, r3
 800af90:	617b      	str	r3, [r7, #20]
    break;
 800af92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800af94:	4b09      	ldr	r3, [pc, #36]	; (800afbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	0e5b      	lsrs	r3, r3, #25
 800af9a:	f003 0303 	and.w	r3, r3, #3
 800af9e:	3301      	adds	r3, #1
 800afa0:	005b      	lsls	r3, r3, #1
 800afa2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800afa4:	697a      	ldr	r2, [r7, #20]
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800afac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800afae:	687b      	ldr	r3, [r7, #4]
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	371c      	adds	r7, #28
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr
 800afbc:	40021000 	.word	0x40021000
 800afc0:	007a1200 	.word	0x007a1200
 800afc4:	00f42400 	.word	0x00f42400

0800afc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b086      	sub	sp, #24
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800afd0:	2300      	movs	r3, #0
 800afd2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800afd4:	2300      	movs	r3, #0
 800afd6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	f000 8098 	beq.w	800b116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afe6:	2300      	movs	r3, #0
 800afe8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800afea:	4b43      	ldr	r3, [pc, #268]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d10d      	bne.n	800b012 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aff6:	4b40      	ldr	r3, [pc, #256]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800affa:	4a3f      	ldr	r2, [pc, #252]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800affc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b000:	6593      	str	r3, [r2, #88]	; 0x58
 800b002:	4b3d      	ldr	r3, [pc, #244]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b00a:	60bb      	str	r3, [r7, #8]
 800b00c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b00e:	2301      	movs	r3, #1
 800b010:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b012:	4b3a      	ldr	r3, [pc, #232]	; (800b0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a39      	ldr	r2, [pc, #228]	; (800b0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b01c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b01e:	f7fc fd25 	bl	8007a6c <HAL_GetTick>
 800b022:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b024:	e009      	b.n	800b03a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b026:	f7fc fd21 	bl	8007a6c <HAL_GetTick>
 800b02a:	4602      	mov	r2, r0
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	1ad3      	subs	r3, r2, r3
 800b030:	2b02      	cmp	r3, #2
 800b032:	d902      	bls.n	800b03a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b034:	2303      	movs	r3, #3
 800b036:	74fb      	strb	r3, [r7, #19]
        break;
 800b038:	e005      	b.n	800b046 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b03a:	4b30      	ldr	r3, [pc, #192]	; (800b0fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b042:	2b00      	cmp	r3, #0
 800b044:	d0ef      	beq.n	800b026 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b046:	7cfb      	ldrb	r3, [r7, #19]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d159      	bne.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b04c:	4b2a      	ldr	r3, [pc, #168]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b04e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b056:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d01e      	beq.n	800b09c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b062:	697a      	ldr	r2, [r7, #20]
 800b064:	429a      	cmp	r2, r3
 800b066:	d019      	beq.n	800b09c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b068:	4b23      	ldr	r3, [pc, #140]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b06e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b072:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b074:	4b20      	ldr	r3, [pc, #128]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b07a:	4a1f      	ldr	r2, [pc, #124]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b07c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b084:	4b1c      	ldr	r3, [pc, #112]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b08a:	4a1b      	ldr	r2, [pc, #108]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b08c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b094:	4a18      	ldr	r2, [pc, #96]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d016      	beq.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0a6:	f7fc fce1 	bl	8007a6c <HAL_GetTick>
 800b0aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0ac:	e00b      	b.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0ae:	f7fc fcdd 	bl	8007a6c <HAL_GetTick>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d902      	bls.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b0c0:	2303      	movs	r3, #3
 800b0c2:	74fb      	strb	r3, [r7, #19]
            break;
 800b0c4:	e006      	b.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0c6:	4b0c      	ldr	r3, [pc, #48]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0cc:	f003 0302 	and.w	r3, r3, #2
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d0ec      	beq.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b0d4:	7cfb      	ldrb	r3, [r7, #19]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d10b      	bne.n	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b0da:	4b07      	ldr	r3, [pc, #28]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0e8:	4903      	ldr	r1, [pc, #12]	; (800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b0f0:	e008      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b0f2:	7cfb      	ldrb	r3, [r7, #19]
 800b0f4:	74bb      	strb	r3, [r7, #18]
 800b0f6:	e005      	b.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b0f8:	40021000 	.word	0x40021000
 800b0fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b100:	7cfb      	ldrb	r3, [r7, #19]
 800b102:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b104:	7c7b      	ldrb	r3, [r7, #17]
 800b106:	2b01      	cmp	r3, #1
 800b108:	d105      	bne.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b10a:	4baf      	ldr	r3, [pc, #700]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b10c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b10e:	4aae      	ldr	r2, [pc, #696]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b114:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f003 0301 	and.w	r3, r3, #1
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00a      	beq.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b122:	4ba9      	ldr	r3, [pc, #676]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b128:	f023 0203 	bic.w	r2, r3, #3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	49a5      	ldr	r1, [pc, #660]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b132:	4313      	orrs	r3, r2
 800b134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 0302 	and.w	r3, r3, #2
 800b140:	2b00      	cmp	r3, #0
 800b142:	d00a      	beq.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b144:	4ba0      	ldr	r3, [pc, #640]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b14a:	f023 020c 	bic.w	r2, r3, #12
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	499d      	ldr	r1, [pc, #628]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b154:	4313      	orrs	r3, r2
 800b156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f003 0304 	and.w	r3, r3, #4
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00a      	beq.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b166:	4b98      	ldr	r3, [pc, #608]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b16c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	68db      	ldr	r3, [r3, #12]
 800b174:	4994      	ldr	r1, [pc, #592]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b176:	4313      	orrs	r3, r2
 800b178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 0308 	and.w	r3, r3, #8
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00a      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b188:	4b8f      	ldr	r3, [pc, #572]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b18e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	498c      	ldr	r1, [pc, #560]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b198:	4313      	orrs	r3, r2
 800b19a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f003 0310 	and.w	r3, r3, #16
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00a      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b1aa:	4b87      	ldr	r3, [pc, #540]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	695b      	ldr	r3, [r3, #20]
 800b1b8:	4983      	ldr	r1, [pc, #524]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f003 0320 	and.w	r3, r3, #32
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d00a      	beq.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b1cc:	4b7e      	ldr	r3, [pc, #504]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	699b      	ldr	r3, [r3, #24]
 800b1da:	497b      	ldr	r1, [pc, #492]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00a      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b1ee:	4b76      	ldr	r3, [pc, #472]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	69db      	ldr	r3, [r3, #28]
 800b1fc:	4972      	ldr	r1, [pc, #456]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b1fe:	4313      	orrs	r3, r2
 800b200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00a      	beq.n	800b226 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b210:	4b6d      	ldr	r3, [pc, #436]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b216:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	496a      	ldr	r1, [pc, #424]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b220:	4313      	orrs	r3, r2
 800b222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00a      	beq.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b232:	4b65      	ldr	r3, [pc, #404]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b238:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b240:	4961      	ldr	r1, [pc, #388]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b242:	4313      	orrs	r3, r2
 800b244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d00a      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b254:	4b5c      	ldr	r3, [pc, #368]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b256:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b25a:	f023 0203 	bic.w	r2, r3, #3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b262:	4959      	ldr	r1, [pc, #356]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b264:	4313      	orrs	r3, r2
 800b266:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b272:	2b00      	cmp	r3, #0
 800b274:	d00a      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b276:	4b54      	ldr	r3, [pc, #336]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b27c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b284:	4950      	ldr	r1, [pc, #320]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b286:	4313      	orrs	r3, r2
 800b288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b294:	2b00      	cmp	r3, #0
 800b296:	d015      	beq.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b298:	4b4b      	ldr	r3, [pc, #300]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b29e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2a6:	4948      	ldr	r1, [pc, #288]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b2b6:	d105      	bne.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2b8:	4b43      	ldr	r3, [pc, #268]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2ba:	68db      	ldr	r3, [r3, #12]
 800b2bc:	4a42      	ldr	r2, [pc, #264]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d015      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b2d0:	4b3d      	ldr	r3, [pc, #244]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2de:	493a      	ldr	r1, [pc, #232]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b2ee:	d105      	bne.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2f0:	4b35      	ldr	r3, [pc, #212]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	4a34      	ldr	r2, [pc, #208]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b2f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b304:	2b00      	cmp	r3, #0
 800b306:	d015      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b308:	4b2f      	ldr	r3, [pc, #188]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b30e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b316:	492c      	ldr	r1, [pc, #176]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b318:	4313      	orrs	r3, r2
 800b31a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b322:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b326:	d105      	bne.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b328:	4b27      	ldr	r3, [pc, #156]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b32a:	68db      	ldr	r3, [r3, #12]
 800b32c:	4a26      	ldr	r2, [pc, #152]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b32e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b332:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d015      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b340:	4b21      	ldr	r3, [pc, #132]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b346:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b34e:	491e      	ldr	r1, [pc, #120]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b350:	4313      	orrs	r3, r2
 800b352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b35a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b35e:	d105      	bne.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b360:	4b19      	ldr	r3, [pc, #100]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b362:	68db      	ldr	r3, [r3, #12]
 800b364:	4a18      	ldr	r2, [pc, #96]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b366:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b36a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d015      	beq.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b378:	4b13      	ldr	r3, [pc, #76]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b37e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b386:	4910      	ldr	r1, [pc, #64]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b388:	4313      	orrs	r3, r2
 800b38a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b396:	d105      	bne.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b398:	4b0b      	ldr	r3, [pc, #44]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	4a0a      	ldr	r2, [pc, #40]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b39e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d018      	beq.n	800b3e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b3b0:	4b05      	ldr	r3, [pc, #20]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3be:	4902      	ldr	r1, [pc, #8]	; (800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b3c6:	e001      	b.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x404>
 800b3c8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b3d4:	d105      	bne.n	800b3e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b3d6:	4b21      	ldr	r3, [pc, #132]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	4a20      	ldr	r2, [pc, #128]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b3dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3e0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d015      	beq.n	800b41a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b3ee:	4b1b      	ldr	r3, [pc, #108]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b3f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3f4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3fc:	4917      	ldr	r1, [pc, #92]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b3fe:	4313      	orrs	r3, r2
 800b400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b40c:	d105      	bne.n	800b41a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b40e:	4b13      	ldr	r3, [pc, #76]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b410:	68db      	ldr	r3, [r3, #12]
 800b412:	4a12      	ldr	r2, [pc, #72]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b418:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b422:	2b00      	cmp	r3, #0
 800b424:	d015      	beq.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b426:	4b0d      	ldr	r3, [pc, #52]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b428:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b42c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b434:	4909      	ldr	r1, [pc, #36]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b436:	4313      	orrs	r3, r2
 800b438:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b440:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b444:	d105      	bne.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b446:	4b05      	ldr	r3, [pc, #20]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	4a04      	ldr	r2, [pc, #16]	; (800b45c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800b44c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b450:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b452:	7cbb      	ldrb	r3, [r7, #18]
}
 800b454:	4618      	mov	r0, r3
 800b456:	3718      	adds	r7, #24
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	40021000 	.word	0x40021000

0800b460 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d101      	bne.n	800b472 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b46e:	2301      	movs	r3, #1
 800b470:	e084      	b.n	800b57c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2200      	movs	r2, #0
 800b476:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	2b00      	cmp	r3, #0
 800b482:	d106      	bne.n	800b492 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f7fb fd2b 	bl	8006ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2202      	movs	r2, #2
 800b496:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b4a8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4b2:	d902      	bls.n	800b4ba <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	60fb      	str	r3, [r7, #12]
 800b4b8:	e002      	b.n	800b4c0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b4ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b4be:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b4c8:	d007      	beq.n	800b4da <HAL_SPI_Init+0x7a>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4d2:	d002      	beq.n	800b4da <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d10b      	bne.n	800b4fa <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	68db      	ldr	r3, [r3, #12]
 800b4e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4ea:	d903      	bls.n	800b4f4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	631a      	str	r2, [r3, #48]	; 0x30
 800b4f2:	e002      	b.n	800b4fa <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	685a      	ldr	r2, [r3, #4]
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	431a      	orrs	r2, r3
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	691b      	ldr	r3, [r3, #16]
 800b508:	431a      	orrs	r2, r3
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	695b      	ldr	r3, [r3, #20]
 800b50e:	431a      	orrs	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	699b      	ldr	r3, [r3, #24]
 800b514:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b518:	431a      	orrs	r2, r3
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	69db      	ldr	r3, [r3, #28]
 800b51e:	431a      	orrs	r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a1b      	ldr	r3, [r3, #32]
 800b524:	ea42 0103 	orr.w	r1, r2, r3
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	430a      	orrs	r2, r1
 800b532:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	699b      	ldr	r3, [r3, #24]
 800b538:	0c1b      	lsrs	r3, r3, #16
 800b53a:	f003 0204 	and.w	r2, r3, #4
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b542:	431a      	orrs	r2, r3
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b548:	431a      	orrs	r2, r3
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	ea42 0103 	orr.w	r1, r2, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	430a      	orrs	r2, r1
 800b55a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	69da      	ldr	r2, [r3, #28]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b56a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2200      	movs	r2, #0
 800b570:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b57a:	2300      	movs	r3, #0
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3710      	adds	r7, #16
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d101      	bne.n	800b596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b592:	2301      	movs	r3, #1
 800b594:	e049      	b.n	800b62a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d106      	bne.n	800b5b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f7fc f914 	bl	80077d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	3304      	adds	r3, #4
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	4610      	mov	r0, r2
 800b5c4:	f000 fc38 	bl	800be38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2201      	movs	r2, #1
 800b60c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2201      	movs	r2, #1
 800b614:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2201      	movs	r2, #1
 800b61c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2201      	movs	r2, #1
 800b624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b628:	2300      	movs	r3, #0
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3708      	adds	r7, #8
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
	...

0800b634 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b642:	b2db      	uxtb	r3, r3
 800b644:	2b01      	cmp	r3, #1
 800b646:	d001      	beq.n	800b64c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
 800b64a:	e019      	b.n	800b680 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2202      	movs	r2, #2
 800b650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	689a      	ldr	r2, [r3, #8]
 800b65a:	4b0c      	ldr	r3, [pc, #48]	; (800b68c <HAL_TIM_Base_Start+0x58>)
 800b65c:	4013      	ands	r3, r2
 800b65e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	2b06      	cmp	r3, #6
 800b664:	d00b      	beq.n	800b67e <HAL_TIM_Base_Start+0x4a>
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b66c:	d007      	beq.n	800b67e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f042 0201 	orr.w	r2, r2, #1
 800b67c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b67e:	2300      	movs	r3, #0
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr
 800b68c:	00010007 	.word	0x00010007

0800b690 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b690:	b480      	push	{r7}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	6a1a      	ldr	r2, [r3, #32]
 800b69e:	f241 1311 	movw	r3, #4369	; 0x1111
 800b6a2:	4013      	ands	r3, r2
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d10f      	bne.n	800b6c8 <HAL_TIM_Base_Stop+0x38>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	6a1a      	ldr	r2, [r3, #32]
 800b6ae:	f244 4344 	movw	r3, #17476	; 0x4444
 800b6b2:	4013      	ands	r3, r2
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d107      	bne.n	800b6c8 <HAL_TIM_Base_Stop+0x38>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	681a      	ldr	r2, [r3, #0]
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f022 0201 	bic.w	r2, r2, #1
 800b6c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr
	...

0800b6e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d001      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	e021      	b.n	800b73c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2202      	movs	r2, #2
 800b6fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	68da      	ldr	r2, [r3, #12]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f042 0201 	orr.w	r2, r2, #1
 800b70e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689a      	ldr	r2, [r3, #8]
 800b716:	4b0c      	ldr	r3, [pc, #48]	; (800b748 <HAL_TIM_Base_Start_IT+0x68>)
 800b718:	4013      	ands	r3, r2
 800b71a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2b06      	cmp	r3, #6
 800b720:	d00b      	beq.n	800b73a <HAL_TIM_Base_Start_IT+0x5a>
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b728:	d007      	beq.n	800b73a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f042 0201 	orr.w	r2, r2, #1
 800b738:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b73a:	2300      	movs	r3, #0
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3714      	adds	r7, #20
 800b740:	46bd      	mov	sp, r7
 800b742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b746:	4770      	bx	lr
 800b748:	00010007 	.word	0x00010007

0800b74c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68da      	ldr	r2, [r3, #12]
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f022 0201 	bic.w	r2, r2, #1
 800b762:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	6a1a      	ldr	r2, [r3, #32]
 800b76a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b76e:	4013      	ands	r3, r2
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10f      	bne.n	800b794 <HAL_TIM_Base_Stop_IT+0x48>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6a1a      	ldr	r2, [r3, #32]
 800b77a:	f244 4344 	movw	r3, #17476	; 0x4444
 800b77e:	4013      	ands	r3, r2
 800b780:	2b00      	cmp	r3, #0
 800b782:	d107      	bne.n	800b794 <HAL_TIM_Base_Stop_IT+0x48>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f022 0201 	bic.w	r2, r2, #1
 800b792:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	370c      	adds	r7, #12
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b7aa:	b580      	push	{r7, lr}
 800b7ac:	b086      	sub	sp, #24
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d101      	bne.n	800b7be <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	e097      	b.n	800b8ee <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d106      	bne.n	800b7d8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f7fb ffb4 	bl	8007740 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2202      	movs	r2, #2
 800b7dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	6812      	ldr	r2, [r2, #0]
 800b7ea:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800b7ee:	f023 0307 	bic.w	r3, r3, #7
 800b7f2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	3304      	adds	r3, #4
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	4610      	mov	r0, r2
 800b800:	f000 fb1a 	bl	800be38 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	699b      	ldr	r3, [r3, #24]
 800b812:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	6a1b      	ldr	r3, [r3, #32]
 800b81a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	697a      	ldr	r2, [r7, #20]
 800b822:	4313      	orrs	r3, r2
 800b824:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b82c:	f023 0303 	bic.w	r3, r3, #3
 800b830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	689a      	ldr	r2, [r3, #8]
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	699b      	ldr	r3, [r3, #24]
 800b83a:	021b      	lsls	r3, r3, #8
 800b83c:	4313      	orrs	r3, r2
 800b83e:	693a      	ldr	r2, [r7, #16]
 800b840:	4313      	orrs	r3, r2
 800b842:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b84a:	f023 030c 	bic.w	r3, r3, #12
 800b84e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b856:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b85a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	68da      	ldr	r2, [r3, #12]
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	69db      	ldr	r3, [r3, #28]
 800b864:	021b      	lsls	r3, r3, #8
 800b866:	4313      	orrs	r3, r2
 800b868:	693a      	ldr	r2, [r7, #16]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	691b      	ldr	r3, [r3, #16]
 800b872:	011a      	lsls	r2, r3, #4
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	6a1b      	ldr	r3, [r3, #32]
 800b878:	031b      	lsls	r3, r3, #12
 800b87a:	4313      	orrs	r3, r2
 800b87c:	693a      	ldr	r2, [r7, #16]
 800b87e:	4313      	orrs	r3, r2
 800b880:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b888:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b890:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	685a      	ldr	r2, [r3, #4]
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	695b      	ldr	r3, [r3, #20]
 800b89a:	011b      	lsls	r3, r3, #4
 800b89c:	4313      	orrs	r3, r2
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	697a      	ldr	r2, [r7, #20]
 800b8aa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	68fa      	ldr	r2, [r7, #12]
 800b8ba:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3718      	adds	r7, #24
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8f6:	b580      	push	{r7, lr}
 800b8f8:	b082      	sub	sp, #8
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	691b      	ldr	r3, [r3, #16]
 800b904:	f003 0302 	and.w	r3, r3, #2
 800b908:	2b02      	cmp	r3, #2
 800b90a:	d122      	bne.n	800b952 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	f003 0302 	and.w	r3, r3, #2
 800b916:	2b02      	cmp	r3, #2
 800b918:	d11b      	bne.n	800b952 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f06f 0202 	mvn.w	r2, #2
 800b922:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2201      	movs	r2, #1
 800b928:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	699b      	ldr	r3, [r3, #24]
 800b930:	f003 0303 	and.w	r3, r3, #3
 800b934:	2b00      	cmp	r3, #0
 800b936:	d003      	beq.n	800b940 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 fa5f 	bl	800bdfc <HAL_TIM_IC_CaptureCallback>
 800b93e:	e005      	b.n	800b94c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f000 fa51 	bl	800bde8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 fa62 	bl	800be10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2200      	movs	r2, #0
 800b950:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	691b      	ldr	r3, [r3, #16]
 800b958:	f003 0304 	and.w	r3, r3, #4
 800b95c:	2b04      	cmp	r3, #4
 800b95e:	d122      	bne.n	800b9a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	f003 0304 	and.w	r3, r3, #4
 800b96a:	2b04      	cmp	r3, #4
 800b96c:	d11b      	bne.n	800b9a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f06f 0204 	mvn.w	r2, #4
 800b976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2202      	movs	r2, #2
 800b97c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	699b      	ldr	r3, [r3, #24]
 800b984:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d003      	beq.n	800b994 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 fa35 	bl	800bdfc <HAL_TIM_IC_CaptureCallback>
 800b992:	e005      	b.n	800b9a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 fa27 	bl	800bde8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f000 fa38 	bl	800be10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	691b      	ldr	r3, [r3, #16]
 800b9ac:	f003 0308 	and.w	r3, r3, #8
 800b9b0:	2b08      	cmp	r3, #8
 800b9b2:	d122      	bne.n	800b9fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	68db      	ldr	r3, [r3, #12]
 800b9ba:	f003 0308 	and.w	r3, r3, #8
 800b9be:	2b08      	cmp	r3, #8
 800b9c0:	d11b      	bne.n	800b9fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f06f 0208 	mvn.w	r2, #8
 800b9ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2204      	movs	r2, #4
 800b9d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	69db      	ldr	r3, [r3, #28]
 800b9d8:	f003 0303 	and.w	r3, r3, #3
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d003      	beq.n	800b9e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fa0b 	bl	800bdfc <HAL_TIM_IC_CaptureCallback>
 800b9e6:	e005      	b.n	800b9f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 f9fd 	bl	800bde8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fa0e 	bl	800be10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	691b      	ldr	r3, [r3, #16]
 800ba00:	f003 0310 	and.w	r3, r3, #16
 800ba04:	2b10      	cmp	r3, #16
 800ba06:	d122      	bne.n	800ba4e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	f003 0310 	and.w	r3, r3, #16
 800ba12:	2b10      	cmp	r3, #16
 800ba14:	d11b      	bne.n	800ba4e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f06f 0210 	mvn.w	r2, #16
 800ba1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2208      	movs	r2, #8
 800ba24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	69db      	ldr	r3, [r3, #28]
 800ba2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d003      	beq.n	800ba3c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	f000 f9e1 	bl	800bdfc <HAL_TIM_IC_CaptureCallback>
 800ba3a:	e005      	b.n	800ba48 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 f9d3 	bl	800bde8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 f9e4 	bl	800be10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	691b      	ldr	r3, [r3, #16]
 800ba54:	f003 0301 	and.w	r3, r3, #1
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d10e      	bne.n	800ba7a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	68db      	ldr	r3, [r3, #12]
 800ba62:	f003 0301 	and.w	r3, r3, #1
 800ba66:	2b01      	cmp	r3, #1
 800ba68:	d107      	bne.n	800ba7a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f06f 0201 	mvn.w	r2, #1
 800ba72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f000 f9ad 	bl	800bdd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	691b      	ldr	r3, [r3, #16]
 800ba80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba84:	2b80      	cmp	r3, #128	; 0x80
 800ba86:	d10e      	bne.n	800baa6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	68db      	ldr	r3, [r3, #12]
 800ba8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba92:	2b80      	cmp	r3, #128	; 0x80
 800ba94:	d107      	bne.n	800baa6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ba9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f000 fc5f 	bl	800c364 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bab0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bab4:	d10e      	bne.n	800bad4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bac0:	2b80      	cmp	r3, #128	; 0x80
 800bac2:	d107      	bne.n	800bad4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800bacc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f000 fc52 	bl	800c378 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	691b      	ldr	r3, [r3, #16]
 800bada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bade:	2b40      	cmp	r3, #64	; 0x40
 800bae0:	d10e      	bne.n	800bb00 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	68db      	ldr	r3, [r3, #12]
 800bae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baec:	2b40      	cmp	r3, #64	; 0x40
 800baee:	d107      	bne.n	800bb00 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800baf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 f992 	bl	800be24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	691b      	ldr	r3, [r3, #16]
 800bb06:	f003 0320 	and.w	r3, r3, #32
 800bb0a:	2b20      	cmp	r3, #32
 800bb0c:	d10e      	bne.n	800bb2c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	68db      	ldr	r3, [r3, #12]
 800bb14:	f003 0320 	and.w	r3, r3, #32
 800bb18:	2b20      	cmp	r3, #32
 800bb1a:	d107      	bne.n	800bb2c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f06f 0220 	mvn.w	r2, #32
 800bb24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f000 fc12 	bl	800c350 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb3a:	d10f      	bne.n	800bb5c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb4a:	d107      	bne.n	800bb5c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800bb54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 fc18 	bl	800c38c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bb6a:	d10f      	bne.n	800bb8c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bb7a:	d107      	bne.n	800bb8c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800bb84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f000 fc0a 	bl	800c3a0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	691b      	ldr	r3, [r3, #16]
 800bb92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bb9a:	d10f      	bne.n	800bbbc <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68db      	ldr	r3, [r3, #12]
 800bba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bba6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bbaa:	d107      	bne.n	800bbbc <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800bbb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 fbfc 	bl	800c3b4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	691b      	ldr	r3, [r3, #16]
 800bbc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bbc6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bbca:	d10f      	bne.n	800bbec <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bbd6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bbda:	d107      	bne.n	800bbec <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800bbe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f000 fbee 	bl	800c3c8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bbec:	bf00      	nop
 800bbee:	3708      	adds	r7, #8
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b084      	sub	sp, #16
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc04:	2b01      	cmp	r3, #1
 800bc06:	d101      	bne.n	800bc0c <HAL_TIM_ConfigClockSource+0x18>
 800bc08:	2302      	movs	r3, #2
 800bc0a:	e0d2      	b.n	800bdb2 <HAL_TIM_ConfigClockSource+0x1be>
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2201      	movs	r2, #1
 800bc10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2202      	movs	r2, #2
 800bc18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800bc2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bc2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bc36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc48:	f000 80a9 	beq.w	800bd9e <HAL_TIM_ConfigClockSource+0x1aa>
 800bc4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc50:	d81a      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x94>
 800bc52:	2b30      	cmp	r3, #48	; 0x30
 800bc54:	f000 809a 	beq.w	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bc58:	2b30      	cmp	r3, #48	; 0x30
 800bc5a:	d809      	bhi.n	800bc70 <HAL_TIM_ConfigClockSource+0x7c>
 800bc5c:	2b10      	cmp	r3, #16
 800bc5e:	f000 8095 	beq.w	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bc62:	2b20      	cmp	r3, #32
 800bc64:	f000 8092 	beq.w	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f000 808f 	beq.w	800bd8c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bc6e:	e097      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bc70:	2b50      	cmp	r3, #80	; 0x50
 800bc72:	d05b      	beq.n	800bd2c <HAL_TIM_ConfigClockSource+0x138>
 800bc74:	2b50      	cmp	r3, #80	; 0x50
 800bc76:	d802      	bhi.n	800bc7e <HAL_TIM_ConfigClockSource+0x8a>
 800bc78:	2b40      	cmp	r3, #64	; 0x40
 800bc7a:	d077      	beq.n	800bd6c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800bc7c:	e090      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bc7e:	2b60      	cmp	r3, #96	; 0x60
 800bc80:	d064      	beq.n	800bd4c <HAL_TIM_ConfigClockSource+0x158>
 800bc82:	2b70      	cmp	r3, #112	; 0x70
 800bc84:	d028      	beq.n	800bcd8 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800bc86:	e08b      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bc88:	4a4c      	ldr	r2, [pc, #304]	; (800bdbc <HAL_TIM_ConfigClockSource+0x1c8>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d07e      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bc8e:	4a4b      	ldr	r2, [pc, #300]	; (800bdbc <HAL_TIM_ConfigClockSource+0x1c8>)
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d810      	bhi.n	800bcb6 <HAL_TIM_ConfigClockSource+0xc2>
 800bc94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc98:	d078      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bc9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc9e:	d803      	bhi.n	800bca8 <HAL_TIM_ConfigClockSource+0xb4>
 800bca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bca4:	d02f      	beq.n	800bd06 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800bca6:	e07b      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bca8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bcac:	d06e      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bcae:	4a44      	ldr	r2, [pc, #272]	; (800bdc0 <HAL_TIM_ConfigClockSource+0x1cc>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d06b      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bcb4:	e074      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bcb6:	4a43      	ldr	r2, [pc, #268]	; (800bdc4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d067      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bcbc:	4a41      	ldr	r2, [pc, #260]	; (800bdc4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d803      	bhi.n	800bcca <HAL_TIM_ConfigClockSource+0xd6>
 800bcc2:	4a41      	ldr	r2, [pc, #260]	; (800bdc8 <HAL_TIM_ConfigClockSource+0x1d4>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d061      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bcc8:	e06a      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800bcca:	4a40      	ldr	r2, [pc, #256]	; (800bdcc <HAL_TIM_ConfigClockSource+0x1d8>)
 800bccc:	4293      	cmp	r3, r2
 800bcce:	d05d      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
 800bcd0:	4a3f      	ldr	r2, [pc, #252]	; (800bdd0 <HAL_TIM_ConfigClockSource+0x1dc>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d05a      	beq.n	800bd8c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800bcd6:	e063      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6818      	ldr	r0, [r3, #0]
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	6899      	ldr	r1, [r3, #8]
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	685a      	ldr	r2, [r3, #4]
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	f000 f9ca 	bl	800c080 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bcfa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	68fa      	ldr	r2, [r7, #12]
 800bd02:	609a      	str	r2, [r3, #8]
      break;
 800bd04:	e04c      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6818      	ldr	r0, [r3, #0]
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	6899      	ldr	r1, [r3, #8]
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	685a      	ldr	r2, [r3, #4]
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	f000 f9b3 	bl	800c080 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	689a      	ldr	r2, [r3, #8]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd28:	609a      	str	r2, [r3, #8]
      break;
 800bd2a:	e039      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6818      	ldr	r0, [r3, #0]
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	6859      	ldr	r1, [r3, #4]
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	68db      	ldr	r3, [r3, #12]
 800bd38:	461a      	mov	r2, r3
 800bd3a:	f000 f925 	bl	800bf88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2150      	movs	r1, #80	; 0x50
 800bd44:	4618      	mov	r0, r3
 800bd46:	f000 f97e 	bl	800c046 <TIM_ITRx_SetConfig>
      break;
 800bd4a:	e029      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6818      	ldr	r0, [r3, #0]
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	6859      	ldr	r1, [r3, #4]
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	68db      	ldr	r3, [r3, #12]
 800bd58:	461a      	mov	r2, r3
 800bd5a:	f000 f944 	bl	800bfe6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	2160      	movs	r1, #96	; 0x60
 800bd64:	4618      	mov	r0, r3
 800bd66:	f000 f96e 	bl	800c046 <TIM_ITRx_SetConfig>
      break;
 800bd6a:	e019      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6818      	ldr	r0, [r3, #0]
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	6859      	ldr	r1, [r3, #4]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	461a      	mov	r2, r3
 800bd7a:	f000 f905 	bl	800bf88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	2140      	movs	r1, #64	; 0x40
 800bd84:	4618      	mov	r0, r3
 800bd86:	f000 f95e 	bl	800c046 <TIM_ITRx_SetConfig>
      break;
 800bd8a:	e009      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681a      	ldr	r2, [r3, #0]
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4619      	mov	r1, r3
 800bd96:	4610      	mov	r0, r2
 800bd98:	f000 f955 	bl	800c046 <TIM_ITRx_SetConfig>
      break;
 800bd9c:	e000      	b.n	800bda0 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800bd9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2201      	movs	r2, #1
 800bda4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bdb0:	2300      	movs	r3, #0
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	3710      	adds	r7, #16
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	00100030 	.word	0x00100030
 800bdc0:	00100020 	.word	0x00100020
 800bdc4:	00100050 	.word	0x00100050
 800bdc8:	00100040 	.word	0x00100040
 800bdcc:	00100060 	.word	0x00100060
 800bdd0:	00100070 	.word	0x00100070

0800bdd4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800bddc:	bf00      	nop
 800bdde:	370c      	adds	r7, #12
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr

0800bde8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bde8:	b480      	push	{r7}
 800bdea:	b083      	sub	sp, #12
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bdf0:	bf00      	nop
 800bdf2:	370c      	adds	r7, #12
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfa:	4770      	bx	lr

0800bdfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b083      	sub	sp, #12
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800be04:	bf00      	nop
 800be06:	370c      	adds	r7, #12
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr

0800be10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800be10:	b480      	push	{r7}
 800be12:	b083      	sub	sp, #12
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800be18:	bf00      	nop
 800be1a:	370c      	adds	r7, #12
 800be1c:	46bd      	mov	sp, r7
 800be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be22:	4770      	bx	lr

0800be24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be2c:	bf00      	nop
 800be2e:	370c      	adds	r7, #12
 800be30:	46bd      	mov	sp, r7
 800be32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be36:	4770      	bx	lr

0800be38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800be38:	b480      	push	{r7}
 800be3a:	b085      	sub	sp, #20
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	4a46      	ldr	r2, [pc, #280]	; (800bf64 <TIM_Base_SetConfig+0x12c>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d017      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be56:	d013      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	4a43      	ldr	r2, [pc, #268]	; (800bf68 <TIM_Base_SetConfig+0x130>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d00f      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	4a42      	ldr	r2, [pc, #264]	; (800bf6c <TIM_Base_SetConfig+0x134>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d00b      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	4a41      	ldr	r2, [pc, #260]	; (800bf70 <TIM_Base_SetConfig+0x138>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d007      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	4a40      	ldr	r2, [pc, #256]	; (800bf74 <TIM_Base_SetConfig+0x13c>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d003      	beq.n	800be80 <TIM_Base_SetConfig+0x48>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	4a3f      	ldr	r2, [pc, #252]	; (800bf78 <TIM_Base_SetConfig+0x140>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d108      	bne.n	800be92 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	68fa      	ldr	r2, [r7, #12]
 800be8e:	4313      	orrs	r3, r2
 800be90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	4a33      	ldr	r2, [pc, #204]	; (800bf64 <TIM_Base_SetConfig+0x12c>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d023      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bea0:	d01f      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	4a30      	ldr	r2, [pc, #192]	; (800bf68 <TIM_Base_SetConfig+0x130>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d01b      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	4a2f      	ldr	r2, [pc, #188]	; (800bf6c <TIM_Base_SetConfig+0x134>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d017      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a2e      	ldr	r2, [pc, #184]	; (800bf70 <TIM_Base_SetConfig+0x138>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d013      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	4a2d      	ldr	r2, [pc, #180]	; (800bf74 <TIM_Base_SetConfig+0x13c>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d00f      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	4a2d      	ldr	r2, [pc, #180]	; (800bf7c <TIM_Base_SetConfig+0x144>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d00b      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a2c      	ldr	r2, [pc, #176]	; (800bf80 <TIM_Base_SetConfig+0x148>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d007      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4a2b      	ldr	r2, [pc, #172]	; (800bf84 <TIM_Base_SetConfig+0x14c>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d003      	beq.n	800bee2 <TIM_Base_SetConfig+0xaa>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	4a26      	ldr	r2, [pc, #152]	; (800bf78 <TIM_Base_SetConfig+0x140>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d108      	bne.n	800bef4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	68db      	ldr	r3, [r3, #12]
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	4313      	orrs	r3, r2
 800bef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	4313      	orrs	r3, r2
 800bf00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	68fa      	ldr	r2, [r7, #12]
 800bf06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	689a      	ldr	r2, [r3, #8]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	4a12      	ldr	r2, [pc, #72]	; (800bf64 <TIM_Base_SetConfig+0x12c>)
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d013      	beq.n	800bf48 <TIM_Base_SetConfig+0x110>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	4a14      	ldr	r2, [pc, #80]	; (800bf74 <TIM_Base_SetConfig+0x13c>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d00f      	beq.n	800bf48 <TIM_Base_SetConfig+0x110>
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	4a14      	ldr	r2, [pc, #80]	; (800bf7c <TIM_Base_SetConfig+0x144>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d00b      	beq.n	800bf48 <TIM_Base_SetConfig+0x110>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	4a13      	ldr	r2, [pc, #76]	; (800bf80 <TIM_Base_SetConfig+0x148>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d007      	beq.n	800bf48 <TIM_Base_SetConfig+0x110>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	4a12      	ldr	r2, [pc, #72]	; (800bf84 <TIM_Base_SetConfig+0x14c>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d003      	beq.n	800bf48 <TIM_Base_SetConfig+0x110>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	4a0d      	ldr	r2, [pc, #52]	; (800bf78 <TIM_Base_SetConfig+0x140>)
 800bf44:	4293      	cmp	r3, r2
 800bf46:	d103      	bne.n	800bf50 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	691a      	ldr	r2, [r3, #16]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2201      	movs	r2, #1
 800bf54:	615a      	str	r2, [r3, #20]
}
 800bf56:	bf00      	nop
 800bf58:	3714      	adds	r7, #20
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	40012c00 	.word	0x40012c00
 800bf68:	40000400 	.word	0x40000400
 800bf6c:	40000800 	.word	0x40000800
 800bf70:	40000c00 	.word	0x40000c00
 800bf74:	40013400 	.word	0x40013400
 800bf78:	40015000 	.word	0x40015000
 800bf7c:	40014000 	.word	0x40014000
 800bf80:	40014400 	.word	0x40014400
 800bf84:	40014800 	.word	0x40014800

0800bf88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b087      	sub	sp, #28
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6a1b      	ldr	r3, [r3, #32]
 800bf98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6a1b      	ldr	r3, [r3, #32]
 800bf9e:	f023 0201 	bic.w	r2, r3, #1
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	699b      	ldr	r3, [r3, #24]
 800bfaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bfb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	011b      	lsls	r3, r3, #4
 800bfb8:	693a      	ldr	r2, [r7, #16]
 800bfba:	4313      	orrs	r3, r2
 800bfbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	f023 030a 	bic.w	r3, r3, #10
 800bfc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bfc6:	697a      	ldr	r2, [r7, #20]
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	693a      	ldr	r2, [r7, #16]
 800bfd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	697a      	ldr	r2, [r7, #20]
 800bfd8:	621a      	str	r2, [r3, #32]
}
 800bfda:	bf00      	nop
 800bfdc:	371c      	adds	r7, #28
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr

0800bfe6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bfe6:	b480      	push	{r7}
 800bfe8:	b087      	sub	sp, #28
 800bfea:	af00      	add	r7, sp, #0
 800bfec:	60f8      	str	r0, [r7, #12]
 800bfee:	60b9      	str	r1, [r7, #8]
 800bff0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	6a1b      	ldr	r3, [r3, #32]
 800bff6:	f023 0210 	bic.w	r2, r3, #16
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	699b      	ldr	r3, [r3, #24]
 800c002:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6a1b      	ldr	r3, [r3, #32]
 800c008:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	031b      	lsls	r3, r3, #12
 800c016:	697a      	ldr	r2, [r7, #20]
 800c018:	4313      	orrs	r3, r2
 800c01a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c022:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	011b      	lsls	r3, r3, #4
 800c028:	693a      	ldr	r2, [r7, #16]
 800c02a:	4313      	orrs	r3, r2
 800c02c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	697a      	ldr	r2, [r7, #20]
 800c032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	693a      	ldr	r2, [r7, #16]
 800c038:	621a      	str	r2, [r3, #32]
}
 800c03a:	bf00      	nop
 800c03c:	371c      	adds	r7, #28
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr

0800c046 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c046:	b480      	push	{r7}
 800c048:	b085      	sub	sp, #20
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
 800c04e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	689b      	ldr	r3, [r3, #8]
 800c054:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800c05c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c060:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c062:	683a      	ldr	r2, [r7, #0]
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	4313      	orrs	r3, r2
 800c068:	f043 0307 	orr.w	r3, r3, #7
 800c06c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	68fa      	ldr	r2, [r7, #12]
 800c072:	609a      	str	r2, [r3, #8]
}
 800c074:	bf00      	nop
 800c076:	3714      	adds	r7, #20
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr

0800c080 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c080:	b480      	push	{r7}
 800c082:	b087      	sub	sp, #28
 800c084:	af00      	add	r7, sp, #0
 800c086:	60f8      	str	r0, [r7, #12]
 800c088:	60b9      	str	r1, [r7, #8]
 800c08a:	607a      	str	r2, [r7, #4]
 800c08c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c09a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	021a      	lsls	r2, r3, #8
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	431a      	orrs	r2, r3
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	697a      	ldr	r2, [r7, #20]
 800c0aa:	4313      	orrs	r3, r2
 800c0ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	697a      	ldr	r2, [r7, #20]
 800c0b2:	609a      	str	r2, [r3, #8]
}
 800c0b4:	bf00      	nop
 800c0b6:	371c      	adds	r7, #28
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0be:	4770      	bx	lr

0800c0c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c0d0:	2b01      	cmp	r3, #1
 800c0d2:	d101      	bne.n	800c0d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c0d4:	2302      	movs	r3, #2
 800c0d6:	e074      	b.n	800c1c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2202      	movs	r2, #2
 800c0e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	689b      	ldr	r3, [r3, #8]
 800c0f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a34      	ldr	r2, [pc, #208]	; (800c1d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d009      	beq.n	800c116 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4a33      	ldr	r2, [pc, #204]	; (800c1d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d004      	beq.n	800c116 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4a31      	ldr	r2, [pc, #196]	; (800c1d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d108      	bne.n	800c128 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c11c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	68fa      	ldr	r2, [r7, #12]
 800c124:	4313      	orrs	r3, r2
 800c126:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c12e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c132:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	68fa      	ldr	r2, [r7, #12]
 800c13a:	4313      	orrs	r3, r2
 800c13c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	68fa      	ldr	r2, [r7, #12]
 800c144:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	4a21      	ldr	r2, [pc, #132]	; (800c1d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d022      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c158:	d01d      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	4a1f      	ldr	r2, [pc, #124]	; (800c1dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c160:	4293      	cmp	r3, r2
 800c162:	d018      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	4a1d      	ldr	r2, [pc, #116]	; (800c1e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c16a:	4293      	cmp	r3, r2
 800c16c:	d013      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	4a1c      	ldr	r2, [pc, #112]	; (800c1e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c174:	4293      	cmp	r3, r2
 800c176:	d00e      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	4a15      	ldr	r2, [pc, #84]	; (800c1d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c17e:	4293      	cmp	r3, r2
 800c180:	d009      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	4a18      	ldr	r2, [pc, #96]	; (800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c188:	4293      	cmp	r3, r2
 800c18a:	d004      	beq.n	800c196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	4a11      	ldr	r2, [pc, #68]	; (800c1d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d10c      	bne.n	800c1b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c19c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	689b      	ldr	r3, [r3, #8]
 800c1a2:	68ba      	ldr	r2, [r7, #8]
 800c1a4:	4313      	orrs	r3, r2
 800c1a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	68ba      	ldr	r2, [r7, #8]
 800c1ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c1c0:	2300      	movs	r3, #0
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	3714      	adds	r7, #20
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	40012c00 	.word	0x40012c00
 800c1d4:	40013400 	.word	0x40013400
 800c1d8:	40015000 	.word	0x40015000
 800c1dc:	40000400 	.word	0x40000400
 800c1e0:	40000800 	.word	0x40000800
 800c1e4:	40000c00 	.word	0x40000c00
 800c1e8:	40014000 	.word	0x40014000

0800c1ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b085      	sub	sp, #20
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c200:	2b01      	cmp	r3, #1
 800c202:	d101      	bne.n	800c208 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c204:	2302      	movs	r3, #2
 800c206:	e096      	b.n	800c336 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	68db      	ldr	r3, [r3, #12]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	689b      	ldr	r3, [r3, #8]
 800c228:	4313      	orrs	r3, r2
 800c22a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	4313      	orrs	r3, r2
 800c238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4313      	orrs	r3, r2
 800c246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	691b      	ldr	r3, [r3, #16]
 800c252:	4313      	orrs	r3, r2
 800c254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	695b      	ldr	r3, [r3, #20]
 800c260:	4313      	orrs	r3, r2
 800c262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c26e:	4313      	orrs	r3, r2
 800c270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	699b      	ldr	r3, [r3, #24]
 800c27c:	041b      	lsls	r3, r3, #16
 800c27e:	4313      	orrs	r3, r2
 800c280:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a2f      	ldr	r2, [pc, #188]	; (800c344 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d009      	beq.n	800c2a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a2d      	ldr	r2, [pc, #180]	; (800c348 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d004      	beq.n	800c2a0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a2c      	ldr	r2, [pc, #176]	; (800c34c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d106      	bne.n	800c2ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	69db      	ldr	r3, [r3, #28]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	4a24      	ldr	r2, [pc, #144]	; (800c344 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d009      	beq.n	800c2cc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	4a22      	ldr	r2, [pc, #136]	; (800c348 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d004      	beq.n	800c2cc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	4a21      	ldr	r2, [pc, #132]	; (800c34c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c2c8:	4293      	cmp	r3, r2
 800c2ca:	d12b      	bne.n	800c324 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2d6:	051b      	lsls	r3, r3, #20
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	6a1b      	ldr	r3, [r3, #32]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	4a11      	ldr	r2, [pc, #68]	; (800c344 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d009      	beq.n	800c316 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4a10      	ldr	r2, [pc, #64]	; (800c348 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d004      	beq.n	800c316 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a0e      	ldr	r2, [pc, #56]	; (800c34c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d106      	bne.n	800c324 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c320:	4313      	orrs	r3, r2
 800c322:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	68fa      	ldr	r2, [r7, #12]
 800c32a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2200      	movs	r2, #0
 800c330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c334:	2300      	movs	r3, #0
}
 800c336:	4618      	mov	r0, r3
 800c338:	3714      	adds	r7, #20
 800c33a:	46bd      	mov	sp, r7
 800c33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c340:	4770      	bx	lr
 800c342:	bf00      	nop
 800c344:	40012c00 	.word	0x40012c00
 800c348:	40013400 	.word	0x40013400
 800c34c:	40015000 	.word	0x40015000

0800c350 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c358:	bf00      	nop
 800c35a:	370c      	adds	r7, #12
 800c35c:	46bd      	mov	sp, r7
 800c35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c362:	4770      	bx	lr

0800c364 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c364:	b480      	push	{r7}
 800c366:	b083      	sub	sp, #12
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c36c:	bf00      	nop
 800c36e:	370c      	adds	r7, #12
 800c370:	46bd      	mov	sp, r7
 800c372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c376:	4770      	bx	lr

0800c378 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c378:	b480      	push	{r7}
 800c37a:	b083      	sub	sp, #12
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c380:	bf00      	nop
 800c382:	370c      	adds	r7, #12
 800c384:	46bd      	mov	sp, r7
 800c386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38a:	4770      	bx	lr

0800c38c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b083      	sub	sp, #12
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c394:	bf00      	nop
 800c396:	370c      	adds	r7, #12
 800c398:	46bd      	mov	sp, r7
 800c39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39e:	4770      	bx	lr

0800c3a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b083      	sub	sp, #12
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c3a8:	bf00      	nop
 800c3aa:	370c      	adds	r7, #12
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b2:	4770      	bx	lr

0800c3b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c3b4:	b480      	push	{r7}
 800c3b6:	b083      	sub	sp, #12
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c3bc:	bf00      	nop
 800c3be:	370c      	adds	r7, #12
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c6:	4770      	bx	lr

0800c3c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b083      	sub	sp, #12
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr

0800c3dc <LL_EXTI_EnableIT_0_31>:
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b083      	sub	sp, #12
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800c3e4:	4b05      	ldr	r3, [pc, #20]	; (800c3fc <LL_EXTI_EnableIT_0_31+0x20>)
 800c3e6:	681a      	ldr	r2, [r3, #0]
 800c3e8:	4904      	ldr	r1, [pc, #16]	; (800c3fc <LL_EXTI_EnableIT_0_31+0x20>)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	600b      	str	r3, [r1, #0]
}
 800c3f0:	bf00      	nop
 800c3f2:	370c      	adds	r7, #12
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr
 800c3fc:	40010400 	.word	0x40010400

0800c400 <LL_EXTI_EnableIT_32_63>:
{
 800c400:	b480      	push	{r7}
 800c402:	b083      	sub	sp, #12
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800c408:	4b05      	ldr	r3, [pc, #20]	; (800c420 <LL_EXTI_EnableIT_32_63+0x20>)
 800c40a:	6a1a      	ldr	r2, [r3, #32]
 800c40c:	4904      	ldr	r1, [pc, #16]	; (800c420 <LL_EXTI_EnableIT_32_63+0x20>)
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	4313      	orrs	r3, r2
 800c412:	620b      	str	r3, [r1, #32]
}
 800c414:	bf00      	nop
 800c416:	370c      	adds	r7, #12
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr
 800c420:	40010400 	.word	0x40010400

0800c424 <LL_EXTI_DisableIT_0_31>:
{
 800c424:	b480      	push	{r7}
 800c426:	b083      	sub	sp, #12
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800c42c:	4b06      	ldr	r3, [pc, #24]	; (800c448 <LL_EXTI_DisableIT_0_31+0x24>)
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	43db      	mvns	r3, r3
 800c434:	4904      	ldr	r1, [pc, #16]	; (800c448 <LL_EXTI_DisableIT_0_31+0x24>)
 800c436:	4013      	ands	r3, r2
 800c438:	600b      	str	r3, [r1, #0]
}
 800c43a:	bf00      	nop
 800c43c:	370c      	adds	r7, #12
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr
 800c446:	bf00      	nop
 800c448:	40010400 	.word	0x40010400

0800c44c <LL_EXTI_DisableIT_32_63>:
{
 800c44c:	b480      	push	{r7}
 800c44e:	b083      	sub	sp, #12
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800c454:	4b06      	ldr	r3, [pc, #24]	; (800c470 <LL_EXTI_DisableIT_32_63+0x24>)
 800c456:	6a1a      	ldr	r2, [r3, #32]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	43db      	mvns	r3, r3
 800c45c:	4904      	ldr	r1, [pc, #16]	; (800c470 <LL_EXTI_DisableIT_32_63+0x24>)
 800c45e:	4013      	ands	r3, r2
 800c460:	620b      	str	r3, [r1, #32]
}
 800c462:	bf00      	nop
 800c464:	370c      	adds	r7, #12
 800c466:	46bd      	mov	sp, r7
 800c468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46c:	4770      	bx	lr
 800c46e:	bf00      	nop
 800c470:	40010400 	.word	0x40010400

0800c474 <LL_EXTI_EnableEvent_0_31>:
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800c47c:	4b05      	ldr	r3, [pc, #20]	; (800c494 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	4904      	ldr	r1, [pc, #16]	; (800c494 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4313      	orrs	r3, r2
 800c486:	604b      	str	r3, [r1, #4]
}
 800c488:	bf00      	nop
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr
 800c494:	40010400 	.word	0x40010400

0800c498 <LL_EXTI_EnableEvent_32_63>:
{
 800c498:	b480      	push	{r7}
 800c49a:	b083      	sub	sp, #12
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800c4a0:	4b05      	ldr	r3, [pc, #20]	; (800c4b8 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c4a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4a4:	4904      	ldr	r1, [pc, #16]	; (800c4b8 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c4ac:	bf00      	nop
 800c4ae:	370c      	adds	r7, #12
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr
 800c4b8:	40010400 	.word	0x40010400

0800c4bc <LL_EXTI_DisableEvent_0_31>:
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800c4c4:	4b06      	ldr	r3, [pc, #24]	; (800c4e0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800c4c6:	685a      	ldr	r2, [r3, #4]
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	43db      	mvns	r3, r3
 800c4cc:	4904      	ldr	r1, [pc, #16]	; (800c4e0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800c4ce:	4013      	ands	r3, r2
 800c4d0:	604b      	str	r3, [r1, #4]
}
 800c4d2:	bf00      	nop
 800c4d4:	370c      	adds	r7, #12
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	40010400 	.word	0x40010400

0800c4e4 <LL_EXTI_DisableEvent_32_63>:
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800c4ec:	4b06      	ldr	r3, [pc, #24]	; (800c508 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c4ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	43db      	mvns	r3, r3
 800c4f4:	4904      	ldr	r1, [pc, #16]	; (800c508 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c4f6:	4013      	ands	r3, r2
 800c4f8:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c4fa:	bf00      	nop
 800c4fc:	370c      	adds	r7, #12
 800c4fe:	46bd      	mov	sp, r7
 800c500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c504:	4770      	bx	lr
 800c506:	bf00      	nop
 800c508:	40010400 	.word	0x40010400

0800c50c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800c514:	4b05      	ldr	r3, [pc, #20]	; (800c52c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c516:	689a      	ldr	r2, [r3, #8]
 800c518:	4904      	ldr	r1, [pc, #16]	; (800c52c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	4313      	orrs	r3, r2
 800c51e:	608b      	str	r3, [r1, #8]
}
 800c520:	bf00      	nop
 800c522:	370c      	adds	r7, #12
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr
 800c52c:	40010400 	.word	0x40010400

0800c530 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800c538:	4b05      	ldr	r3, [pc, #20]	; (800c550 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c53a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c53c:	4904      	ldr	r1, [pc, #16]	; (800c550 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	4313      	orrs	r3, r2
 800c542:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c544:	bf00      	nop
 800c546:	370c      	adds	r7, #12
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr
 800c550:	40010400 	.word	0x40010400

0800c554 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800c554:	b480      	push	{r7}
 800c556:	b083      	sub	sp, #12
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800c55c:	4b06      	ldr	r3, [pc, #24]	; (800c578 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c55e:	689a      	ldr	r2, [r3, #8]
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	43db      	mvns	r3, r3
 800c564:	4904      	ldr	r1, [pc, #16]	; (800c578 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c566:	4013      	ands	r3, r2
 800c568:	608b      	str	r3, [r1, #8]
}
 800c56a:	bf00      	nop
 800c56c:	370c      	adds	r7, #12
 800c56e:	46bd      	mov	sp, r7
 800c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c574:	4770      	bx	lr
 800c576:	bf00      	nop
 800c578:	40010400 	.word	0x40010400

0800c57c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800c57c:	b480      	push	{r7}
 800c57e:	b083      	sub	sp, #12
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800c584:	4b06      	ldr	r3, [pc, #24]	; (800c5a0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c586:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	43db      	mvns	r3, r3
 800c58c:	4904      	ldr	r1, [pc, #16]	; (800c5a0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c58e:	4013      	ands	r3, r2
 800c590:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c592:	bf00      	nop
 800c594:	370c      	adds	r7, #12
 800c596:	46bd      	mov	sp, r7
 800c598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59c:	4770      	bx	lr
 800c59e:	bf00      	nop
 800c5a0:	40010400 	.word	0x40010400

0800c5a4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b083      	sub	sp, #12
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800c5ac:	4b05      	ldr	r3, [pc, #20]	; (800c5c4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c5ae:	68da      	ldr	r2, [r3, #12]
 800c5b0:	4904      	ldr	r1, [pc, #16]	; (800c5c4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	60cb      	str	r3, [r1, #12]
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr
 800c5c4:	40010400 	.word	0x40010400

0800c5c8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800c5d0:	4b05      	ldr	r3, [pc, #20]	; (800c5e8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c5d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5d4:	4904      	ldr	r1, [pc, #16]	; (800c5e8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c5dc:	bf00      	nop
 800c5de:	370c      	adds	r7, #12
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr
 800c5e8:	40010400 	.word	0x40010400

0800c5ec <LL_EXTI_DisableFallingTrig_0_31>:
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b083      	sub	sp, #12
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800c5f4:	4b06      	ldr	r3, [pc, #24]	; (800c610 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c5f6:	68da      	ldr	r2, [r3, #12]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	43db      	mvns	r3, r3
 800c5fc:	4904      	ldr	r1, [pc, #16]	; (800c610 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c5fe:	4013      	ands	r3, r2
 800c600:	60cb      	str	r3, [r1, #12]
}
 800c602:	bf00      	nop
 800c604:	370c      	adds	r7, #12
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr
 800c60e:	bf00      	nop
 800c610:	40010400 	.word	0x40010400

0800c614 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800c61c:	4b06      	ldr	r3, [pc, #24]	; (800c638 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c61e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	43db      	mvns	r3, r3
 800c624:	4904      	ldr	r1, [pc, #16]	; (800c638 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c626:	4013      	ands	r3, r2
 800c628:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c62a:	bf00      	nop
 800c62c:	370c      	adds	r7, #12
 800c62e:	46bd      	mov	sp, r7
 800c630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop
 800c638:	40010400 	.word	0x40010400

0800c63c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800c644:	2300      	movs	r3, #0
 800c646:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	7a1b      	ldrb	r3, [r3, #8]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	f000 80c8 	beq.w	800c7e2 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d05d      	beq.n	800c716 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	7a5b      	ldrb	r3, [r3, #9]
 800c65e:	2b01      	cmp	r3, #1
 800c660:	d00e      	beq.n	800c680 <LL_EXTI_Init+0x44>
 800c662:	2b02      	cmp	r3, #2
 800c664:	d017      	beq.n	800c696 <LL_EXTI_Init+0x5a>
 800c666:	2b00      	cmp	r3, #0
 800c668:	d120      	bne.n	800c6ac <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	4618      	mov	r0, r3
 800c670:	f7ff ff24 	bl	800c4bc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	4618      	mov	r0, r3
 800c67a:	f7ff feaf 	bl	800c3dc <LL_EXTI_EnableIT_0_31>
          break;
 800c67e:	e018      	b.n	800c6b2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4618      	mov	r0, r3
 800c686:	f7ff fecd 	bl	800c424 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	4618      	mov	r0, r3
 800c690:	f7ff fef0 	bl	800c474 <LL_EXTI_EnableEvent_0_31>
          break;
 800c694:	e00d      	b.n	800c6b2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4618      	mov	r0, r3
 800c69c:	f7ff fe9e 	bl	800c3dc <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f7ff fee5 	bl	800c474 <LL_EXTI_EnableEvent_0_31>
          break;
 800c6aa:	e002      	b.n	800c6b2 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	60fb      	str	r3, [r7, #12]
          break;
 800c6b0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	7a9b      	ldrb	r3, [r3, #10]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d02d      	beq.n	800c716 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	7a9b      	ldrb	r3, [r3, #10]
 800c6be:	2b02      	cmp	r3, #2
 800c6c0:	d00e      	beq.n	800c6e0 <LL_EXTI_Init+0xa4>
 800c6c2:	2b03      	cmp	r3, #3
 800c6c4:	d017      	beq.n	800c6f6 <LL_EXTI_Init+0xba>
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d120      	bne.n	800c70c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f7ff ff8c 	bl	800c5ec <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f7ff ff17 	bl	800c50c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800c6de:	e01b      	b.n	800c718 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7ff ff35 	bl	800c554 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7ff ff58 	bl	800c5a4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800c6f4:	e010      	b.n	800c718 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7ff ff06 	bl	800c50c <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	4618      	mov	r0, r3
 800c706:	f7ff ff4d 	bl	800c5a4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800c70a:	e005      	b.n	800c718 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f043 0302 	orr.w	r3, r3, #2
 800c712:	60fb      	str	r3, [r7, #12]
            break;
 800c714:	e000      	b.n	800c718 <LL_EXTI_Init+0xdc>
        }
      }
 800c716:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	685b      	ldr	r3, [r3, #4]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d075      	beq.n	800c80c <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	7a5b      	ldrb	r3, [r3, #9]
 800c724:	2b01      	cmp	r3, #1
 800c726:	d00e      	beq.n	800c746 <LL_EXTI_Init+0x10a>
 800c728:	2b02      	cmp	r3, #2
 800c72a:	d017      	beq.n	800c75c <LL_EXTI_Init+0x120>
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d120      	bne.n	800c772 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	4618      	mov	r0, r3
 800c736:	f7ff fed5 	bl	800c4e4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	685b      	ldr	r3, [r3, #4]
 800c73e:	4618      	mov	r0, r3
 800c740:	f7ff fe5e 	bl	800c400 <LL_EXTI_EnableIT_32_63>
          break;
 800c744:	e01a      	b.n	800c77c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7ff fe7e 	bl	800c44c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	4618      	mov	r0, r3
 800c756:	f7ff fe9f 	bl	800c498 <LL_EXTI_EnableEvent_32_63>
          break;
 800c75a:	e00f      	b.n	800c77c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	4618      	mov	r0, r3
 800c762:	f7ff fe4d 	bl	800c400 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7ff fe94 	bl	800c498 <LL_EXTI_EnableEvent_32_63>
          break;
 800c770:	e004      	b.n	800c77c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	f043 0304 	orr.w	r3, r3, #4
 800c778:	60fb      	str	r3, [r7, #12]
          break;
 800c77a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	7a9b      	ldrb	r3, [r3, #10]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d043      	beq.n	800c80c <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	7a9b      	ldrb	r3, [r3, #10]
 800c788:	2b02      	cmp	r3, #2
 800c78a:	d00e      	beq.n	800c7aa <LL_EXTI_Init+0x16e>
 800c78c:	2b03      	cmp	r3, #3
 800c78e:	d017      	beq.n	800c7c0 <LL_EXTI_Init+0x184>
 800c790:	2b01      	cmp	r3, #1
 800c792:	d120      	bne.n	800c7d6 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	685b      	ldr	r3, [r3, #4]
 800c798:	4618      	mov	r0, r3
 800c79a:	f7ff ff3b 	bl	800c614 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7ff fec4 	bl	800c530 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800c7a8:	e031      	b.n	800c80e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	685b      	ldr	r3, [r3, #4]
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7ff fee4 	bl	800c57c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	685b      	ldr	r3, [r3, #4]
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7ff ff05 	bl	800c5c8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800c7be:	e026      	b.n	800c80e <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f7ff feb3 	bl	800c530 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	685b      	ldr	r3, [r3, #4]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fefa 	bl	800c5c8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800c7d4:	e01b      	b.n	800c80e <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	f043 0305 	orr.w	r3, r3, #5
 800c7dc:	60fb      	str	r3, [r7, #12]
            break;
 800c7de:	bf00      	nop
 800c7e0:	e015      	b.n	800c80e <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7ff fe1c 	bl	800c424 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7ff fe63 	bl	800c4bc <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7ff fe26 	bl	800c44c <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	685b      	ldr	r3, [r3, #4]
 800c804:	4618      	mov	r0, r3
 800c806:	f7ff fe6d 	bl	800c4e4 <LL_EXTI_DisableEvent_32_63>
 800c80a:	e000      	b.n	800c80e <LL_EXTI_Init+0x1d2>
      }
 800c80c:	bf00      	nop
  }

  return status;
 800c80e:	68fb      	ldr	r3, [r7, #12]
}
 800c810:	4618      	mov	r0, r3
 800c812:	3710      	adds	r7, #16
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}

0800c818 <LL_GPIO_SetPinMode>:
{
 800c818:	b480      	push	{r7}
 800c81a:	b089      	sub	sp, #36	; 0x24
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	fa93 f3a3 	rbit	r3, r3
 800c832:	613b      	str	r3, [r7, #16]
  return result;
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	fab3 f383 	clz	r3, r3
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	005b      	lsls	r3, r3, #1
 800c83e:	2103      	movs	r1, #3
 800c840:	fa01 f303 	lsl.w	r3, r1, r3
 800c844:	43db      	mvns	r3, r3
 800c846:	401a      	ands	r2, r3
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c84c:	69fb      	ldr	r3, [r7, #28]
 800c84e:	fa93 f3a3 	rbit	r3, r3
 800c852:	61bb      	str	r3, [r7, #24]
  return result;
 800c854:	69bb      	ldr	r3, [r7, #24]
 800c856:	fab3 f383 	clz	r3, r3
 800c85a:	b2db      	uxtb	r3, r3
 800c85c:	005b      	lsls	r3, r3, #1
 800c85e:	6879      	ldr	r1, [r7, #4]
 800c860:	fa01 f303 	lsl.w	r3, r1, r3
 800c864:	431a      	orrs	r2, r3
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	601a      	str	r2, [r3, #0]
}
 800c86a:	bf00      	nop
 800c86c:	3724      	adds	r7, #36	; 0x24
 800c86e:	46bd      	mov	sp, r7
 800c870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c874:	4770      	bx	lr

0800c876 <LL_GPIO_SetPinOutputType>:
{
 800c876:	b480      	push	{r7}
 800c878:	b085      	sub	sp, #20
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	685a      	ldr	r2, [r3, #4]
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	43db      	mvns	r3, r3
 800c88a:	401a      	ands	r2, r3
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	6879      	ldr	r1, [r7, #4]
 800c890:	fb01 f303 	mul.w	r3, r1, r3
 800c894:	431a      	orrs	r2, r3
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	605a      	str	r2, [r3, #4]
}
 800c89a:	bf00      	nop
 800c89c:	3714      	adds	r7, #20
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a4:	4770      	bx	lr

0800c8a6 <LL_GPIO_SetPinSpeed>:
{
 800c8a6:	b480      	push	{r7}
 800c8a8:	b089      	sub	sp, #36	; 0x24
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	60f8      	str	r0, [r7, #12]
 800c8ae:	60b9      	str	r1, [r7, #8]
 800c8b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	689a      	ldr	r2, [r3, #8]
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c8ba:	697b      	ldr	r3, [r7, #20]
 800c8bc:	fa93 f3a3 	rbit	r3, r3
 800c8c0:	613b      	str	r3, [r7, #16]
  return result;
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	fab3 f383 	clz	r3, r3
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	005b      	lsls	r3, r3, #1
 800c8cc:	2103      	movs	r1, #3
 800c8ce:	fa01 f303 	lsl.w	r3, r1, r3
 800c8d2:	43db      	mvns	r3, r3
 800c8d4:	401a      	ands	r2, r3
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	fa93 f3a3 	rbit	r3, r3
 800c8e0:	61bb      	str	r3, [r7, #24]
  return result;
 800c8e2:	69bb      	ldr	r3, [r7, #24]
 800c8e4:	fab3 f383 	clz	r3, r3
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	005b      	lsls	r3, r3, #1
 800c8ec:	6879      	ldr	r1, [r7, #4]
 800c8ee:	fa01 f303 	lsl.w	r3, r1, r3
 800c8f2:	431a      	orrs	r2, r3
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	609a      	str	r2, [r3, #8]
}
 800c8f8:	bf00      	nop
 800c8fa:	3724      	adds	r7, #36	; 0x24
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <LL_GPIO_SetPinPull>:
{
 800c904:	b480      	push	{r7}
 800c906:	b089      	sub	sp, #36	; 0x24
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	68da      	ldr	r2, [r3, #12]
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	fa93 f3a3 	rbit	r3, r3
 800c91e:	613b      	str	r3, [r7, #16]
  return result;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	fab3 f383 	clz	r3, r3
 800c926:	b2db      	uxtb	r3, r3
 800c928:	005b      	lsls	r3, r3, #1
 800c92a:	2103      	movs	r1, #3
 800c92c:	fa01 f303 	lsl.w	r3, r1, r3
 800c930:	43db      	mvns	r3, r3
 800c932:	401a      	ands	r2, r3
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	fa93 f3a3 	rbit	r3, r3
 800c93e:	61bb      	str	r3, [r7, #24]
  return result;
 800c940:	69bb      	ldr	r3, [r7, #24]
 800c942:	fab3 f383 	clz	r3, r3
 800c946:	b2db      	uxtb	r3, r3
 800c948:	005b      	lsls	r3, r3, #1
 800c94a:	6879      	ldr	r1, [r7, #4]
 800c94c:	fa01 f303 	lsl.w	r3, r1, r3
 800c950:	431a      	orrs	r2, r3
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	60da      	str	r2, [r3, #12]
}
 800c956:	bf00      	nop
 800c958:	3724      	adds	r7, #36	; 0x24
 800c95a:	46bd      	mov	sp, r7
 800c95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c960:	4770      	bx	lr

0800c962 <LL_GPIO_SetAFPin_0_7>:
{
 800c962:	b480      	push	{r7}
 800c964:	b089      	sub	sp, #36	; 0x24
 800c966:	af00      	add	r7, sp, #0
 800c968:	60f8      	str	r0, [r7, #12]
 800c96a:	60b9      	str	r1, [r7, #8]
 800c96c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	6a1a      	ldr	r2, [r3, #32]
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	fa93 f3a3 	rbit	r3, r3
 800c97c:	613b      	str	r3, [r7, #16]
  return result;
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	fab3 f383 	clz	r3, r3
 800c984:	b2db      	uxtb	r3, r3
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	210f      	movs	r1, #15
 800c98a:	fa01 f303 	lsl.w	r3, r1, r3
 800c98e:	43db      	mvns	r3, r3
 800c990:	401a      	ands	r2, r3
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c996:	69fb      	ldr	r3, [r7, #28]
 800c998:	fa93 f3a3 	rbit	r3, r3
 800c99c:	61bb      	str	r3, [r7, #24]
  return result;
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	fab3 f383 	clz	r3, r3
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	6879      	ldr	r1, [r7, #4]
 800c9aa:	fa01 f303 	lsl.w	r3, r1, r3
 800c9ae:	431a      	orrs	r2, r3
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	621a      	str	r2, [r3, #32]
}
 800c9b4:	bf00      	nop
 800c9b6:	3724      	adds	r7, #36	; 0x24
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <LL_GPIO_SetAFPin_8_15>:
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b089      	sub	sp, #36	; 0x24
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	60f8      	str	r0, [r7, #12]
 800c9c8:	60b9      	str	r1, [r7, #8]
 800c9ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	0a1b      	lsrs	r3, r3, #8
 800c9d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	fa93 f3a3 	rbit	r3, r3
 800c9dc:	613b      	str	r3, [r7, #16]
  return result;
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	fab3 f383 	clz	r3, r3
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	009b      	lsls	r3, r3, #2
 800c9e8:	210f      	movs	r1, #15
 800c9ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c9ee:	43db      	mvns	r3, r3
 800c9f0:	401a      	ands	r2, r3
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	0a1b      	lsrs	r3, r3, #8
 800c9f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c9f8:	69fb      	ldr	r3, [r7, #28]
 800c9fa:	fa93 f3a3 	rbit	r3, r3
 800c9fe:	61bb      	str	r3, [r7, #24]
  return result;
 800ca00:	69bb      	ldr	r3, [r7, #24]
 800ca02:	fab3 f383 	clz	r3, r3
 800ca06:	b2db      	uxtb	r3, r3
 800ca08:	009b      	lsls	r3, r3, #2
 800ca0a:	6879      	ldr	r1, [r7, #4]
 800ca0c:	fa01 f303 	lsl.w	r3, r1, r3
 800ca10:	431a      	orrs	r2, r3
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	625a      	str	r2, [r3, #36]	; 0x24
}
 800ca16:	bf00      	nop
 800ca18:	3724      	adds	r7, #36	; 0x24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr

0800ca22 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b086      	sub	sp, #24
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
 800ca2a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	fa93 f3a3 	rbit	r3, r3
 800ca38:	60bb      	str	r3, [r7, #8]
  return result;
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	fab3 f383 	clz	r3, r3
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ca44:	e040      	b.n	800cac8 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	2101      	movs	r1, #1
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	fa01 f303 	lsl.w	r3, r1, r3
 800ca52:	4013      	ands	r3, r2
 800ca54:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d032      	beq.n	800cac2 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	461a      	mov	r2, r3
 800ca62:	6939      	ldr	r1, [r7, #16]
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f7ff fed7 	bl	800c818 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d003      	beq.n	800ca7a <LL_GPIO_Init+0x58>
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	2b02      	cmp	r3, #2
 800ca78:	d106      	bne.n	800ca88 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	689b      	ldr	r3, [r3, #8]
 800ca7e:	461a      	mov	r2, r3
 800ca80:	6939      	ldr	r1, [r7, #16]
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f7ff ff0f 	bl	800c8a6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	691b      	ldr	r3, [r3, #16]
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	6939      	ldr	r1, [r7, #16]
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f7ff ff37 	bl	800c904 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	2b02      	cmp	r3, #2
 800ca9c:	d111      	bne.n	800cac2 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	2bff      	cmp	r3, #255	; 0xff
 800caa2:	d807      	bhi.n	800cab4 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	695b      	ldr	r3, [r3, #20]
 800caa8:	461a      	mov	r2, r3
 800caaa:	6939      	ldr	r1, [r7, #16]
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7ff ff58 	bl	800c962 <LL_GPIO_SetAFPin_0_7>
 800cab2:	e006      	b.n	800cac2 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	695b      	ldr	r3, [r3, #20]
 800cab8:	461a      	mov	r2, r3
 800caba:	6939      	ldr	r1, [r7, #16]
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f7ff ff7f 	bl	800c9c0 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	3301      	adds	r3, #1
 800cac6:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	681a      	ldr	r2, [r3, #0]
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	fa22 f303 	lsr.w	r3, r2, r3
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d1b7      	bne.n	800ca46 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d003      	beq.n	800cae6 <LL_GPIO_Init+0xc4>
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	685b      	ldr	r3, [r3, #4]
 800cae2:	2b02      	cmp	r3, #2
 800cae4:	d107      	bne.n	800caf6 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	6819      	ldr	r1, [r3, #0]
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	68db      	ldr	r3, [r3, #12]
 800caee:	461a      	mov	r2, r3
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f7ff fec0 	bl	800c876 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800caf6:	2300      	movs	r3, #0
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3718      	adds	r7, #24
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}

0800cb00 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800cb00:	b590      	push	{r4, r7, lr}
 800cb02:	b085      	sub	sp, #20
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	4604      	mov	r4, r0
 800cb08:	4608      	mov	r0, r1
 800cb0a:	4611      	mov	r1, r2
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	4623      	mov	r3, r4
 800cb10:	80fb      	strh	r3, [r7, #6]
 800cb12:	4603      	mov	r3, r0
 800cb14:	80bb      	strh	r3, [r7, #4]
 800cb16:	460b      	mov	r3, r1
 800cb18:	70fb      	strb	r3, [r7, #3]
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800cb1e:	2300      	movs	r3, #0
 800cb20:	60fb      	str	r3, [r7, #12]
 800cb22:	e026      	b.n	800cb72 <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800cb24:	2300      	movs	r3, #0
 800cb26:	60bb      	str	r3, [r7, #8]
 800cb28:	e01c      	b.n	800cb64 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	b29a      	uxth	r2, r3
 800cb2e:	88fb      	ldrh	r3, [r7, #6]
 800cb30:	4413      	add	r3, r2
 800cb32:	b298      	uxth	r0, r3
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	009b      	lsls	r3, r3, #2
 800cb38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb3a:	4413      	add	r3, r2
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cb42:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb46:	b29a      	uxth	r2, r3
 800cb48:	88bb      	ldrh	r3, [r7, #4]
 800cb4a:	4413      	add	r3, r2
 800cb4c:	b29a      	uxth	r2, r3
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	4413      	add	r3, r2
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	883a      	ldrh	r2, [r7, #0]
 800cb58:	4619      	mov	r1, r3
 800cb5a:	f000 fc1f 	bl	800d39c <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	3301      	adds	r3, #1
 800cb62:	60bb      	str	r3, [r7, #8]
 800cb64:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cb66:	68ba      	ldr	r2, [r7, #8]
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	dbde      	blt.n	800cb2a <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	3301      	adds	r3, #1
 800cb70:	60fb      	str	r3, [r7, #12]
 800cb72:	78fb      	ldrb	r3, [r7, #3]
 800cb74:	68fa      	ldr	r2, [r7, #12]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	dbd4      	blt.n	800cb24 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800cb7a:	bf00      	nop
 800cb7c:	3714      	adds	r7, #20
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd90      	pop	{r4, r7, pc}

0800cb82 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800cb82:	b590      	push	{r4, r7, lr}
 800cb84:	b087      	sub	sp, #28
 800cb86:	af02      	add	r7, sp, #8
 800cb88:	4604      	mov	r4, r0
 800cb8a:	4608      	mov	r0, r1
 800cb8c:	4611      	mov	r1, r2
 800cb8e:	461a      	mov	r2, r3
 800cb90:	4623      	mov	r3, r4
 800cb92:	80fb      	strh	r3, [r7, #6]
 800cb94:	4603      	mov	r3, r0
 800cb96:	80bb      	strh	r3, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	807b      	strh	r3, [r7, #2]
 800cb9c:	4613      	mov	r3, r2
 800cb9e:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800cba0:	2300      	movs	r3, #0
 800cba2:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800cba4:	7bfa      	ldrb	r2, [r7, #15]
 800cba6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d939      	bls.n	800cc22 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800cbae:	88ba      	ldrh	r2, [r7, #4]
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
 800cbb2:	441a      	add	r2, r3
 800cbb4:	88b9      	ldrh	r1, [r7, #4]
 800cbb6:	883b      	ldrh	r3, [r7, #0]
 800cbb8:	4419      	add	r1, r3
 800cbba:	7bfb      	ldrb	r3, [r7, #15]
 800cbbc:	1acb      	subs	r3, r1, r3
 800cbbe:	429a      	cmp	r2, r3
 800cbc0:	f000 8089 	beq.w	800ccd6 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800cbc4:	88fa      	ldrh	r2, [r7, #6]
 800cbc6:	7bfb      	ldrb	r3, [r7, #15]
 800cbc8:	441a      	add	r2, r3
 800cbca:	88f9      	ldrh	r1, [r7, #6]
 800cbcc:	887b      	ldrh	r3, [r7, #2]
 800cbce:	4419      	add	r1, r3
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
 800cbd2:	1acb      	subs	r3, r1, r3
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d07e      	beq.n	800ccd6 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800cbd8:	7bfb      	ldrb	r3, [r7, #15]
 800cbda:	b29a      	uxth	r2, r3
 800cbdc:	88fb      	ldrh	r3, [r7, #6]
 800cbde:	4413      	add	r3, r2
 800cbe0:	b298      	uxth	r0, r3
 800cbe2:	7bfb      	ldrb	r3, [r7, #15]
 800cbe4:	b29a      	uxth	r2, r3
 800cbe6:	88bb      	ldrh	r3, [r7, #4]
 800cbe8:	4413      	add	r3, r2
 800cbea:	b299      	uxth	r1, r3
 800cbec:	7bfb      	ldrb	r3, [r7, #15]
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	005b      	lsls	r3, r3, #1
 800cbf2:	b29b      	uxth	r3, r3
 800cbf4:	887a      	ldrh	r2, [r7, #2]
 800cbf6:	1ad3      	subs	r3, r2, r3
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	b29c      	uxth	r4, r3
 800cbfe:	7bfb      	ldrb	r3, [r7, #15]
 800cc00:	b29b      	uxth	r3, r3
 800cc02:	005b      	lsls	r3, r3, #1
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	883a      	ldrh	r2, [r7, #0]
 800cc08:	1ad3      	subs	r3, r2, r3
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	b29a      	uxth	r2, r3
 800cc10:	2304      	movs	r3, #4
 800cc12:	9301      	str	r3, [sp, #4]
 800cc14:	8c3b      	ldrh	r3, [r7, #32]
 800cc16:	9300      	str	r3, [sp, #0]
 800cc18:	4613      	mov	r3, r2
 800cc1a:	4622      	mov	r2, r4
 800cc1c:	f000 fd18 	bl	800d650 <ILI9341_Draw_Rectangle>
				goto finish;
 800cc20:	e05a      	b.n	800ccd8 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc22:	7bfb      	ldrb	r3, [r7, #15]
 800cc24:	b29a      	uxth	r2, r3
 800cc26:	88fb      	ldrh	r3, [r7, #6]
 800cc28:	4413      	add	r3, r2
 800cc2a:	b298      	uxth	r0, r3
 800cc2c:	7bfb      	ldrb	r3, [r7, #15]
 800cc2e:	b29a      	uxth	r2, r3
 800cc30:	88bb      	ldrh	r3, [r7, #4]
 800cc32:	4413      	add	r3, r2
 800cc34:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800cc36:	7bfb      	ldrb	r3, [r7, #15]
 800cc38:	b29b      	uxth	r3, r3
 800cc3a:	887a      	ldrh	r2, [r7, #2]
 800cc3c:	1ad3      	subs	r3, r2, r3
 800cc3e:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc40:	3301      	adds	r3, #1
 800cc42:	b29a      	uxth	r2, r3
 800cc44:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cc46:	f000 fa6b 	bl	800d120 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc4a:	7bfb      	ldrb	r3, [r7, #15]
 800cc4c:	b29a      	uxth	r2, r3
 800cc4e:	88fb      	ldrh	r3, [r7, #6]
 800cc50:	4413      	add	r3, r2
 800cc52:	b298      	uxth	r0, r3
										(y + h) - b,
 800cc54:	88ba      	ldrh	r2, [r7, #4]
 800cc56:	883b      	ldrh	r3, [r7, #0]
 800cc58:	4413      	add	r3, r2
 800cc5a:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc5c:	7bfb      	ldrb	r3, [r7, #15]
 800cc5e:	b29b      	uxth	r3, r3
 800cc60:	1ad3      	subs	r3, r2, r3
 800cc62:	b299      	uxth	r1, r3
										(w - b)+1,
 800cc64:	7bfb      	ldrb	r3, [r7, #15]
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	887a      	ldrh	r2, [r7, #2]
 800cc6a:	1ad3      	subs	r3, r2, r3
 800cc6c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800cc6e:	3301      	adds	r3, #1
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cc74:	f000 fa54 	bl	800d120 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800cc78:	7bfb      	ldrb	r3, [r7, #15]
 800cc7a:	b29a      	uxth	r2, r3
 800cc7c:	88fb      	ldrh	r3, [r7, #6]
 800cc7e:	4413      	add	r3, r2
 800cc80:	b298      	uxth	r0, r3
 800cc82:	7bfb      	ldrb	r3, [r7, #15]
 800cc84:	b29a      	uxth	r2, r3
 800cc86:	88bb      	ldrh	r3, [r7, #4]
 800cc88:	4413      	add	r3, r2
 800cc8a:	b299      	uxth	r1, r3
 800cc8c:	7bfb      	ldrb	r3, [r7, #15]
 800cc8e:	b29b      	uxth	r3, r3
 800cc90:	005b      	lsls	r3, r3, #1
 800cc92:	b29b      	uxth	r3, r3
 800cc94:	883a      	ldrh	r2, [r7, #0]
 800cc96:	1ad3      	subs	r3, r2, r3
 800cc98:	b29a      	uxth	r2, r3
 800cc9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cc9c:	f000 faa4 	bl	800d1e8 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800cca0:	88fa      	ldrh	r2, [r7, #6]
 800cca2:	887b      	ldrh	r3, [r7, #2]
 800cca4:	4413      	add	r3, r2
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	7bfb      	ldrb	r3, [r7, #15]
 800ccaa:	b29b      	uxth	r3, r3
 800ccac:	1ad3      	subs	r3, r2, r3
 800ccae:	b298      	uxth	r0, r3
 800ccb0:	7bfb      	ldrb	r3, [r7, #15]
 800ccb2:	b29a      	uxth	r2, r3
 800ccb4:	88bb      	ldrh	r3, [r7, #4]
 800ccb6:	4413      	add	r3, r2
 800ccb8:	b299      	uxth	r1, r3
 800ccba:	7bfb      	ldrb	r3, [r7, #15]
 800ccbc:	b29b      	uxth	r3, r3
 800ccbe:	005b      	lsls	r3, r3, #1
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	883a      	ldrh	r2, [r7, #0]
 800ccc4:	1ad3      	subs	r3, r2, r3
 800ccc6:	b29a      	uxth	r2, r3
 800ccc8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ccca:	f000 fa8d 	bl	800d1e8 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800ccce:	7bfb      	ldrb	r3, [r7, #15]
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800ccd4:	e766      	b.n	800cba4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800ccd6:	bf00      	nop
	// done
	return;
 800ccd8:	bf00      	nop
}
 800ccda:	3714      	adds	r7, #20
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd90      	pop	{r4, r7, pc}

0800cce0 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800cce0:	b590      	push	{r4, r7, lr}
 800cce2:	b089      	sub	sp, #36	; 0x24
 800cce4:	af02      	add	r7, sp, #8
 800cce6:	4604      	mov	r4, r0
 800cce8:	4608      	mov	r0, r1
 800ccea:	4611      	mov	r1, r2
 800ccec:	461a      	mov	r2, r3
 800ccee:	4623      	mov	r3, r4
 800ccf0:	71fb      	strb	r3, [r7, #7]
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	80bb      	strh	r3, [r7, #4]
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	807b      	strh	r3, [r7, #2]
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800ccfe:	79fb      	ldrb	r3, [r7, #7]
 800cd00:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800cd02:	7dfb      	ldrb	r3, [r7, #23]
 800cd04:	2b1f      	cmp	r3, #31
 800cd06:	d802      	bhi.n	800cd0e <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	71fb      	strb	r3, [r7, #7]
 800cd0c:	e002      	b.n	800cd14 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800cd0e:	7dfb      	ldrb	r3, [r7, #23]
 800cd10:	3b20      	subs	r3, #32
 800cd12:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800cd14:	2300      	movs	r3, #0
 800cd16:	753b      	strb	r3, [r7, #20]
 800cd18:	e012      	b.n	800cd40 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800cd1a:	7dfa      	ldrb	r2, [r7, #23]
 800cd1c:	7d38      	ldrb	r0, [r7, #20]
 800cd1e:	7d39      	ldrb	r1, [r7, #20]
 800cd20:	4c48      	ldr	r4, [pc, #288]	; (800ce44 <ILI9341_Draw_Char+0x164>)
 800cd22:	4613      	mov	r3, r2
 800cd24:	005b      	lsls	r3, r3, #1
 800cd26:	4413      	add	r3, r2
 800cd28:	005b      	lsls	r3, r3, #1
 800cd2a:	4423      	add	r3, r4
 800cd2c:	4403      	add	r3, r0
 800cd2e:	781a      	ldrb	r2, [r3, #0]
 800cd30:	f107 0318 	add.w	r3, r7, #24
 800cd34:	440b      	add	r3, r1
 800cd36:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800cd3a:	7d3b      	ldrb	r3, [r7, #20]
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	753b      	strb	r3, [r7, #20]
 800cd40:	7d3b      	ldrb	r3, [r7, #20]
 800cd42:	2b05      	cmp	r3, #5
 800cd44:	d9e9      	bls.n	800cd1a <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800cd46:	2300      	movs	r3, #0
 800cd48:	757b      	strb	r3, [r7, #21]
 800cd4a:	e074      	b.n	800ce36 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	75bb      	strb	r3, [r7, #22]
 800cd50:	e06b      	b.n	800ce2a <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800cd52:	7d7b      	ldrb	r3, [r7, #21]
 800cd54:	f107 0218 	add.w	r2, r7, #24
 800cd58:	4413      	add	r3, r2
 800cd5a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800cd5e:	461a      	mov	r2, r3
 800cd60:	7dbb      	ldrb	r3, [r7, #22]
 800cd62:	fa42 f303 	asr.w	r3, r2, r3
 800cd66:	f003 0301 	and.w	r3, r3, #1
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d02d      	beq.n	800cdca <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800cd6e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cd70:	2b01      	cmp	r3, #1
 800cd72:	d10e      	bne.n	800cd92 <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800cd74:	7d7b      	ldrb	r3, [r7, #21]
 800cd76:	b29a      	uxth	r2, r3
 800cd78:	88bb      	ldrh	r3, [r7, #4]
 800cd7a:	4413      	add	r3, r2
 800cd7c:	b298      	uxth	r0, r3
 800cd7e:	7dbb      	ldrb	r3, [r7, #22]
 800cd80:	b29a      	uxth	r2, r3
 800cd82:	887b      	ldrh	r3, [r7, #2]
 800cd84:	4413      	add	r3, r2
 800cd86:	b29b      	uxth	r3, r3
 800cd88:	883a      	ldrh	r2, [r7, #0]
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	f000 fb06 	bl	800d39c <ILI9341_Draw_Pixel>
 800cd90:	e048      	b.n	800ce24 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800cd92:	7d7b      	ldrb	r3, [r7, #21]
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cd98:	fb12 f303 	smulbb	r3, r2, r3
 800cd9c:	b29a      	uxth	r2, r3
 800cd9e:	88bb      	ldrh	r3, [r7, #4]
 800cda0:	4413      	add	r3, r2
 800cda2:	b298      	uxth	r0, r3
 800cda4:	7dbb      	ldrb	r3, [r7, #22]
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cdaa:	fb12 f303 	smulbb	r3, r2, r3
 800cdae:	b29a      	uxth	r2, r3
 800cdb0:	887b      	ldrh	r3, [r7, #2]
 800cdb2:	4413      	add	r3, r2
 800cdb4:	b299      	uxth	r1, r3
 800cdb6:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800cdb8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cdba:	2301      	movs	r3, #1
 800cdbc:	9301      	str	r3, [sp, #4]
 800cdbe:	883b      	ldrh	r3, [r7, #0]
 800cdc0:	9300      	str	r3, [sp, #0]
 800cdc2:	4623      	mov	r3, r4
 800cdc4:	f000 fc44 	bl	800d650 <ILI9341_Draw_Rectangle>
 800cdc8:	e02c      	b.n	800ce24 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800cdca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	d10e      	bne.n	800cdee <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800cdd0:	7d7b      	ldrb	r3, [r7, #21]
 800cdd2:	b29a      	uxth	r2, r3
 800cdd4:	88bb      	ldrh	r3, [r7, #4]
 800cdd6:	4413      	add	r3, r2
 800cdd8:	b298      	uxth	r0, r3
 800cdda:	7dbb      	ldrb	r3, [r7, #22]
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	887b      	ldrh	r3, [r7, #2]
 800cde0:	4413      	add	r3, r2
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800cde6:	4619      	mov	r1, r3
 800cde8:	f000 fad8 	bl	800d39c <ILI9341_Draw_Pixel>
 800cdec:	e01a      	b.n	800ce24 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800cdee:	7d7b      	ldrb	r3, [r7, #21]
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cdf4:	fb12 f303 	smulbb	r3, r2, r3
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	88bb      	ldrh	r3, [r7, #4]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	b298      	uxth	r0, r3
 800ce00:	7dbb      	ldrb	r3, [r7, #22]
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce06:	fb12 f303 	smulbb	r3, r2, r3
 800ce0a:	b29a      	uxth	r2, r3
 800ce0c:	887b      	ldrh	r3, [r7, #2]
 800ce0e:	4413      	add	r3, r2
 800ce10:	b299      	uxth	r1, r3
 800ce12:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800ce14:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ce16:	2301      	movs	r3, #1
 800ce18:	9301      	str	r3, [sp, #4]
 800ce1a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ce1c:	9300      	str	r3, [sp, #0]
 800ce1e:	4623      	mov	r3, r4
 800ce20:	f000 fc16 	bl	800d650 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800ce24:	7dbb      	ldrb	r3, [r7, #22]
 800ce26:	3301      	adds	r3, #1
 800ce28:	75bb      	strb	r3, [r7, #22]
 800ce2a:	7dbb      	ldrb	r3, [r7, #22]
 800ce2c:	2b07      	cmp	r3, #7
 800ce2e:	d990      	bls.n	800cd52 <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800ce30:	7d7b      	ldrb	r3, [r7, #21]
 800ce32:	3301      	adds	r3, #1
 800ce34:	757b      	strb	r3, [r7, #21]
 800ce36:	7d7b      	ldrb	r3, [r7, #21]
 800ce38:	2b05      	cmp	r3, #5
 800ce3a:	d987      	bls.n	800cd4c <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800ce3c:	bf00      	nop
 800ce3e:	371c      	adds	r7, #28
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd90      	pop	{r4, r7, pc}
 800ce44:	08012994 	.word	0x08012994

0800ce48 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800ce48:	b590      	push	{r4, r7, lr}
 800ce4a:	b087      	sub	sp, #28
 800ce4c:	af02      	add	r7, sp, #8
 800ce4e:	60f8      	str	r0, [r7, #12]
 800ce50:	4608      	mov	r0, r1
 800ce52:	4611      	mov	r1, r2
 800ce54:	461a      	mov	r2, r3
 800ce56:	4603      	mov	r3, r0
 800ce58:	817b      	strh	r3, [r7, #10]
 800ce5a:	460b      	mov	r3, r1
 800ce5c:	813b      	strh	r3, [r7, #8]
 800ce5e:	4613      	mov	r3, r2
 800ce60:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800ce62:	897b      	ldrh	r3, [r7, #10]
 800ce64:	3b01      	subs	r3, #1
 800ce66:	b298      	uxth	r0, r3
 800ce68:	8c3b      	ldrh	r3, [r7, #32]
 800ce6a:	00db      	lsls	r3, r3, #3
 800ce6c:	b29a      	uxth	r2, r3
 800ce6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce70:	8939      	ldrh	r1, [r7, #8]
 800ce72:	f000 f9b9 	bl	800d1e8 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800ce76:	897b      	ldrh	r3, [r7, #10]
 800ce78:	3b02      	subs	r3, #2
 800ce7a:	b298      	uxth	r0, r3
 800ce7c:	8c3b      	ldrh	r3, [r7, #32]
 800ce7e:	00db      	lsls	r3, r3, #3
 800ce80:	b29a      	uxth	r2, r3
 800ce82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce84:	8939      	ldrh	r1, [r7, #8]
 800ce86:	f000 f9af 	bl	800d1e8 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800ce8a:	e016      	b.n	800ceba <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	1c5a      	adds	r2, r3, #1
 800ce90:	60fa      	str	r2, [r7, #12]
 800ce92:	7818      	ldrb	r0, [r3, #0]
 800ce94:	88fc      	ldrh	r4, [r7, #6]
 800ce96:	893a      	ldrh	r2, [r7, #8]
 800ce98:	8979      	ldrh	r1, [r7, #10]
 800ce9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce9c:	9301      	str	r3, [sp, #4]
 800ce9e:	8c3b      	ldrh	r3, [r7, #32]
 800cea0:	9300      	str	r3, [sp, #0]
 800cea2:	4623      	mov	r3, r4
 800cea4:	f7ff ff1c 	bl	800cce0 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800cea8:	8c3b      	ldrh	r3, [r7, #32]
 800ceaa:	461a      	mov	r2, r3
 800ceac:	0052      	lsls	r2, r2, #1
 800ceae:	4413      	add	r3, r2
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	b29a      	uxth	r2, r3
 800ceb4:	897b      	ldrh	r3, [r7, #10]
 800ceb6:	4413      	add	r3, r2
 800ceb8:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d1e4      	bne.n	800ce8c <ILI9341_Draw_Text+0x44>
    }


}
 800cec2:	bf00      	nop
 800cec4:	3714      	adds	r7, #20
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd90      	pop	{r4, r7, pc}

0800ceca <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800ceca:	b580      	push	{r7, lr}
 800cecc:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800cece:	f000 fca3 	bl	800d818 <_LCD_Enable>
	ILI9341_SPI_Init();
 800ced2:	f000 f907 	bl	800d0e4 <ILI9341_SPI_Init>
	_LCD_Reset();
 800ced6:	f000 fcaf 	bl	800d838 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800ceda:	2001      	movs	r0, #1
 800cedc:	f000 fd7a 	bl	800d9d4 <_LCD_SendCommand>
	HAL_Delay(2000);
 800cee0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800cee4:	f7fa fdce 	bl	8007a84 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800cee8:	20cb      	movs	r0, #203	; 0xcb
 800ceea:	f000 fd73 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800ceee:	2039      	movs	r0, #57	; 0x39
 800cef0:	f000 fda2 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800cef4:	202c      	movs	r0, #44	; 0x2c
 800cef6:	f000 fd9f 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cefa:	2000      	movs	r0, #0
 800cefc:	f000 fd9c 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x34);
 800cf00:	2034      	movs	r0, #52	; 0x34
 800cf02:	f000 fd99 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x02);
 800cf06:	2002      	movs	r0, #2
 800cf08:	f000 fd96 	bl	800da38 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800cf0c:	20cf      	movs	r0, #207	; 0xcf
 800cf0e:	f000 fd61 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cf12:	2000      	movs	r0, #0
 800cf14:	f000 fd90 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800cf18:	20c1      	movs	r0, #193	; 0xc1
 800cf1a:	f000 fd8d 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x30);
 800cf1e:	2030      	movs	r0, #48	; 0x30
 800cf20:	f000 fd8a 	bl	800da38 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800cf24:	20e8      	movs	r0, #232	; 0xe8
 800cf26:	f000 fd55 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800cf2a:	2085      	movs	r0, #133	; 0x85
 800cf2c:	f000 fd84 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cf30:	2000      	movs	r0, #0
 800cf32:	f000 fd81 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x78);
 800cf36:	2078      	movs	r0, #120	; 0x78
 800cf38:	f000 fd7e 	bl	800da38 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800cf3c:	20ea      	movs	r0, #234	; 0xea
 800cf3e:	f000 fd49 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cf42:	2000      	movs	r0, #0
 800cf44:	f000 fd78 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x00);
 800cf48:	2000      	movs	r0, #0
 800cf4a:	f000 fd75 	bl	800da38 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800cf4e:	20ed      	movs	r0, #237	; 0xed
 800cf50:	f000 fd40 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800cf54:	2064      	movs	r0, #100	; 0x64
 800cf56:	f000 fd6f 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x03);
 800cf5a:	2003      	movs	r0, #3
 800cf5c:	f000 fd6c 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x12);
 800cf60:	2012      	movs	r0, #18
 800cf62:	f000 fd69 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x81);
 800cf66:	2081      	movs	r0, #129	; 0x81
 800cf68:	f000 fd66 	bl	800da38 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800cf6c:	20f7      	movs	r0, #247	; 0xf7
 800cf6e:	f000 fd31 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800cf72:	2020      	movs	r0, #32
 800cf74:	f000 fd60 	bl	800da38 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800cf78:	20c0      	movs	r0, #192	; 0xc0
 800cf7a:	f000 fd2b 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800cf7e:	2023      	movs	r0, #35	; 0x23
 800cf80:	f000 fd5a 	bl	800da38 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800cf84:	20c1      	movs	r0, #193	; 0xc1
 800cf86:	f000 fd25 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800cf8a:	2010      	movs	r0, #16
 800cf8c:	f000 fd54 	bl	800da38 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800cf90:	20c5      	movs	r0, #197	; 0xc5
 800cf92:	f000 fd1f 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800cf96:	203e      	movs	r0, #62	; 0x3e
 800cf98:	f000 fd4e 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x28);
 800cf9c:	2028      	movs	r0, #40	; 0x28
 800cf9e:	f000 fd4b 	bl	800da38 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800cfa2:	20c7      	movs	r0, #199	; 0xc7
 800cfa4:	f000 fd16 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800cfa8:	2086      	movs	r0, #134	; 0x86
 800cfaa:	f000 fd45 	bl	800da38 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800cfae:	2036      	movs	r0, #54	; 0x36
 800cfb0:	f000 fd10 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800cfb4:	2048      	movs	r0, #72	; 0x48
 800cfb6:	f000 fd3f 	bl	800da38 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800cfba:	203a      	movs	r0, #58	; 0x3a
 800cfbc:	f000 fd0a 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800cfc0:	2055      	movs	r0, #85	; 0x55
 800cfc2:	f000 fd39 	bl	800da38 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800cfc6:	20b1      	movs	r0, #177	; 0xb1
 800cfc8:	f000 fd04 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cfcc:	2000      	movs	r0, #0
 800cfce:	f000 fd33 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x18);
 800cfd2:	2018      	movs	r0, #24
 800cfd4:	f000 fd30 	bl	800da38 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800cfd8:	20b6      	movs	r0, #182	; 0xb6
 800cfda:	f000 fcfb 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800cfde:	2008      	movs	r0, #8
 800cfe0:	f000 fd2a 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x82);
 800cfe4:	2082      	movs	r0, #130	; 0x82
 800cfe6:	f000 fd27 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x27);
 800cfea:	2027      	movs	r0, #39	; 0x27
 800cfec:	f000 fd24 	bl	800da38 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800cff0:	20f2      	movs	r0, #242	; 0xf2
 800cff2:	f000 fcef 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800cff6:	2000      	movs	r0, #0
 800cff8:	f000 fd1e 	bl	800da38 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800cffc:	2026      	movs	r0, #38	; 0x26
 800cffe:	f000 fce9 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800d002:	2001      	movs	r0, #1
 800d004:	f000 fd18 	bl	800da38 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800d008:	20e0      	movs	r0, #224	; 0xe0
 800d00a:	f000 fce3 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800d00e:	200f      	movs	r0, #15
 800d010:	f000 fd12 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d014:	2031      	movs	r0, #49	; 0x31
 800d016:	f000 fd0f 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800d01a:	202b      	movs	r0, #43	; 0x2b
 800d01c:	f000 fd0c 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d020:	200c      	movs	r0, #12
 800d022:	f000 fd09 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d026:	200e      	movs	r0, #14
 800d028:	f000 fd06 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d02c:	2008      	movs	r0, #8
 800d02e:	f000 fd03 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800d032:	204e      	movs	r0, #78	; 0x4e
 800d034:	f000 fd00 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800d038:	20f1      	movs	r0, #241	; 0xf1
 800d03a:	f000 fcfd 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x37);
 800d03e:	2037      	movs	r0, #55	; 0x37
 800d040:	f000 fcfa 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d044:	2007      	movs	r0, #7
 800d046:	f000 fcf7 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x10);
 800d04a:	2010      	movs	r0, #16
 800d04c:	f000 fcf4 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d050:	2003      	movs	r0, #3
 800d052:	f000 fcf1 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d056:	200e      	movs	r0, #14
 800d058:	f000 fcee 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x09);
 800d05c:	2009      	movs	r0, #9
 800d05e:	f000 fceb 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x00);
 800d062:	2000      	movs	r0, #0
 800d064:	f000 fce8 	bl	800da38 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800d068:	20e1      	movs	r0, #225	; 0xe1
 800d06a:	f000 fcb3 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800d06e:	2000      	movs	r0, #0
 800d070:	f000 fce2 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800d074:	200e      	movs	r0, #14
 800d076:	f000 fcdf 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x14);
 800d07a:	2014      	movs	r0, #20
 800d07c:	f000 fcdc 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x03);
 800d080:	2003      	movs	r0, #3
 800d082:	f000 fcd9 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x11);
 800d086:	2011      	movs	r0, #17
 800d088:	f000 fcd6 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x07);
 800d08c:	2007      	movs	r0, #7
 800d08e:	f000 fcd3 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d092:	2031      	movs	r0, #49	; 0x31
 800d094:	f000 fcd0 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800d098:	20c1      	movs	r0, #193	; 0xc1
 800d09a:	f000 fccd 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x48);
 800d09e:	2048      	movs	r0, #72	; 0x48
 800d0a0:	f000 fcca 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x08);
 800d0a4:	2008      	movs	r0, #8
 800d0a6:	f000 fcc7 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d0aa:	200f      	movs	r0, #15
 800d0ac:	f000 fcc4 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800d0b0:	200c      	movs	r0, #12
 800d0b2:	f000 fcc1 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x31);
 800d0b6:	2031      	movs	r0, #49	; 0x31
 800d0b8:	f000 fcbe 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x36);
 800d0bc:	2036      	movs	r0, #54	; 0x36
 800d0be:	f000 fcbb 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800d0c2:	200f      	movs	r0, #15
 800d0c4:	f000 fcb8 	bl	800da38 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800d0c8:	2011      	movs	r0, #17
 800d0ca:	f000 fc83 	bl	800d9d4 <_LCD_SendCommand>
	HAL_Delay(240);
 800d0ce:	20f0      	movs	r0, #240	; 0xf0
 800d0d0:	f7fa fcd8 	bl	8007a84 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800d0d4:	2029      	movs	r0, #41	; 0x29
 800d0d6:	f000 fc7d 	bl	800d9d4 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800d0da:	2000      	movs	r0, #0
 800d0dc:	f000 fb4e 	bl	800d77c <ILI9341_Set_Rotation>
}
 800d0e0:	bf00      	nop
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d0e8:	4b0b      	ldr	r3, [pc, #44]	; (800d118 <ILI9341_SPI_Init+0x34>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0f0:	2b40      	cmp	r3, #64	; 0x40
 800d0f2:	d005      	beq.n	800d100 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800d0f4:	4b08      	ldr	r3, [pc, #32]	; (800d118 <ILI9341_SPI_Init+0x34>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4a07      	ldr	r2, [pc, #28]	; (800d118 <ILI9341_SPI_Init+0x34>)
 800d0fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0fe:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d100:	4b06      	ldr	r3, [pc, #24]	; (800d11c <ILI9341_SPI_Init+0x38>)
 800d102:	695b      	ldr	r3, [r3, #20]
 800d104:	4a05      	ldr	r2, [pc, #20]	; (800d11c <ILI9341_SPI_Init+0x38>)
 800d106:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d10a:	6153      	str	r3, [r2, #20]
}
 800d10c:	bf00      	nop
 800d10e:	46bd      	mov	sp, r7
 800d110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d114:	4770      	bx	lr
 800d116:	bf00      	nop
 800d118:	40003c00 	.word	0x40003c00
 800d11c:	48000400 	.word	0x48000400

0800d120 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800d120:	b590      	push	{r4, r7, lr}
 800d122:	b087      	sub	sp, #28
 800d124:	af02      	add	r7, sp, #8
 800d126:	4604      	mov	r4, r0
 800d128:	4608      	mov	r0, r1
 800d12a:	4611      	mov	r1, r2
 800d12c:	461a      	mov	r2, r3
 800d12e:	4623      	mov	r3, r4
 800d130:	80fb      	strh	r3, [r7, #6]
 800d132:	4603      	mov	r3, r0
 800d134:	80bb      	strh	r3, [r7, #4]
 800d136:	460b      	mov	r3, r1
 800d138:	807b      	strh	r3, [r7, #2]
 800d13a:	4613      	mov	r3, r2
 800d13c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d13e:	4b28      	ldr	r3, [pc, #160]	; (800d1e0 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800d140:	881b      	ldrh	r3, [r3, #0]
 800d142:	b29b      	uxth	r3, r3
 800d144:	88fa      	ldrh	r2, [r7, #6]
 800d146:	429a      	cmp	r2, r3
 800d148:	d246      	bcs.n	800d1d8 <ILI9341_Draw_Horizontal_Line+0xb8>
 800d14a:	4b26      	ldr	r3, [pc, #152]	; (800d1e4 <ILI9341_Draw_Horizontal_Line+0xc4>)
 800d14c:	881b      	ldrh	r3, [r3, #0]
 800d14e:	b29b      	uxth	r3, r3
 800d150:	88ba      	ldrh	r2, [r7, #4]
 800d152:	429a      	cmp	r2, r3
 800d154:	d240      	bcs.n	800d1d8 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800d156:	88fa      	ldrh	r2, [r7, #6]
 800d158:	887b      	ldrh	r3, [r7, #2]
 800d15a:	4413      	add	r3, r2
 800d15c:	3b01      	subs	r3, #1
 800d15e:	4a20      	ldr	r2, [pc, #128]	; (800d1e0 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800d160:	8812      	ldrh	r2, [r2, #0]
 800d162:	b292      	uxth	r2, r2
 800d164:	4293      	cmp	r3, r2
 800d166:	db05      	blt.n	800d174 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800d168:	4b1d      	ldr	r3, [pc, #116]	; (800d1e0 <ILI9341_Draw_Horizontal_Line+0xc0>)
 800d16a:	881b      	ldrh	r3, [r3, #0]
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	88fb      	ldrh	r3, [r7, #6]
 800d170:	1ad3      	subs	r3, r2, r3
 800d172:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800d174:	88fa      	ldrh	r2, [r7, #6]
 800d176:	887b      	ldrh	r3, [r7, #2]
 800d178:	4413      	add	r3, r2
 800d17a:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d17c:	3b01      	subs	r3, #1
 800d17e:	b29a      	uxth	r2, r3
 800d180:	88bb      	ldrh	r3, [r7, #4]
 800d182:	88b9      	ldrh	r1, [r7, #4]
 800d184:	88f8      	ldrh	r0, [r7, #6]
 800d186:	f000 f893 	bl	800d2b0 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800d18a:	2300      	movs	r3, #0
 800d18c:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800d18e:	887b      	ldrh	r3, [r7, #2]
 800d190:	f003 0301 	and.w	r3, r3, #1
 800d194:	2b00      	cmp	r3, #0
 800d196:	d009      	beq.n	800d1ac <ILI9341_Draw_Horizontal_Line+0x8c>
 800d198:	887b      	ldrh	r3, [r7, #2]
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d906      	bls.n	800d1ac <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800d19e:	2301      	movs	r3, #1
 800d1a0:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800d1a2:	887b      	ldrh	r3, [r7, #2]
 800d1a4:	085b      	lsrs	r3, r3, #1
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	005b      	lsls	r3, r3, #1
 800d1aa:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800d1ac:	887c      	ldrh	r4, [r7, #2]
 800d1ae:	883a      	ldrh	r2, [r7, #0]
 800d1b0:	88b9      	ldrh	r1, [r7, #4]
 800d1b2:	88f8      	ldrh	r0, [r7, #6]
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	9300      	str	r3, [sp, #0]
 800d1b8:	4623      	mov	r3, r4
 800d1ba:	f000 fb5b 	bl	800d874 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800d1be:	7bfb      	ldrb	r3, [r7, #15]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d00a      	beq.n	800d1da <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800d1c4:	88fa      	ldrh	r2, [r7, #6]
 800d1c6:	887b      	ldrh	r3, [r7, #2]
 800d1c8:	4413      	add	r3, r2
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	883a      	ldrh	r2, [r7, #0]
 800d1ce:	88b9      	ldrh	r1, [r7, #4]
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f000 f8e3 	bl	800d39c <ILI9341_Draw_Pixel>
 800d1d6:	e000      	b.n	800d1da <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d1d8:	bf00      	nop
							(ypos),
							colour);
	}


}
 800d1da:	3714      	adds	r7, #20
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd90      	pop	{r4, r7, pc}
 800d1e0:	20000cb6 	.word	0x20000cb6
 800d1e4:	20000cb4 	.word	0x20000cb4

0800d1e8 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800d1e8:	b590      	push	{r4, r7, lr}
 800d1ea:	b087      	sub	sp, #28
 800d1ec:	af02      	add	r7, sp, #8
 800d1ee:	4604      	mov	r4, r0
 800d1f0:	4608      	mov	r0, r1
 800d1f2:	4611      	mov	r1, r2
 800d1f4:	461a      	mov	r2, r3
 800d1f6:	4623      	mov	r3, r4
 800d1f8:	80fb      	strh	r3, [r7, #6]
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	80bb      	strh	r3, [r7, #4]
 800d1fe:	460b      	mov	r3, r1
 800d200:	807b      	strh	r3, [r7, #2]
 800d202:	4613      	mov	r3, r2
 800d204:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d206:	4b28      	ldr	r3, [pc, #160]	; (800d2a8 <ILI9341_Draw_Vertical_Line+0xc0>)
 800d208:	881b      	ldrh	r3, [r3, #0]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	88fa      	ldrh	r2, [r7, #6]
 800d20e:	429a      	cmp	r2, r3
 800d210:	d246      	bcs.n	800d2a0 <ILI9341_Draw_Vertical_Line+0xb8>
 800d212:	4b26      	ldr	r3, [pc, #152]	; (800d2ac <ILI9341_Draw_Vertical_Line+0xc4>)
 800d214:	881b      	ldrh	r3, [r3, #0]
 800d216:	b29b      	uxth	r3, r3
 800d218:	88ba      	ldrh	r2, [r7, #4]
 800d21a:	429a      	cmp	r2, r3
 800d21c:	d240      	bcs.n	800d2a0 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800d21e:	88ba      	ldrh	r2, [r7, #4]
 800d220:	887b      	ldrh	r3, [r7, #2]
 800d222:	4413      	add	r3, r2
 800d224:	3b01      	subs	r3, #1
 800d226:	4a21      	ldr	r2, [pc, #132]	; (800d2ac <ILI9341_Draw_Vertical_Line+0xc4>)
 800d228:	8812      	ldrh	r2, [r2, #0]
 800d22a:	b292      	uxth	r2, r2
 800d22c:	4293      	cmp	r3, r2
 800d22e:	db05      	blt.n	800d23c <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800d230:	4b1e      	ldr	r3, [pc, #120]	; (800d2ac <ILI9341_Draw_Vertical_Line+0xc4>)
 800d232:	881b      	ldrh	r3, [r3, #0]
 800d234:	b29a      	uxth	r2, r3
 800d236:	88bb      	ldrh	r3, [r7, #4]
 800d238:	1ad3      	subs	r3, r2, r3
 800d23a:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800d23c:	88ba      	ldrh	r2, [r7, #4]
 800d23e:	887b      	ldrh	r3, [r7, #2]
 800d240:	4413      	add	r3, r2
 800d242:	b29b      	uxth	r3, r3
 800d244:	3b01      	subs	r3, #1
 800d246:	b29b      	uxth	r3, r3
 800d248:	88fa      	ldrh	r2, [r7, #6]
 800d24a:	88b9      	ldrh	r1, [r7, #4]
 800d24c:	88f8      	ldrh	r0, [r7, #6]
 800d24e:	f000 f82f 	bl	800d2b0 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800d252:	2300      	movs	r3, #0
 800d254:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800d256:	887b      	ldrh	r3, [r7, #2]
 800d258:	f003 0301 	and.w	r3, r3, #1
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d009      	beq.n	800d274 <ILI9341_Draw_Vertical_Line+0x8c>
 800d260:	887b      	ldrh	r3, [r7, #2]
 800d262:	2b01      	cmp	r3, #1
 800d264:	d906      	bls.n	800d274 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800d266:	2301      	movs	r3, #1
 800d268:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800d26a:	887b      	ldrh	r3, [r7, #2]
 800d26c:	085b      	lsrs	r3, r3, #1
 800d26e:	b29b      	uxth	r3, r3
 800d270:	005b      	lsls	r3, r3, #1
 800d272:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800d274:	7bfb      	ldrb	r3, [r7, #15]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d008      	beq.n	800d28c <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800d27a:	88ba      	ldrh	r2, [r7, #4]
 800d27c:	887b      	ldrh	r3, [r7, #2]
 800d27e:	4413      	add	r3, r2
 800d280:	b299      	uxth	r1, r3
 800d282:	883a      	ldrh	r2, [r7, #0]
 800d284:	88fb      	ldrh	r3, [r7, #6]
 800d286:	4618      	mov	r0, r3
 800d288:	f000 f888 	bl	800d39c <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800d28c:	887c      	ldrh	r4, [r7, #2]
 800d28e:	883a      	ldrh	r2, [r7, #0]
 800d290:	88b9      	ldrh	r1, [r7, #4]
 800d292:	88f8      	ldrh	r0, [r7, #6]
 800d294:	2303      	movs	r3, #3
 800d296:	9300      	str	r3, [sp, #0]
 800d298:	4623      	mov	r3, r4
 800d29a:	f000 faeb 	bl	800d874 <_LCD_Write_Frame>
 800d29e:	e000      	b.n	800d2a2 <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800d2a0:	bf00      	nop
}
 800d2a2:	3714      	adds	r7, #20
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	bd90      	pop	{r4, r7, pc}
 800d2a8:	20000cb6 	.word	0x20000cb6
 800d2ac:	20000cb4 	.word	0x20000cb4

0800d2b0 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800d2b0:	b590      	push	{r4, r7, lr}
 800d2b2:	b083      	sub	sp, #12
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	4604      	mov	r4, r0
 800d2b8:	4608      	mov	r0, r1
 800d2ba:	4611      	mov	r1, r2
 800d2bc:	461a      	mov	r2, r3
 800d2be:	4623      	mov	r3, r4
 800d2c0:	80fb      	strh	r3, [r7, #6]
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	80bb      	strh	r3, [r7, #4]
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	807b      	strh	r3, [r7, #2]
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800d2ce:	202a      	movs	r0, #42	; 0x2a
 800d2d0:	f000 fb80 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800d2d4:	88fb      	ldrh	r3, [r7, #6]
 800d2d6:	0a1b      	lsrs	r3, r3, #8
 800d2d8:	b29b      	uxth	r3, r3
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f000 fbab 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(sc);
 800d2e2:	88fb      	ldrh	r3, [r7, #6]
 800d2e4:	b2db      	uxtb	r3, r3
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f000 fba6 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800d2ec:	887b      	ldrh	r3, [r7, #2]
 800d2ee:	0a1b      	lsrs	r3, r3, #8
 800d2f0:	b29b      	uxth	r3, r3
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f000 fb9f 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(ec);
 800d2fa:	887b      	ldrh	r3, [r7, #2]
 800d2fc:	b2db      	uxtb	r3, r3
 800d2fe:	4618      	mov	r0, r3
 800d300:	f000 fb9a 	bl	800da38 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800d304:	202b      	movs	r0, #43	; 0x2b
 800d306:	f000 fb65 	bl	800d9d4 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800d30a:	88bb      	ldrh	r3, [r7, #4]
 800d30c:	0a1b      	lsrs	r3, r3, #8
 800d30e:	b29b      	uxth	r3, r3
 800d310:	b2db      	uxtb	r3, r3
 800d312:	4618      	mov	r0, r3
 800d314:	f000 fb90 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(sp);
 800d318:	88bb      	ldrh	r3, [r7, #4]
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	4618      	mov	r0, r3
 800d31e:	f000 fb8b 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800d322:	883b      	ldrh	r3, [r7, #0]
 800d324:	0a1b      	lsrs	r3, r3, #8
 800d326:	b29b      	uxth	r3, r3
 800d328:	b2db      	uxtb	r3, r3
 800d32a:	4618      	mov	r0, r3
 800d32c:	f000 fb84 	bl	800da38 <_LCD_SendData>
	_LCD_SendData(ep);
 800d330:	883b      	ldrh	r3, [r7, #0]
 800d332:	b2db      	uxtb	r3, r3
 800d334:	4618      	mov	r0, r3
 800d336:	f000 fb7f 	bl	800da38 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800d33a:	202c      	movs	r0, #44	; 0x2c
 800d33c:	f000 fb4a 	bl	800d9d4 <_LCD_SendCommand>
}
 800d340:	bf00      	nop
 800d342:	370c      	adds	r7, #12
 800d344:	46bd      	mov	sp, r7
 800d346:	bd90      	pop	{r4, r7, pc}

0800d348 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af02      	add	r7, sp, #8
 800d34e:	4603      	mov	r3, r0
 800d350:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800d352:	4b10      	ldr	r3, [pc, #64]	; (800d394 <ILI9341_Fill_Screen+0x4c>)
 800d354:	881b      	ldrh	r3, [r3, #0]
 800d356:	b29a      	uxth	r2, r3
 800d358:	4b0f      	ldr	r3, [pc, #60]	; (800d398 <ILI9341_Fill_Screen+0x50>)
 800d35a:	881b      	ldrh	r3, [r3, #0]
 800d35c:	b29b      	uxth	r3, r3
 800d35e:	2100      	movs	r1, #0
 800d360:	2000      	movs	r0, #0
 800d362:	f7ff ffa5 	bl	800d2b0 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800d366:	4b0b      	ldr	r3, [pc, #44]	; (800d394 <ILI9341_Fill_Screen+0x4c>)
 800d368:	881b      	ldrh	r3, [r3, #0]
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	461a      	mov	r2, r3
 800d36e:	4b0a      	ldr	r3, [pc, #40]	; (800d398 <ILI9341_Fill_Screen+0x50>)
 800d370:	881b      	ldrh	r3, [r3, #0]
 800d372:	b29b      	uxth	r3, r3
 800d374:	fb03 f302 	mul.w	r3, r3, r2
 800d378:	4619      	mov	r1, r3
 800d37a:	88fa      	ldrh	r2, [r7, #6]
 800d37c:	2304      	movs	r3, #4
 800d37e:	9300      	str	r3, [sp, #0]
 800d380:	460b      	mov	r3, r1
 800d382:	2100      	movs	r1, #0
 800d384:	2000      	movs	r0, #0
 800d386:	f000 fa75 	bl	800d874 <_LCD_Write_Frame>
}
 800d38a:	bf00      	nop
 800d38c:	3708      	adds	r7, #8
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
 800d392:	bf00      	nop
 800d394:	20000cb6 	.word	0x20000cb6
 800d398:	20000cb4 	.word	0x20000cb4

0800d39c <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b08e      	sub	sp, #56	; 0x38
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	80fb      	strh	r3, [r7, #6]
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	80bb      	strh	r3, [r7, #4]
 800d3aa:	4613      	mov	r3, r2
 800d3ac:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800d3ae:	4b98      	ldr	r3, [pc, #608]	; (800d610 <ILI9341_Draw_Pixel+0x274>)
 800d3b0:	881b      	ldrh	r3, [r3, #0]
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	88fa      	ldrh	r2, [r7, #6]
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	f080 8143 	bcs.w	800d642 <ILI9341_Draw_Pixel+0x2a6>
 800d3bc:	4b95      	ldr	r3, [pc, #596]	; (800d614 <ILI9341_Draw_Pixel+0x278>)
 800d3be:	881b      	ldrh	r3, [r3, #0]
 800d3c0:	b29b      	uxth	r3, r3
 800d3c2:	88ba      	ldrh	r2, [r7, #4]
 800d3c4:	429a      	cmp	r2, r3
 800d3c6:	f080 813c 	bcs.w	800d642 <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d3ca:	4b93      	ldr	r3, [pc, #588]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3cc:	695b      	ldr	r3, [r3, #20]
 800d3ce:	4a92      	ldr	r2, [pc, #584]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3d4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d3d6:	4b90      	ldr	r3, [pc, #576]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3d8:	695b      	ldr	r3, [r3, #20]
 800d3da:	4a8f      	ldr	r2, [pc, #572]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3e0:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800d3e2:	220a      	movs	r2, #10
 800d3e4:	2100      	movs	r1, #0
 800d3e6:	202a      	movs	r0, #42	; 0x2a
 800d3e8:	f000 fb58 	bl	800da9c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	637b      	str	r3, [r7, #52]	; 0x34
 800d3f0:	e008      	b.n	800d404 <ILI9341_Draw_Pixel+0x68>
 800d3f2:	4b89      	ldr	r3, [pc, #548]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3f4:	695b      	ldr	r3, [r3, #20]
 800d3f6:	4a88      	ldr	r2, [pc, #544]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d3f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3fc:	6153      	str	r3, [r2, #20]
 800d3fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d400:	3301      	adds	r3, #1
 800d402:	637b      	str	r3, [r7, #52]	; 0x34
 800d404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d406:	2b02      	cmp	r3, #2
 800d408:	ddf3      	ble.n	800d3f2 <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d40a:	4b83      	ldr	r3, [pc, #524]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d40c:	695b      	ldr	r3, [r3, #20]
 800d40e:	4a82      	ldr	r2, [pc, #520]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d410:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d414:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d416:	4b80      	ldr	r3, [pc, #512]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d418:	695b      	ldr	r3, [r3, #20]
 800d41a:	4a7f      	ldr	r2, [pc, #508]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d41c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d420:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d422:	4b7d      	ldr	r3, [pc, #500]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d424:	695b      	ldr	r3, [r3, #20]
 800d426:	4a7c      	ldr	r2, [pc, #496]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d428:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d42c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800d42e:	88fb      	ldrh	r3, [r7, #6]
 800d430:	0a1b      	lsrs	r3, r3, #8
 800d432:	b29b      	uxth	r3, r3
 800d434:	b2db      	uxtb	r3, r3
 800d436:	753b      	strb	r3, [r7, #20]
 800d438:	88fb      	ldrh	r3, [r7, #6]
 800d43a:	b2db      	uxtb	r3, r3
 800d43c:	757b      	strb	r3, [r7, #21]
 800d43e:	88fb      	ldrh	r3, [r7, #6]
 800d440:	3301      	adds	r3, #1
 800d442:	121b      	asrs	r3, r3, #8
 800d444:	b2db      	uxtb	r3, r3
 800d446:	75bb      	strb	r3, [r7, #22]
 800d448:	88fb      	ldrh	r3, [r7, #6]
 800d44a:	b2db      	uxtb	r3, r3
 800d44c:	3301      	adds	r3, #1
 800d44e:	b2db      	uxtb	r3, r3
 800d450:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800d452:	f107 0014 	add.w	r0, r7, #20
 800d456:	230a      	movs	r3, #10
 800d458:	2200      	movs	r2, #0
 800d45a:	2104      	movs	r1, #4
 800d45c:	f000 fb50 	bl	800db00 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d460:	2300      	movs	r3, #0
 800d462:	633b      	str	r3, [r7, #48]	; 0x30
 800d464:	e008      	b.n	800d478 <ILI9341_Draw_Pixel+0xdc>
 800d466:	4b6c      	ldr	r3, [pc, #432]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d468:	695b      	ldr	r3, [r3, #20]
 800d46a:	4a6b      	ldr	r2, [pc, #428]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d46c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d470:	6153      	str	r3, [r2, #20]
 800d472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d474:	3301      	adds	r3, #1
 800d476:	633b      	str	r3, [r7, #48]	; 0x30
 800d478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	ddf3      	ble.n	800d466 <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d47e:	4b66      	ldr	r3, [pc, #408]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d480:	695b      	ldr	r3, [r3, #20]
 800d482:	4a65      	ldr	r2, [pc, #404]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d488:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d48a:	4b63      	ldr	r3, [pc, #396]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d48c:	695b      	ldr	r3, [r3, #20]
 800d48e:	4a62      	ldr	r2, [pc, #392]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d494:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d496:	4b60      	ldr	r3, [pc, #384]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d498:	695b      	ldr	r3, [r3, #20]
 800d49a:	4a5f      	ldr	r2, [pc, #380]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d49c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4a0:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800d4a2:	220a      	movs	r2, #10
 800d4a4:	2100      	movs	r1, #0
 800d4a6:	202b      	movs	r0, #43	; 0x2b
 800d4a8:	f000 faf8 	bl	800da9c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d4b0:	e008      	b.n	800d4c4 <ILI9341_Draw_Pixel+0x128>
 800d4b2:	4b59      	ldr	r3, [pc, #356]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4b4:	695b      	ldr	r3, [r3, #20]
 800d4b6:	4a58      	ldr	r2, [pc, #352]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4bc:	6153      	str	r3, [r2, #20]
 800d4be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4c0:	3301      	adds	r3, #1
 800d4c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d4c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4c6:	2b02      	cmp	r3, #2
 800d4c8:	ddf3      	ble.n	800d4b2 <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d4ca:	4b53      	ldr	r3, [pc, #332]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4cc:	695b      	ldr	r3, [r3, #20]
 800d4ce:	4a52      	ldr	r2, [pc, #328]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4d4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d4d6:	4b50      	ldr	r3, [pc, #320]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4d8:	695b      	ldr	r3, [r3, #20]
 800d4da:	4a4f      	ldr	r2, [pc, #316]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4e0:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d4e2:	4b4d      	ldr	r3, [pc, #308]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4e4:	695b      	ldr	r3, [r3, #20]
 800d4e6:	4a4c      	ldr	r2, [pc, #304]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d4e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4ec:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800d4ee:	88bb      	ldrh	r3, [r7, #4]
 800d4f0:	0a1b      	lsrs	r3, r3, #8
 800d4f2:	b29b      	uxth	r3, r3
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	743b      	strb	r3, [r7, #16]
 800d4f8:	88bb      	ldrh	r3, [r7, #4]
 800d4fa:	b2db      	uxtb	r3, r3
 800d4fc:	747b      	strb	r3, [r7, #17]
 800d4fe:	88bb      	ldrh	r3, [r7, #4]
 800d500:	3301      	adds	r3, #1
 800d502:	121b      	asrs	r3, r3, #8
 800d504:	b2db      	uxtb	r3, r3
 800d506:	74bb      	strb	r3, [r7, #18]
 800d508:	88bb      	ldrh	r3, [r7, #4]
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	3301      	adds	r3, #1
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800d512:	f107 0010 	add.w	r0, r7, #16
 800d516:	230a      	movs	r3, #10
 800d518:	2200      	movs	r2, #0
 800d51a:	2104      	movs	r1, #4
 800d51c:	f000 faf0 	bl	800db00 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d520:	2300      	movs	r3, #0
 800d522:	62bb      	str	r3, [r7, #40]	; 0x28
 800d524:	e008      	b.n	800d538 <ILI9341_Draw_Pixel+0x19c>
 800d526:	4b3c      	ldr	r3, [pc, #240]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d528:	695b      	ldr	r3, [r3, #20]
 800d52a:	4a3b      	ldr	r2, [pc, #236]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d52c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d530:	6153      	str	r3, [r2, #20]
 800d532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d534:	3301      	adds	r3, #1
 800d536:	62bb      	str	r3, [r7, #40]	; 0x28
 800d538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d53a:	2b02      	cmp	r3, #2
 800d53c:	ddf3      	ble.n	800d526 <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d53e:	4b36      	ldr	r3, [pc, #216]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d540:	695b      	ldr	r3, [r3, #20]
 800d542:	4a35      	ldr	r2, [pc, #212]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d548:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d54a:	4b33      	ldr	r3, [pc, #204]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d54c:	695b      	ldr	r3, [r3, #20]
 800d54e:	4a32      	ldr	r2, [pc, #200]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d554:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d556:	4b30      	ldr	r3, [pc, #192]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d558:	695b      	ldr	r3, [r3, #20]
 800d55a:	4a2f      	ldr	r2, [pc, #188]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d55c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d560:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800d562:	220a      	movs	r2, #10
 800d564:	2100      	movs	r1, #0
 800d566:	202c      	movs	r0, #44	; 0x2c
 800d568:	f000 fa98 	bl	800da9c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d56c:	2300      	movs	r3, #0
 800d56e:	627b      	str	r3, [r7, #36]	; 0x24
 800d570:	e008      	b.n	800d584 <ILI9341_Draw_Pixel+0x1e8>
 800d572:	4b29      	ldr	r3, [pc, #164]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d574:	695b      	ldr	r3, [r3, #20]
 800d576:	4a28      	ldr	r2, [pc, #160]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d57c:	6153      	str	r3, [r2, #20]
 800d57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d580:	3301      	adds	r3, #1
 800d582:	627b      	str	r3, [r7, #36]	; 0x24
 800d584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d586:	2b02      	cmp	r3, #2
 800d588:	ddf3      	ble.n	800d572 <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d58a:	4b23      	ldr	r3, [pc, #140]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d58c:	695b      	ldr	r3, [r3, #20]
 800d58e:	4a22      	ldr	r2, [pc, #136]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d594:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d596:	4b20      	ldr	r3, [pc, #128]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d598:	695b      	ldr	r3, [r3, #20]
 800d59a:	4a1f      	ldr	r2, [pc, #124]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5a0:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d5a2:	4b1d      	ldr	r3, [pc, #116]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5a4:	695b      	ldr	r3, [r3, #20]
 800d5a6:	4a1c      	ldr	r2, [pc, #112]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5ac:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800d5ae:	887b      	ldrh	r3, [r7, #2]
 800d5b0:	0a1b      	lsrs	r3, r3, #8
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	733b      	strb	r3, [r7, #12]
 800d5b8:	887b      	ldrh	r3, [r7, #2]
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800d5be:	f107 000c 	add.w	r0, r7, #12
 800d5c2:	2301      	movs	r3, #1
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	2102      	movs	r1, #2
 800d5c8:	f000 fa9a 	bl	800db00 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	623b      	str	r3, [r7, #32]
 800d5d0:	e008      	b.n	800d5e4 <ILI9341_Draw_Pixel+0x248>
 800d5d2:	4b11      	ldr	r3, [pc, #68]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5d4:	695b      	ldr	r3, [r3, #20]
 800d5d6:	4a10      	ldr	r2, [pc, #64]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5dc:	6153      	str	r3, [r2, #20]
 800d5de:	6a3b      	ldr	r3, [r7, #32]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	623b      	str	r3, [r7, #32]
 800d5e4:	6a3b      	ldr	r3, [r7, #32]
 800d5e6:	2b02      	cmp	r3, #2
 800d5e8:	ddf3      	ble.n	800d5d2 <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	61fb      	str	r3, [r7, #28]
 800d5ee:	e008      	b.n	800d602 <ILI9341_Draw_Pixel+0x266>
 800d5f0:	4b09      	ldr	r3, [pc, #36]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5f2:	695b      	ldr	r3, [r3, #20]
 800d5f4:	4a08      	ldr	r2, [pc, #32]	; (800d618 <ILI9341_Draw_Pixel+0x27c>)
 800d5f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5fa:	6153      	str	r3, [r2, #20]
 800d5fc:	69fb      	ldr	r3, [r7, #28]
 800d5fe:	3301      	adds	r3, #1
 800d600:	61fb      	str	r3, [r7, #28]
 800d602:	69fb      	ldr	r3, [r7, #28]
 800d604:	2b02      	cmp	r3, #2
 800d606:	ddf3      	ble.n	800d5f0 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d608:	2300      	movs	r3, #0
 800d60a:	61bb      	str	r3, [r7, #24]
 800d60c:	e00f      	b.n	800d62e <ILI9341_Draw_Pixel+0x292>
 800d60e:	bf00      	nop
 800d610:	20000cb6 	.word	0x20000cb6
 800d614:	20000cb4 	.word	0x20000cb4
 800d618:	48000400 	.word	0x48000400
 800d61c:	4b0b      	ldr	r3, [pc, #44]	; (800d64c <ILI9341_Draw_Pixel+0x2b0>)
 800d61e:	695b      	ldr	r3, [r3, #20]
 800d620:	4a0a      	ldr	r2, [pc, #40]	; (800d64c <ILI9341_Draw_Pixel+0x2b0>)
 800d622:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d626:	6153      	str	r3, [r2, #20]
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	3301      	adds	r3, #1
 800d62c:	61bb      	str	r3, [r7, #24]
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	2b02      	cmp	r3, #2
 800d632:	ddf3      	ble.n	800d61c <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d634:	4b05      	ldr	r3, [pc, #20]	; (800d64c <ILI9341_Draw_Pixel+0x2b0>)
 800d636:	695b      	ldr	r3, [r3, #20]
 800d638:	4a04      	ldr	r2, [pc, #16]	; (800d64c <ILI9341_Draw_Pixel+0x2b0>)
 800d63a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d63e:	6153      	str	r3, [r2, #20]
 800d640:	e000      	b.n	800d644 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800d642:	bf00      	nop


}
 800d644:	3738      	adds	r7, #56	; 0x38
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	48000400 	.word	0x48000400

0800d650 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800d650:	b590      	push	{r4, r7, lr}
 800d652:	b087      	sub	sp, #28
 800d654:	af02      	add	r7, sp, #8
 800d656:	4604      	mov	r4, r0
 800d658:	4608      	mov	r0, r1
 800d65a:	4611      	mov	r1, r2
 800d65c:	461a      	mov	r2, r3
 800d65e:	4623      	mov	r3, r4
 800d660:	80fb      	strh	r3, [r7, #6]
 800d662:	4603      	mov	r3, r0
 800d664:	80bb      	strh	r3, [r7, #4]
 800d666:	460b      	mov	r3, r1
 800d668:	807b      	strh	r3, [r7, #2]
 800d66a:	4613      	mov	r3, r2
 800d66c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d66e:	4b41      	ldr	r3, [pc, #260]	; (800d774 <ILI9341_Draw_Rectangle+0x124>)
 800d670:	881b      	ldrh	r3, [r3, #0]
 800d672:	b29b      	uxth	r3, r3
 800d674:	88fa      	ldrh	r2, [r7, #6]
 800d676:	429a      	cmp	r2, r3
 800d678:	d278      	bcs.n	800d76c <ILI9341_Draw_Rectangle+0x11c>
 800d67a:	4b3f      	ldr	r3, [pc, #252]	; (800d778 <ILI9341_Draw_Rectangle+0x128>)
 800d67c:	881b      	ldrh	r3, [r3, #0]
 800d67e:	b29b      	uxth	r3, r3
 800d680:	88ba      	ldrh	r2, [r7, #4]
 800d682:	429a      	cmp	r2, r3
 800d684:	d272      	bcs.n	800d76c <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800d686:	88fa      	ldrh	r2, [r7, #6]
 800d688:	887b      	ldrh	r3, [r7, #2]
 800d68a:	4413      	add	r3, r2
 800d68c:	3b01      	subs	r3, #1
 800d68e:	4a39      	ldr	r2, [pc, #228]	; (800d774 <ILI9341_Draw_Rectangle+0x124>)
 800d690:	8812      	ldrh	r2, [r2, #0]
 800d692:	b292      	uxth	r2, r2
 800d694:	4293      	cmp	r3, r2
 800d696:	db05      	blt.n	800d6a4 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800d698:	4b36      	ldr	r3, [pc, #216]	; (800d774 <ILI9341_Draw_Rectangle+0x124>)
 800d69a:	881b      	ldrh	r3, [r3, #0]
 800d69c:	b29a      	uxth	r2, r3
 800d69e:	88fb      	ldrh	r3, [r7, #6]
 800d6a0:	1ad3      	subs	r3, r2, r3
 800d6a2:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800d6a4:	88ba      	ldrh	r2, [r7, #4]
 800d6a6:	883b      	ldrh	r3, [r7, #0]
 800d6a8:	4413      	add	r3, r2
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	4a32      	ldr	r2, [pc, #200]	; (800d778 <ILI9341_Draw_Rectangle+0x128>)
 800d6ae:	8812      	ldrh	r2, [r2, #0]
 800d6b0:	b292      	uxth	r2, r2
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	db05      	blt.n	800d6c2 <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800d6b6:	4b30      	ldr	r3, [pc, #192]	; (800d778 <ILI9341_Draw_Rectangle+0x128>)
 800d6b8:	881b      	ldrh	r3, [r3, #0]
 800d6ba:	b29a      	uxth	r2, r3
 800d6bc:	88bb      	ldrh	r3, [r7, #4]
 800d6be:	1ad3      	subs	r3, r2, r3
 800d6c0:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800d6c2:	88fa      	ldrh	r2, [r7, #6]
 800d6c4:	887b      	ldrh	r3, [r7, #2]
 800d6c6:	4413      	add	r3, r2
 800d6c8:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d6ca:	3b01      	subs	r3, #1
 800d6cc:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800d6ce:	88ba      	ldrh	r2, [r7, #4]
 800d6d0:	883b      	ldrh	r3, [r7, #0]
 800d6d2:	4413      	add	r3, r2
 800d6d4:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800d6d6:	3b01      	subs	r3, #1
 800d6d8:	b29b      	uxth	r3, r3
 800d6da:	88b9      	ldrh	r1, [r7, #4]
 800d6dc:	88f8      	ldrh	r0, [r7, #6]
 800d6de:	4622      	mov	r2, r4
 800d6e0:	f7ff fde6 	bl	800d2b0 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800d6e4:	883a      	ldrh	r2, [r7, #0]
 800d6e6:	887b      	ldrh	r3, [r7, #2]
 800d6e8:	fb12 f303 	smulbb	r3, r2, r3
 800d6ec:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800d6f2:	89fb      	ldrh	r3, [r7, #14]
 800d6f4:	f003 0301 	and.w	r3, r3, #1
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d009      	beq.n	800d710 <ILI9341_Draw_Rectangle+0xc0>
 800d6fc:	89fb      	ldrh	r3, [r7, #14]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d906      	bls.n	800d710 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800d702:	2301      	movs	r3, #1
 800d704:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800d706:	89fb      	ldrh	r3, [r7, #14]
 800d708:	085b      	lsrs	r3, r3, #1
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	005b      	lsls	r3, r3, #1
 800d70e:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800d710:	89fc      	ldrh	r4, [r7, #14]
 800d712:	8c3a      	ldrh	r2, [r7, #32]
 800d714:	88b9      	ldrh	r1, [r7, #4]
 800d716:	88f8      	ldrh	r0, [r7, #6]
 800d718:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d71c:	9300      	str	r3, [sp, #0]
 800d71e:	4623      	mov	r3, r4
 800d720:	f000 f8a8 	bl	800d874 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800d724:	7b7b      	ldrb	r3, [r7, #13]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d021      	beq.n	800d76e <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800d72a:	88fa      	ldrh	r2, [r7, #6]
 800d72c:	887b      	ldrh	r3, [r7, #2]
 800d72e:	4413      	add	r3, r2
 800d730:	b29b      	uxth	r3, r3
 800d732:	3b02      	subs	r3, #2
 800d734:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800d736:	88ba      	ldrh	r2, [r7, #4]
 800d738:	883b      	ldrh	r3, [r7, #0]
 800d73a:	4413      	add	r3, r2
 800d73c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800d73e:	3b01      	subs	r3, #1
 800d740:	b29b      	uxth	r3, r3
 800d742:	8c3a      	ldrh	r2, [r7, #32]
 800d744:	4619      	mov	r1, r3
 800d746:	f7ff fe29 	bl	800d39c <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800d74a:	88fa      	ldrh	r2, [r7, #6]
 800d74c:	887b      	ldrh	r3, [r7, #2]
 800d74e:	4413      	add	r3, r2
 800d750:	b29b      	uxth	r3, r3
 800d752:	3b01      	subs	r3, #1
 800d754:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800d756:	88ba      	ldrh	r2, [r7, #4]
 800d758:	883b      	ldrh	r3, [r7, #0]
 800d75a:	4413      	add	r3, r2
 800d75c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800d75e:	3b01      	subs	r3, #1
 800d760:	b29b      	uxth	r3, r3
 800d762:	8c3a      	ldrh	r2, [r7, #32]
 800d764:	4619      	mov	r1, r3
 800d766:	f7ff fe19 	bl	800d39c <ILI9341_Draw_Pixel>
 800d76a:	e000      	b.n	800d76e <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800d76c:	bf00      	nop
							colour);
	}
}
 800d76e:	3714      	adds	r7, #20
 800d770:	46bd      	mov	sp, r7
 800d772:	bd90      	pop	{r4, r7, pc}
 800d774:	20000cb6 	.word	0x20000cb6
 800d778:	20000cb4 	.word	0x20000cb4

0800d77c <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b084      	sub	sp, #16
 800d780:	af00      	add	r7, sp, #0
 800d782:	4603      	mov	r3, r0
 800d784:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800d786:	79fb      	ldrb	r3, [r7, #7]
 800d788:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800d78a:	2036      	movs	r0, #54	; 0x36
 800d78c:	f000 f922 	bl	800d9d4 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800d790:	7bfb      	ldrb	r3, [r7, #15]
 800d792:	2b03      	cmp	r3, #3
 800d794:	d836      	bhi.n	800d804 <ILI9341_Set_Rotation+0x88>
 800d796:	a201      	add	r2, pc, #4	; (adr r2, 800d79c <ILI9341_Set_Rotation+0x20>)
 800d798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d79c:	0800d7ad 	.word	0x0800d7ad
 800d7a0:	0800d7c3 	.word	0x0800d7c3
 800d7a4:	0800d7d9 	.word	0x0800d7d9
 800d7a8:	0800d7ef 	.word	0x0800d7ef
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800d7ac:	2048      	movs	r0, #72	; 0x48
 800d7ae:	f000 f943 	bl	800da38 <_LCD_SendData>
			LCD_WIDTH = 240;
 800d7b2:	4b17      	ldr	r3, [pc, #92]	; (800d810 <ILI9341_Set_Rotation+0x94>)
 800d7b4:	22f0      	movs	r2, #240	; 0xf0
 800d7b6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800d7b8:	4b16      	ldr	r3, [pc, #88]	; (800d814 <ILI9341_Set_Rotation+0x98>)
 800d7ba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7be:	801a      	strh	r2, [r3, #0]
			break;
 800d7c0:	e021      	b.n	800d806 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800d7c2:	2028      	movs	r0, #40	; 0x28
 800d7c4:	f000 f938 	bl	800da38 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800d7c8:	4b11      	ldr	r3, [pc, #68]	; (800d810 <ILI9341_Set_Rotation+0x94>)
 800d7ca:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7ce:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800d7d0:	4b10      	ldr	r3, [pc, #64]	; (800d814 <ILI9341_Set_Rotation+0x98>)
 800d7d2:	22f0      	movs	r2, #240	; 0xf0
 800d7d4:	801a      	strh	r2, [r3, #0]
			break;
 800d7d6:	e016      	b.n	800d806 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800d7d8:	2088      	movs	r0, #136	; 0x88
 800d7da:	f000 f92d 	bl	800da38 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800d7de:	4b0c      	ldr	r3, [pc, #48]	; (800d810 <ILI9341_Set_Rotation+0x94>)
 800d7e0:	22f0      	movs	r2, #240	; 0xf0
 800d7e2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800d7e4:	4b0b      	ldr	r3, [pc, #44]	; (800d814 <ILI9341_Set_Rotation+0x98>)
 800d7e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7ea:	801a      	strh	r2, [r3, #0]
			break;
 800d7ec:	e00b      	b.n	800d806 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800d7ee:	20e8      	movs	r0, #232	; 0xe8
 800d7f0:	f000 f922 	bl	800da38 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800d7f4:	4b06      	ldr	r3, [pc, #24]	; (800d810 <ILI9341_Set_Rotation+0x94>)
 800d7f6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d7fa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800d7fc:	4b05      	ldr	r3, [pc, #20]	; (800d814 <ILI9341_Set_Rotation+0x98>)
 800d7fe:	22f0      	movs	r2, #240	; 0xf0
 800d800:	801a      	strh	r2, [r3, #0]
			break;
 800d802:	e000      	b.n	800d806 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800d804:	bf00      	nop
	}
}
 800d806:	bf00      	nop
 800d808:	3710      	adds	r7, #16
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}
 800d80e:	bf00      	nop
 800d810:	20000cb6 	.word	0x20000cb6
 800d814:	20000cb4 	.word	0x20000cb4

0800d818 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800d818:	b480      	push	{r7}
 800d81a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800d81c:	4b05      	ldr	r3, [pc, #20]	; (800d834 <_LCD_Enable+0x1c>)
 800d81e:	695b      	ldr	r3, [r3, #20]
 800d820:	4a04      	ldr	r2, [pc, #16]	; (800d834 <_LCD_Enable+0x1c>)
 800d822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d826:	6153      	str	r3, [r2, #20]
}
 800d828:	bf00      	nop
 800d82a:	46bd      	mov	sp, r7
 800d82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d830:	4770      	bx	lr
 800d832:	bf00      	nop
 800d834:	48000400 	.word	0x48000400

0800d838 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800d83c:	4b0c      	ldr	r3, [pc, #48]	; (800d870 <_LCD_Reset+0x38>)
 800d83e:	695b      	ldr	r3, [r3, #20]
 800d840:	4a0b      	ldr	r2, [pc, #44]	; (800d870 <_LCD_Reset+0x38>)
 800d842:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d846:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800d848:	20c8      	movs	r0, #200	; 0xc8
 800d84a:	f7fa f91b 	bl	8007a84 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d84e:	4b08      	ldr	r3, [pc, #32]	; (800d870 <_LCD_Reset+0x38>)
 800d850:	695b      	ldr	r3, [r3, #20]
 800d852:	4a07      	ldr	r2, [pc, #28]	; (800d870 <_LCD_Reset+0x38>)
 800d854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d858:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800d85a:	20c8      	movs	r0, #200	; 0xc8
 800d85c:	f7fa f912 	bl	8007a84 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800d860:	4b03      	ldr	r3, [pc, #12]	; (800d870 <_LCD_Reset+0x38>)
 800d862:	695b      	ldr	r3, [r3, #20]
 800d864:	4a02      	ldr	r2, [pc, #8]	; (800d870 <_LCD_Reset+0x38>)
 800d866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d86a:	6153      	str	r3, [r2, #20]
}
 800d86c:	bf00      	nop
 800d86e:	bd80      	pop	{r7, pc}
 800d870:	48000400 	.word	0x48000400

0800d874 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800d874:	b5b0      	push	{r4, r5, r7, lr}
 800d876:	b08e      	sub	sp, #56	; 0x38
 800d878:	af00      	add	r7, sp, #0
 800d87a:	607b      	str	r3, [r7, #4]
 800d87c:	4603      	mov	r3, r0
 800d87e:	81fb      	strh	r3, [r7, #14]
 800d880:	460b      	mov	r3, r1
 800d882:	81bb      	strh	r3, [r7, #12]
 800d884:	4613      	mov	r3, r2
 800d886:	817b      	strh	r3, [r7, #10]
 800d888:	466b      	mov	r3, sp
 800d88a:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800d88c:	2300      	movs	r3, #0
 800d88e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	005b      	lsls	r3, r3, #1
 800d894:	4a4d      	ldr	r2, [pc, #308]	; (800d9cc <_LCD_Write_Frame+0x158>)
 800d896:	8812      	ldrh	r2, [r2, #0]
 800d898:	4293      	cmp	r3, r2
 800d89a:	d202      	bcs.n	800d8a2 <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d8a0:	e002      	b.n	800d8a8 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800d8a2:	4b4a      	ldr	r3, [pc, #296]	; (800d9cc <_LCD_Write_Frame+0x158>)
 800d8a4:	881b      	ldrh	r3, [r3, #0]
 800d8a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800d8a8:	897b      	ldrh	r3, [r7, #10]
 800d8aa:	0a1b      	lsrs	r3, r3, #8
 800d8ac:	b29b      	uxth	r3, r3
 800d8ae:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800d8b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	3b01      	subs	r3, #1
 800d8b6:	61bb      	str	r3, [r7, #24]
 800d8b8:	4601      	mov	r1, r0
 800d8ba:	f04f 0200 	mov.w	r2, #0
 800d8be:	f04f 0300 	mov.w	r3, #0
 800d8c2:	f04f 0400 	mov.w	r4, #0
 800d8c6:	00d4      	lsls	r4, r2, #3
 800d8c8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d8cc:	00cb      	lsls	r3, r1, #3
 800d8ce:	4601      	mov	r1, r0
 800d8d0:	f04f 0200 	mov.w	r2, #0
 800d8d4:	f04f 0300 	mov.w	r3, #0
 800d8d8:	f04f 0400 	mov.w	r4, #0
 800d8dc:	00d4      	lsls	r4, r2, #3
 800d8de:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d8e2:	00cb      	lsls	r3, r1, #3
 800d8e4:	1dc3      	adds	r3, r0, #7
 800d8e6:	08db      	lsrs	r3, r3, #3
 800d8e8:	00db      	lsls	r3, r3, #3
 800d8ea:	ebad 0d03 	sub.w	sp, sp, r3
 800d8ee:	466b      	mov	r3, sp
 800d8f0:	3300      	adds	r3, #0
 800d8f2:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	633b      	str	r3, [r7, #48]	; 0x30
 800d8f8:	e00d      	b.n	800d916 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800d8fa:	697a      	ldr	r2, [r7, #20]
 800d8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8fe:	4413      	add	r3, r2
 800d900:	7ffa      	ldrb	r2, [r7, #31]
 800d902:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800d904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d906:	3301      	adds	r3, #1
 800d908:	897a      	ldrh	r2, [r7, #10]
 800d90a:	b2d1      	uxtb	r1, r2
 800d90c:	697a      	ldr	r2, [r7, #20]
 800d90e:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800d910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d912:	3302      	adds	r3, #2
 800d914:	633b      	str	r3, [r7, #48]	; 0x30
 800d916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d91a:	429a      	cmp	r2, r3
 800d91c:	d3ed      	bcc.n	800d8fa <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	005b      	lsls	r3, r3, #1
 800d922:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800d924:	2301      	movs	r3, #1
 800d926:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800d928:	2300      	movs	r3, #0
 800d92a:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d00d      	beq.n	800d94e <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800d932:	693a      	ldr	r2, [r7, #16]
 800d934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d936:	fbb2 f3f3 	udiv	r3, r2, r3
 800d93a:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d940:	fbb3 f2f2 	udiv	r2, r3, r2
 800d944:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d946:	fb01 f202 	mul.w	r2, r1, r2
 800d94a:	1a9b      	subs	r3, r3, r2
 800d94c:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800d94e:	4b20      	ldr	r3, [pc, #128]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d950:	695b      	ldr	r3, [r3, #20]
 800d952:	4a1f      	ldr	r2, [pc, #124]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d958:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d95a:	4b1d      	ldr	r3, [pc, #116]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d95c:	695b      	ldr	r3, [r3, #20]
 800d95e:	4a1c      	ldr	r2, [pc, #112]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d960:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d964:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800d966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d00f      	beq.n	800d98c <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800d96c:	2300      	movs	r3, #0
 800d96e:	627b      	str	r3, [r7, #36]	; 0x24
 800d970:	e008      	b.n	800d984 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800d972:	6978      	ldr	r0, [r7, #20]
 800d974:	230a      	movs	r3, #10
 800d976:	2200      	movs	r2, #0
 800d978:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d97a:	f000 f8c1 	bl	800db00 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800d97e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d980:	3301      	adds	r3, #1
 800d982:	627b      	str	r3, [r7, #36]	; 0x24
 800d984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d988:	429a      	cmp	r2, r3
 800d98a:	d3f2      	bcc.n	800d972 <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800d98c:	6978      	ldr	r0, [r7, #20]
 800d98e:	230a      	movs	r3, #10
 800d990:	2200      	movs	r2, #0
 800d992:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d994:	f000 f8b4 	bl	800db00 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d998:	2300      	movs	r3, #0
 800d99a:	623b      	str	r3, [r7, #32]
 800d99c:	e008      	b.n	800d9b0 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d99e:	4b0c      	ldr	r3, [pc, #48]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d9a0:	695b      	ldr	r3, [r3, #20]
 800d9a2:	4a0b      	ldr	r2, [pc, #44]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d9a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9a8:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800d9aa:	6a3b      	ldr	r3, [r7, #32]
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	623b      	str	r3, [r7, #32]
 800d9b0:	6a3b      	ldr	r3, [r7, #32]
 800d9b2:	2b02      	cmp	r3, #2
 800d9b4:	ddf3      	ble.n	800d99e <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800d9b6:	4b06      	ldr	r3, [pc, #24]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d9b8:	695b      	ldr	r3, [r3, #20]
 800d9ba:	4a05      	ldr	r2, [pc, #20]	; (800d9d0 <_LCD_Write_Frame+0x15c>)
 800d9bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9c0:	6153      	str	r3, [r2, #20]
 800d9c2:	46ad      	mov	sp, r5

}
 800d9c4:	bf00      	nop
 800d9c6:	3738      	adds	r7, #56	; 0x38
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bdb0      	pop	{r4, r5, r7, pc}
 800d9cc:	20000cb8 	.word	0x20000cb8
 800d9d0:	48000400 	.word	0x48000400

0800d9d4 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b084      	sub	sp, #16
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	4603      	mov	r3, r0
 800d9dc:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800d9de:	4b15      	ldr	r3, [pc, #84]	; (800da34 <_LCD_SendCommand+0x60>)
 800d9e0:	695b      	ldr	r3, [r3, #20]
 800d9e2:	4a14      	ldr	r2, [pc, #80]	; (800da34 <_LCD_SendCommand+0x60>)
 800d9e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9e8:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800d9ea:	4b12      	ldr	r3, [pc, #72]	; (800da34 <_LCD_SendCommand+0x60>)
 800d9ec:	695b      	ldr	r3, [r3, #20]
 800d9ee:	4a11      	ldr	r2, [pc, #68]	; (800da34 <_LCD_SendCommand+0x60>)
 800d9f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9f4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800d9f6:	79fb      	ldrb	r3, [r7, #7]
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	f000 f84d 	bl	800da9c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da02:	2300      	movs	r3, #0
 800da04:	60fb      	str	r3, [r7, #12]
 800da06:	e008      	b.n	800da1a <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da08:	4b0a      	ldr	r3, [pc, #40]	; (800da34 <_LCD_SendCommand+0x60>)
 800da0a:	695b      	ldr	r3, [r3, #20]
 800da0c:	4a09      	ldr	r2, [pc, #36]	; (800da34 <_LCD_SendCommand+0x60>)
 800da0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da12:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	3301      	adds	r3, #1
 800da18:	60fb      	str	r3, [r7, #12]
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2b02      	cmp	r3, #2
 800da1e:	ddf3      	ble.n	800da08 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800da20:	4b04      	ldr	r3, [pc, #16]	; (800da34 <_LCD_SendCommand+0x60>)
 800da22:	695b      	ldr	r3, [r3, #20]
 800da24:	4a03      	ldr	r2, [pc, #12]	; (800da34 <_LCD_SendCommand+0x60>)
 800da26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da2a:	6153      	str	r3, [r2, #20]
}
 800da2c:	bf00      	nop
 800da2e:	3710      	adds	r7, #16
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}
 800da34:	48000400 	.word	0x48000400

0800da38 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b084      	sub	sp, #16
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	4603      	mov	r3, r0
 800da40:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800da42:	4b15      	ldr	r3, [pc, #84]	; (800da98 <_LCD_SendData+0x60>)
 800da44:	695b      	ldr	r3, [r3, #20]
 800da46:	4a14      	ldr	r2, [pc, #80]	; (800da98 <_LCD_SendData+0x60>)
 800da48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da4c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da4e:	4b12      	ldr	r3, [pc, #72]	; (800da98 <_LCD_SendData+0x60>)
 800da50:	695b      	ldr	r3, [r3, #20]
 800da52:	4a11      	ldr	r2, [pc, #68]	; (800da98 <_LCD_SendData+0x60>)
 800da54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da58:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800da5a:	79fb      	ldrb	r3, [r7, #7]
 800da5c:	2200      	movs	r2, #0
 800da5e:	2100      	movs	r1, #0
 800da60:	4618      	mov	r0, r3
 800da62:	f000 f81b 	bl	800da9c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da66:	2300      	movs	r3, #0
 800da68:	60fb      	str	r3, [r7, #12]
 800da6a:	e008      	b.n	800da7e <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da6c:	4b0a      	ldr	r3, [pc, #40]	; (800da98 <_LCD_SendData+0x60>)
 800da6e:	695b      	ldr	r3, [r3, #20]
 800da70:	4a09      	ldr	r2, [pc, #36]	; (800da98 <_LCD_SendData+0x60>)
 800da72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da76:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	3301      	adds	r3, #1
 800da7c:	60fb      	str	r3, [r7, #12]
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2b02      	cmp	r3, #2
 800da82:	ddf3      	ble.n	800da6c <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800da84:	4b04      	ldr	r3, [pc, #16]	; (800da98 <_LCD_SendData+0x60>)
 800da86:	695b      	ldr	r3, [r3, #20]
 800da88:	4a03      	ldr	r2, [pc, #12]	; (800da98 <_LCD_SendData+0x60>)
 800da8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da8e:	6153      	str	r3, [r2, #20]
}
 800da90:	bf00      	nop
 800da92:	3710      	adds	r7, #16
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}
 800da98:	48000400 	.word	0x48000400

0800da9c <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800da9c:	b480      	push	{r7}
 800da9e:	b085      	sub	sp, #20
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	4603      	mov	r3, r0
 800daa4:	71fb      	strb	r3, [r7, #7]
 800daa6:	460b      	mov	r3, r1
 800daa8:	71bb      	strb	r3, [r7, #6]
 800daaa:	4613      	mov	r3, r2
 800daac:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800daae:	2300      	movs	r3, #0
 800dab0:	60fb      	str	r3, [r7, #12]
 800dab2:	e003      	b.n	800dabc <_SPI_SendByte+0x20>
   		asm("nop");
 800dab4:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	3301      	adds	r3, #1
 800daba:	60fb      	str	r3, [r7, #12]
 800dabc:	79bb      	ldrb	r3, [r7, #6]
 800dabe:	68fa      	ldr	r2, [r7, #12]
 800dac0:	429a      	cmp	r2, r3
 800dac2:	dbf7      	blt.n	800dab4 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800dac4:	4b0c      	ldr	r3, [pc, #48]	; (800daf8 <_SPI_SendByte+0x5c>)
 800dac6:	689b      	ldr	r3, [r3, #8]
 800dac8:	f003 0302 	and.w	r3, r3, #2
 800dacc:	2b02      	cmp	r3, #2
 800dace:	d102      	bne.n	800dad6 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800dad0:	4a0a      	ldr	r2, [pc, #40]	; (800dafc <_SPI_SendByte+0x60>)
 800dad2:	79fb      	ldrb	r3, [r7, #7]
 800dad4:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800dad6:	2300      	movs	r3, #0
 800dad8:	60bb      	str	r3, [r7, #8]
 800dada:	e003      	b.n	800dae4 <_SPI_SendByte+0x48>
   		asm("nop");
 800dadc:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	3301      	adds	r3, #1
 800dae2:	60bb      	str	r3, [r7, #8]
 800dae4:	797b      	ldrb	r3, [r7, #5]
 800dae6:	68ba      	ldr	r2, [r7, #8]
 800dae8:	429a      	cmp	r2, r3
 800daea:	dbf7      	blt.n	800dadc <_SPI_SendByte+0x40>

#endif

}
 800daec:	bf00      	nop
 800daee:	3714      	adds	r7, #20
 800daf0:	46bd      	mov	sp, r7
 800daf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf6:	4770      	bx	lr
 800daf8:	40003c00 	.word	0x40003c00
 800dafc:	40003c0c 	.word	0x40003c0c

0800db00 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800db00:	b480      	push	{r7}
 800db02:	b089      	sub	sp, #36	; 0x24
 800db04:	af00      	add	r7, sp, #0
 800db06:	60f8      	str	r0, [r7, #12]
 800db08:	60b9      	str	r1, [r7, #8]
 800db0a:	4611      	mov	r1, r2
 800db0c:	461a      	mov	r2, r3
 800db0e:	460b      	mov	r3, r1
 800db10:	71fb      	strb	r3, [r7, #7]
 800db12:	4613      	mov	r3, r2
 800db14:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800db16:	2300      	movs	r3, #0
 800db18:	61fb      	str	r3, [r7, #28]
 800db1a:	e003      	b.n	800db24 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800db1c:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800db1e:	69fb      	ldr	r3, [r7, #28]
 800db20:	3301      	adds	r3, #1
 800db22:	61fb      	str	r3, [r7, #28]
 800db24:	79fb      	ldrb	r3, [r7, #7]
 800db26:	69fa      	ldr	r2, [r7, #28]
 800db28:	429a      	cmp	r2, r3
 800db2a:	dbf7      	blt.n	800db1c <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800db30:	e01d      	b.n	800db6e <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800db32:	4b1c      	ldr	r3, [pc, #112]	; (800dba4 <_SPI_SendByteMultiByte+0xa4>)
 800db34:	689b      	ldr	r3, [r3, #8]
 800db36:	f003 0302 	and.w	r3, r3, #2
 800db3a:	2b02      	cmp	r3, #2
 800db3c:	d117      	bne.n	800db6e <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	2b01      	cmp	r3, #1
 800db42:	d90a      	bls.n	800db5a <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800db44:	69bb      	ldr	r3, [r7, #24]
 800db46:	881a      	ldrh	r2, [r3, #0]
 800db48:	4b16      	ldr	r3, [pc, #88]	; (800dba4 <_SPI_SendByteMultiByte+0xa4>)
 800db4a:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800db4c:	69bb      	ldr	r3, [r7, #24]
 800db4e:	3302      	adds	r3, #2
 800db50:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	3b02      	subs	r3, #2
 800db56:	60bb      	str	r3, [r7, #8]
 800db58:	e009      	b.n	800db6e <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800db5a:	4a13      	ldr	r2, [pc, #76]	; (800dba8 <_SPI_SendByteMultiByte+0xa8>)
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	781b      	ldrb	r3, [r3, #0]
 800db60:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800db62:	69bb      	ldr	r3, [r7, #24]
 800db64:	3301      	adds	r3, #1
 800db66:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	3b01      	subs	r3, #1
 800db6c:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1de      	bne.n	800db32 <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800db74:	4b0b      	ldr	r3, [pc, #44]	; (800dba4 <_SPI_SendByteMultiByte+0xa4>)
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	4a0a      	ldr	r2, [pc, #40]	; (800dba4 <_SPI_SendByteMultiByte+0xa4>)
 800db7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db7e:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800db80:	2300      	movs	r3, #0
 800db82:	617b      	str	r3, [r7, #20]
 800db84:	e003      	b.n	800db8e <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800db86:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800db88:	697b      	ldr	r3, [r7, #20]
 800db8a:	3301      	adds	r3, #1
 800db8c:	617b      	str	r3, [r7, #20]
 800db8e:	79bb      	ldrb	r3, [r7, #6]
 800db90:	697a      	ldr	r2, [r7, #20]
 800db92:	429a      	cmp	r2, r3
 800db94:	dbf7      	blt.n	800db86 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800db96:	bf00      	nop
 800db98:	3724      	adds	r7, #36	; 0x24
 800db9a:	46bd      	mov	sp, r7
 800db9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba0:	4770      	bx	lr
 800dba2:	bf00      	nop
 800dba4:	40003c00 	.word	0x40003c00
 800dba8:	40003c0c 	.word	0x40003c0c

0800dbac <__errno>:
 800dbac:	4b01      	ldr	r3, [pc, #4]	; (800dbb4 <__errno+0x8>)
 800dbae:	6818      	ldr	r0, [r3, #0]
 800dbb0:	4770      	bx	lr
 800dbb2:	bf00      	nop
 800dbb4:	20001cac 	.word	0x20001cac

0800dbb8 <__libc_init_array>:
 800dbb8:	b570      	push	{r4, r5, r6, lr}
 800dbba:	4e0d      	ldr	r6, [pc, #52]	; (800dbf0 <__libc_init_array+0x38>)
 800dbbc:	4c0d      	ldr	r4, [pc, #52]	; (800dbf4 <__libc_init_array+0x3c>)
 800dbbe:	1ba4      	subs	r4, r4, r6
 800dbc0:	10a4      	asrs	r4, r4, #2
 800dbc2:	2500      	movs	r5, #0
 800dbc4:	42a5      	cmp	r5, r4
 800dbc6:	d109      	bne.n	800dbdc <__libc_init_array+0x24>
 800dbc8:	4e0b      	ldr	r6, [pc, #44]	; (800dbf8 <__libc_init_array+0x40>)
 800dbca:	4c0c      	ldr	r4, [pc, #48]	; (800dbfc <__libc_init_array+0x44>)
 800dbcc:	f003 ff46 	bl	8011a5c <_init>
 800dbd0:	1ba4      	subs	r4, r4, r6
 800dbd2:	10a4      	asrs	r4, r4, #2
 800dbd4:	2500      	movs	r5, #0
 800dbd6:	42a5      	cmp	r5, r4
 800dbd8:	d105      	bne.n	800dbe6 <__libc_init_array+0x2e>
 800dbda:	bd70      	pop	{r4, r5, r6, pc}
 800dbdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dbe0:	4798      	blx	r3
 800dbe2:	3501      	adds	r5, #1
 800dbe4:	e7ee      	b.n	800dbc4 <__libc_init_array+0xc>
 800dbe6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dbea:	4798      	blx	r3
 800dbec:	3501      	adds	r5, #1
 800dbee:	e7f2      	b.n	800dbd6 <__libc_init_array+0x1e>
 800dbf0:	08012ee0 	.word	0x08012ee0
 800dbf4:	08012ee0 	.word	0x08012ee0
 800dbf8:	08012ee0 	.word	0x08012ee0
 800dbfc:	08012ee4 	.word	0x08012ee4

0800dc00 <memset>:
 800dc00:	4402      	add	r2, r0
 800dc02:	4603      	mov	r3, r0
 800dc04:	4293      	cmp	r3, r2
 800dc06:	d100      	bne.n	800dc0a <memset+0xa>
 800dc08:	4770      	bx	lr
 800dc0a:	f803 1b01 	strb.w	r1, [r3], #1
 800dc0e:	e7f9      	b.n	800dc04 <memset+0x4>

0800dc10 <__cvt>:
 800dc10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc14:	ec55 4b10 	vmov	r4, r5, d0
 800dc18:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800dc1a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dc1e:	2d00      	cmp	r5, #0
 800dc20:	460e      	mov	r6, r1
 800dc22:	4691      	mov	r9, r2
 800dc24:	4619      	mov	r1, r3
 800dc26:	bfb8      	it	lt
 800dc28:	4622      	movlt	r2, r4
 800dc2a:	462b      	mov	r3, r5
 800dc2c:	f027 0720 	bic.w	r7, r7, #32
 800dc30:	bfbb      	ittet	lt
 800dc32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dc36:	461d      	movlt	r5, r3
 800dc38:	2300      	movge	r3, #0
 800dc3a:	232d      	movlt	r3, #45	; 0x2d
 800dc3c:	bfb8      	it	lt
 800dc3e:	4614      	movlt	r4, r2
 800dc40:	2f46      	cmp	r7, #70	; 0x46
 800dc42:	700b      	strb	r3, [r1, #0]
 800dc44:	d004      	beq.n	800dc50 <__cvt+0x40>
 800dc46:	2f45      	cmp	r7, #69	; 0x45
 800dc48:	d100      	bne.n	800dc4c <__cvt+0x3c>
 800dc4a:	3601      	adds	r6, #1
 800dc4c:	2102      	movs	r1, #2
 800dc4e:	e000      	b.n	800dc52 <__cvt+0x42>
 800dc50:	2103      	movs	r1, #3
 800dc52:	ab03      	add	r3, sp, #12
 800dc54:	9301      	str	r3, [sp, #4]
 800dc56:	ab02      	add	r3, sp, #8
 800dc58:	9300      	str	r3, [sp, #0]
 800dc5a:	4632      	mov	r2, r6
 800dc5c:	4653      	mov	r3, sl
 800dc5e:	ec45 4b10 	vmov	d0, r4, r5
 800dc62:	f000 fe25 	bl	800e8b0 <_dtoa_r>
 800dc66:	2f47      	cmp	r7, #71	; 0x47
 800dc68:	4680      	mov	r8, r0
 800dc6a:	d102      	bne.n	800dc72 <__cvt+0x62>
 800dc6c:	f019 0f01 	tst.w	r9, #1
 800dc70:	d026      	beq.n	800dcc0 <__cvt+0xb0>
 800dc72:	2f46      	cmp	r7, #70	; 0x46
 800dc74:	eb08 0906 	add.w	r9, r8, r6
 800dc78:	d111      	bne.n	800dc9e <__cvt+0x8e>
 800dc7a:	f898 3000 	ldrb.w	r3, [r8]
 800dc7e:	2b30      	cmp	r3, #48	; 0x30
 800dc80:	d10a      	bne.n	800dc98 <__cvt+0x88>
 800dc82:	2200      	movs	r2, #0
 800dc84:	2300      	movs	r3, #0
 800dc86:	4620      	mov	r0, r4
 800dc88:	4629      	mov	r1, r5
 800dc8a:	f7f2 ff45 	bl	8000b18 <__aeabi_dcmpeq>
 800dc8e:	b918      	cbnz	r0, 800dc98 <__cvt+0x88>
 800dc90:	f1c6 0601 	rsb	r6, r6, #1
 800dc94:	f8ca 6000 	str.w	r6, [sl]
 800dc98:	f8da 3000 	ldr.w	r3, [sl]
 800dc9c:	4499      	add	r9, r3
 800dc9e:	2200      	movs	r2, #0
 800dca0:	2300      	movs	r3, #0
 800dca2:	4620      	mov	r0, r4
 800dca4:	4629      	mov	r1, r5
 800dca6:	f7f2 ff37 	bl	8000b18 <__aeabi_dcmpeq>
 800dcaa:	b938      	cbnz	r0, 800dcbc <__cvt+0xac>
 800dcac:	2230      	movs	r2, #48	; 0x30
 800dcae:	9b03      	ldr	r3, [sp, #12]
 800dcb0:	454b      	cmp	r3, r9
 800dcb2:	d205      	bcs.n	800dcc0 <__cvt+0xb0>
 800dcb4:	1c59      	adds	r1, r3, #1
 800dcb6:	9103      	str	r1, [sp, #12]
 800dcb8:	701a      	strb	r2, [r3, #0]
 800dcba:	e7f8      	b.n	800dcae <__cvt+0x9e>
 800dcbc:	f8cd 900c 	str.w	r9, [sp, #12]
 800dcc0:	9b03      	ldr	r3, [sp, #12]
 800dcc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dcc4:	eba3 0308 	sub.w	r3, r3, r8
 800dcc8:	4640      	mov	r0, r8
 800dcca:	6013      	str	r3, [r2, #0]
 800dccc:	b004      	add	sp, #16
 800dcce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800dcd2 <__exponent>:
 800dcd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcd4:	2900      	cmp	r1, #0
 800dcd6:	4604      	mov	r4, r0
 800dcd8:	bfba      	itte	lt
 800dcda:	4249      	neglt	r1, r1
 800dcdc:	232d      	movlt	r3, #45	; 0x2d
 800dcde:	232b      	movge	r3, #43	; 0x2b
 800dce0:	2909      	cmp	r1, #9
 800dce2:	f804 2b02 	strb.w	r2, [r4], #2
 800dce6:	7043      	strb	r3, [r0, #1]
 800dce8:	dd20      	ble.n	800dd2c <__exponent+0x5a>
 800dcea:	f10d 0307 	add.w	r3, sp, #7
 800dcee:	461f      	mov	r7, r3
 800dcf0:	260a      	movs	r6, #10
 800dcf2:	fb91 f5f6 	sdiv	r5, r1, r6
 800dcf6:	fb06 1115 	mls	r1, r6, r5, r1
 800dcfa:	3130      	adds	r1, #48	; 0x30
 800dcfc:	2d09      	cmp	r5, #9
 800dcfe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dd02:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800dd06:	4629      	mov	r1, r5
 800dd08:	dc09      	bgt.n	800dd1e <__exponent+0x4c>
 800dd0a:	3130      	adds	r1, #48	; 0x30
 800dd0c:	3b02      	subs	r3, #2
 800dd0e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800dd12:	42bb      	cmp	r3, r7
 800dd14:	4622      	mov	r2, r4
 800dd16:	d304      	bcc.n	800dd22 <__exponent+0x50>
 800dd18:	1a10      	subs	r0, r2, r0
 800dd1a:	b003      	add	sp, #12
 800dd1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd1e:	4613      	mov	r3, r2
 800dd20:	e7e7      	b.n	800dcf2 <__exponent+0x20>
 800dd22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd26:	f804 2b01 	strb.w	r2, [r4], #1
 800dd2a:	e7f2      	b.n	800dd12 <__exponent+0x40>
 800dd2c:	2330      	movs	r3, #48	; 0x30
 800dd2e:	4419      	add	r1, r3
 800dd30:	7083      	strb	r3, [r0, #2]
 800dd32:	1d02      	adds	r2, r0, #4
 800dd34:	70c1      	strb	r1, [r0, #3]
 800dd36:	e7ef      	b.n	800dd18 <__exponent+0x46>

0800dd38 <_printf_float>:
 800dd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd3c:	b08d      	sub	sp, #52	; 0x34
 800dd3e:	460c      	mov	r4, r1
 800dd40:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800dd44:	4616      	mov	r6, r2
 800dd46:	461f      	mov	r7, r3
 800dd48:	4605      	mov	r5, r0
 800dd4a:	f001 fce3 	bl	800f714 <_localeconv_r>
 800dd4e:	6803      	ldr	r3, [r0, #0]
 800dd50:	9304      	str	r3, [sp, #16]
 800dd52:	4618      	mov	r0, r3
 800dd54:	f7f2 fa64 	bl	8000220 <strlen>
 800dd58:	2300      	movs	r3, #0
 800dd5a:	930a      	str	r3, [sp, #40]	; 0x28
 800dd5c:	f8d8 3000 	ldr.w	r3, [r8]
 800dd60:	9005      	str	r0, [sp, #20]
 800dd62:	3307      	adds	r3, #7
 800dd64:	f023 0307 	bic.w	r3, r3, #7
 800dd68:	f103 0208 	add.w	r2, r3, #8
 800dd6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dd70:	f8d4 b000 	ldr.w	fp, [r4]
 800dd74:	f8c8 2000 	str.w	r2, [r8]
 800dd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dd80:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dd84:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd88:	9307      	str	r3, [sp, #28]
 800dd8a:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd92:	4ba7      	ldr	r3, [pc, #668]	; (800e030 <_printf_float+0x2f8>)
 800dd94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd98:	f7f2 fef0 	bl	8000b7c <__aeabi_dcmpun>
 800dd9c:	bb70      	cbnz	r0, 800ddfc <_printf_float+0xc4>
 800dd9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dda2:	4ba3      	ldr	r3, [pc, #652]	; (800e030 <_printf_float+0x2f8>)
 800dda4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dda8:	f7f2 feca 	bl	8000b40 <__aeabi_dcmple>
 800ddac:	bb30      	cbnz	r0, 800ddfc <_printf_float+0xc4>
 800ddae:	2200      	movs	r2, #0
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	4640      	mov	r0, r8
 800ddb4:	4649      	mov	r1, r9
 800ddb6:	f7f2 feb9 	bl	8000b2c <__aeabi_dcmplt>
 800ddba:	b110      	cbz	r0, 800ddc2 <_printf_float+0x8a>
 800ddbc:	232d      	movs	r3, #45	; 0x2d
 800ddbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ddc2:	4a9c      	ldr	r2, [pc, #624]	; (800e034 <_printf_float+0x2fc>)
 800ddc4:	4b9c      	ldr	r3, [pc, #624]	; (800e038 <_printf_float+0x300>)
 800ddc6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ddca:	bf8c      	ite	hi
 800ddcc:	4690      	movhi	r8, r2
 800ddce:	4698      	movls	r8, r3
 800ddd0:	2303      	movs	r3, #3
 800ddd2:	f02b 0204 	bic.w	r2, fp, #4
 800ddd6:	6123      	str	r3, [r4, #16]
 800ddd8:	6022      	str	r2, [r4, #0]
 800ddda:	f04f 0900 	mov.w	r9, #0
 800ddde:	9700      	str	r7, [sp, #0]
 800dde0:	4633      	mov	r3, r6
 800dde2:	aa0b      	add	r2, sp, #44	; 0x2c
 800dde4:	4621      	mov	r1, r4
 800dde6:	4628      	mov	r0, r5
 800dde8:	f000 f9e6 	bl	800e1b8 <_printf_common>
 800ddec:	3001      	adds	r0, #1
 800ddee:	f040 808d 	bne.w	800df0c <_printf_float+0x1d4>
 800ddf2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddf6:	b00d      	add	sp, #52	; 0x34
 800ddf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddfc:	4642      	mov	r2, r8
 800ddfe:	464b      	mov	r3, r9
 800de00:	4640      	mov	r0, r8
 800de02:	4649      	mov	r1, r9
 800de04:	f7f2 feba 	bl	8000b7c <__aeabi_dcmpun>
 800de08:	b110      	cbz	r0, 800de10 <_printf_float+0xd8>
 800de0a:	4a8c      	ldr	r2, [pc, #560]	; (800e03c <_printf_float+0x304>)
 800de0c:	4b8c      	ldr	r3, [pc, #560]	; (800e040 <_printf_float+0x308>)
 800de0e:	e7da      	b.n	800ddc6 <_printf_float+0x8e>
 800de10:	6861      	ldr	r1, [r4, #4]
 800de12:	1c4b      	adds	r3, r1, #1
 800de14:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800de18:	a80a      	add	r0, sp, #40	; 0x28
 800de1a:	d13e      	bne.n	800de9a <_printf_float+0x162>
 800de1c:	2306      	movs	r3, #6
 800de1e:	6063      	str	r3, [r4, #4]
 800de20:	2300      	movs	r3, #0
 800de22:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800de26:	ab09      	add	r3, sp, #36	; 0x24
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	ec49 8b10 	vmov	d0, r8, r9
 800de2e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de32:	6022      	str	r2, [r4, #0]
 800de34:	f8cd a004 	str.w	sl, [sp, #4]
 800de38:	6861      	ldr	r1, [r4, #4]
 800de3a:	4628      	mov	r0, r5
 800de3c:	f7ff fee8 	bl	800dc10 <__cvt>
 800de40:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800de44:	2b47      	cmp	r3, #71	; 0x47
 800de46:	4680      	mov	r8, r0
 800de48:	d109      	bne.n	800de5e <_printf_float+0x126>
 800de4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de4c:	1cd8      	adds	r0, r3, #3
 800de4e:	db02      	blt.n	800de56 <_printf_float+0x11e>
 800de50:	6862      	ldr	r2, [r4, #4]
 800de52:	4293      	cmp	r3, r2
 800de54:	dd47      	ble.n	800dee6 <_printf_float+0x1ae>
 800de56:	f1aa 0a02 	sub.w	sl, sl, #2
 800de5a:	fa5f fa8a 	uxtb.w	sl, sl
 800de5e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800de62:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de64:	d824      	bhi.n	800deb0 <_printf_float+0x178>
 800de66:	3901      	subs	r1, #1
 800de68:	4652      	mov	r2, sl
 800de6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de6e:	9109      	str	r1, [sp, #36]	; 0x24
 800de70:	f7ff ff2f 	bl	800dcd2 <__exponent>
 800de74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de76:	1813      	adds	r3, r2, r0
 800de78:	2a01      	cmp	r2, #1
 800de7a:	4681      	mov	r9, r0
 800de7c:	6123      	str	r3, [r4, #16]
 800de7e:	dc02      	bgt.n	800de86 <_printf_float+0x14e>
 800de80:	6822      	ldr	r2, [r4, #0]
 800de82:	07d1      	lsls	r1, r2, #31
 800de84:	d501      	bpl.n	800de8a <_printf_float+0x152>
 800de86:	3301      	adds	r3, #1
 800de88:	6123      	str	r3, [r4, #16]
 800de8a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d0a5      	beq.n	800ddde <_printf_float+0xa6>
 800de92:	232d      	movs	r3, #45	; 0x2d
 800de94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de98:	e7a1      	b.n	800ddde <_printf_float+0xa6>
 800de9a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800de9e:	f000 8177 	beq.w	800e190 <_printf_float+0x458>
 800dea2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dea6:	d1bb      	bne.n	800de20 <_printf_float+0xe8>
 800dea8:	2900      	cmp	r1, #0
 800deaa:	d1b9      	bne.n	800de20 <_printf_float+0xe8>
 800deac:	2301      	movs	r3, #1
 800deae:	e7b6      	b.n	800de1e <_printf_float+0xe6>
 800deb0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800deb4:	d119      	bne.n	800deea <_printf_float+0x1b2>
 800deb6:	2900      	cmp	r1, #0
 800deb8:	6863      	ldr	r3, [r4, #4]
 800deba:	dd0c      	ble.n	800ded6 <_printf_float+0x19e>
 800debc:	6121      	str	r1, [r4, #16]
 800debe:	b913      	cbnz	r3, 800dec6 <_printf_float+0x18e>
 800dec0:	6822      	ldr	r2, [r4, #0]
 800dec2:	07d2      	lsls	r2, r2, #31
 800dec4:	d502      	bpl.n	800decc <_printf_float+0x194>
 800dec6:	3301      	adds	r3, #1
 800dec8:	440b      	add	r3, r1
 800deca:	6123      	str	r3, [r4, #16]
 800decc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dece:	65a3      	str	r3, [r4, #88]	; 0x58
 800ded0:	f04f 0900 	mov.w	r9, #0
 800ded4:	e7d9      	b.n	800de8a <_printf_float+0x152>
 800ded6:	b913      	cbnz	r3, 800dede <_printf_float+0x1a6>
 800ded8:	6822      	ldr	r2, [r4, #0]
 800deda:	07d0      	lsls	r0, r2, #31
 800dedc:	d501      	bpl.n	800dee2 <_printf_float+0x1aa>
 800dede:	3302      	adds	r3, #2
 800dee0:	e7f3      	b.n	800deca <_printf_float+0x192>
 800dee2:	2301      	movs	r3, #1
 800dee4:	e7f1      	b.n	800deca <_printf_float+0x192>
 800dee6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800deea:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800deee:	4293      	cmp	r3, r2
 800def0:	db05      	blt.n	800defe <_printf_float+0x1c6>
 800def2:	6822      	ldr	r2, [r4, #0]
 800def4:	6123      	str	r3, [r4, #16]
 800def6:	07d1      	lsls	r1, r2, #31
 800def8:	d5e8      	bpl.n	800decc <_printf_float+0x194>
 800defa:	3301      	adds	r3, #1
 800defc:	e7e5      	b.n	800deca <_printf_float+0x192>
 800defe:	2b00      	cmp	r3, #0
 800df00:	bfd4      	ite	le
 800df02:	f1c3 0302 	rsble	r3, r3, #2
 800df06:	2301      	movgt	r3, #1
 800df08:	4413      	add	r3, r2
 800df0a:	e7de      	b.n	800deca <_printf_float+0x192>
 800df0c:	6823      	ldr	r3, [r4, #0]
 800df0e:	055a      	lsls	r2, r3, #21
 800df10:	d407      	bmi.n	800df22 <_printf_float+0x1ea>
 800df12:	6923      	ldr	r3, [r4, #16]
 800df14:	4642      	mov	r2, r8
 800df16:	4631      	mov	r1, r6
 800df18:	4628      	mov	r0, r5
 800df1a:	47b8      	blx	r7
 800df1c:	3001      	adds	r0, #1
 800df1e:	d12b      	bne.n	800df78 <_printf_float+0x240>
 800df20:	e767      	b.n	800ddf2 <_printf_float+0xba>
 800df22:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800df26:	f240 80dc 	bls.w	800e0e2 <_printf_float+0x3aa>
 800df2a:	2200      	movs	r2, #0
 800df2c:	2300      	movs	r3, #0
 800df2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800df32:	f7f2 fdf1 	bl	8000b18 <__aeabi_dcmpeq>
 800df36:	2800      	cmp	r0, #0
 800df38:	d033      	beq.n	800dfa2 <_printf_float+0x26a>
 800df3a:	2301      	movs	r3, #1
 800df3c:	4a41      	ldr	r2, [pc, #260]	; (800e044 <_printf_float+0x30c>)
 800df3e:	4631      	mov	r1, r6
 800df40:	4628      	mov	r0, r5
 800df42:	47b8      	blx	r7
 800df44:	3001      	adds	r0, #1
 800df46:	f43f af54 	beq.w	800ddf2 <_printf_float+0xba>
 800df4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df4e:	429a      	cmp	r2, r3
 800df50:	db02      	blt.n	800df58 <_printf_float+0x220>
 800df52:	6823      	ldr	r3, [r4, #0]
 800df54:	07d8      	lsls	r0, r3, #31
 800df56:	d50f      	bpl.n	800df78 <_printf_float+0x240>
 800df58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df5c:	4631      	mov	r1, r6
 800df5e:	4628      	mov	r0, r5
 800df60:	47b8      	blx	r7
 800df62:	3001      	adds	r0, #1
 800df64:	f43f af45 	beq.w	800ddf2 <_printf_float+0xba>
 800df68:	f04f 0800 	mov.w	r8, #0
 800df6c:	f104 091a 	add.w	r9, r4, #26
 800df70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df72:	3b01      	subs	r3, #1
 800df74:	4543      	cmp	r3, r8
 800df76:	dc09      	bgt.n	800df8c <_printf_float+0x254>
 800df78:	6823      	ldr	r3, [r4, #0]
 800df7a:	079b      	lsls	r3, r3, #30
 800df7c:	f100 8103 	bmi.w	800e186 <_printf_float+0x44e>
 800df80:	68e0      	ldr	r0, [r4, #12]
 800df82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df84:	4298      	cmp	r0, r3
 800df86:	bfb8      	it	lt
 800df88:	4618      	movlt	r0, r3
 800df8a:	e734      	b.n	800ddf6 <_printf_float+0xbe>
 800df8c:	2301      	movs	r3, #1
 800df8e:	464a      	mov	r2, r9
 800df90:	4631      	mov	r1, r6
 800df92:	4628      	mov	r0, r5
 800df94:	47b8      	blx	r7
 800df96:	3001      	adds	r0, #1
 800df98:	f43f af2b 	beq.w	800ddf2 <_printf_float+0xba>
 800df9c:	f108 0801 	add.w	r8, r8, #1
 800dfa0:	e7e6      	b.n	800df70 <_printf_float+0x238>
 800dfa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	dc2b      	bgt.n	800e000 <_printf_float+0x2c8>
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	4a26      	ldr	r2, [pc, #152]	; (800e044 <_printf_float+0x30c>)
 800dfac:	4631      	mov	r1, r6
 800dfae:	4628      	mov	r0, r5
 800dfb0:	47b8      	blx	r7
 800dfb2:	3001      	adds	r0, #1
 800dfb4:	f43f af1d 	beq.w	800ddf2 <_printf_float+0xba>
 800dfb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfba:	b923      	cbnz	r3, 800dfc6 <_printf_float+0x28e>
 800dfbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfbe:	b913      	cbnz	r3, 800dfc6 <_printf_float+0x28e>
 800dfc0:	6823      	ldr	r3, [r4, #0]
 800dfc2:	07d9      	lsls	r1, r3, #31
 800dfc4:	d5d8      	bpl.n	800df78 <_printf_float+0x240>
 800dfc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfca:	4631      	mov	r1, r6
 800dfcc:	4628      	mov	r0, r5
 800dfce:	47b8      	blx	r7
 800dfd0:	3001      	adds	r0, #1
 800dfd2:	f43f af0e 	beq.w	800ddf2 <_printf_float+0xba>
 800dfd6:	f04f 0900 	mov.w	r9, #0
 800dfda:	f104 0a1a 	add.w	sl, r4, #26
 800dfde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfe0:	425b      	negs	r3, r3
 800dfe2:	454b      	cmp	r3, r9
 800dfe4:	dc01      	bgt.n	800dfea <_printf_float+0x2b2>
 800dfe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfe8:	e794      	b.n	800df14 <_printf_float+0x1dc>
 800dfea:	2301      	movs	r3, #1
 800dfec:	4652      	mov	r2, sl
 800dfee:	4631      	mov	r1, r6
 800dff0:	4628      	mov	r0, r5
 800dff2:	47b8      	blx	r7
 800dff4:	3001      	adds	r0, #1
 800dff6:	f43f aefc 	beq.w	800ddf2 <_printf_float+0xba>
 800dffa:	f109 0901 	add.w	r9, r9, #1
 800dffe:	e7ee      	b.n	800dfde <_printf_float+0x2a6>
 800e000:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e002:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e004:	429a      	cmp	r2, r3
 800e006:	bfa8      	it	ge
 800e008:	461a      	movge	r2, r3
 800e00a:	2a00      	cmp	r2, #0
 800e00c:	4691      	mov	r9, r2
 800e00e:	dd07      	ble.n	800e020 <_printf_float+0x2e8>
 800e010:	4613      	mov	r3, r2
 800e012:	4631      	mov	r1, r6
 800e014:	4642      	mov	r2, r8
 800e016:	4628      	mov	r0, r5
 800e018:	47b8      	blx	r7
 800e01a:	3001      	adds	r0, #1
 800e01c:	f43f aee9 	beq.w	800ddf2 <_printf_float+0xba>
 800e020:	f104 031a 	add.w	r3, r4, #26
 800e024:	f04f 0b00 	mov.w	fp, #0
 800e028:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e02c:	9306      	str	r3, [sp, #24]
 800e02e:	e015      	b.n	800e05c <_printf_float+0x324>
 800e030:	7fefffff 	.word	0x7fefffff
 800e034:	08012bdc 	.word	0x08012bdc
 800e038:	08012bd8 	.word	0x08012bd8
 800e03c:	08012be4 	.word	0x08012be4
 800e040:	08012be0 	.word	0x08012be0
 800e044:	08012e94 	.word	0x08012e94
 800e048:	2301      	movs	r3, #1
 800e04a:	9a06      	ldr	r2, [sp, #24]
 800e04c:	4631      	mov	r1, r6
 800e04e:	4628      	mov	r0, r5
 800e050:	47b8      	blx	r7
 800e052:	3001      	adds	r0, #1
 800e054:	f43f aecd 	beq.w	800ddf2 <_printf_float+0xba>
 800e058:	f10b 0b01 	add.w	fp, fp, #1
 800e05c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e060:	ebaa 0309 	sub.w	r3, sl, r9
 800e064:	455b      	cmp	r3, fp
 800e066:	dcef      	bgt.n	800e048 <_printf_float+0x310>
 800e068:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e06c:	429a      	cmp	r2, r3
 800e06e:	44d0      	add	r8, sl
 800e070:	db15      	blt.n	800e09e <_printf_float+0x366>
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	07da      	lsls	r2, r3, #31
 800e076:	d412      	bmi.n	800e09e <_printf_float+0x366>
 800e078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e07a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e07c:	eba3 020a 	sub.w	r2, r3, sl
 800e080:	eba3 0a01 	sub.w	sl, r3, r1
 800e084:	4592      	cmp	sl, r2
 800e086:	bfa8      	it	ge
 800e088:	4692      	movge	sl, r2
 800e08a:	f1ba 0f00 	cmp.w	sl, #0
 800e08e:	dc0e      	bgt.n	800e0ae <_printf_float+0x376>
 800e090:	f04f 0800 	mov.w	r8, #0
 800e094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e098:	f104 091a 	add.w	r9, r4, #26
 800e09c:	e019      	b.n	800e0d2 <_printf_float+0x39a>
 800e09e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0a2:	4631      	mov	r1, r6
 800e0a4:	4628      	mov	r0, r5
 800e0a6:	47b8      	blx	r7
 800e0a8:	3001      	adds	r0, #1
 800e0aa:	d1e5      	bne.n	800e078 <_printf_float+0x340>
 800e0ac:	e6a1      	b.n	800ddf2 <_printf_float+0xba>
 800e0ae:	4653      	mov	r3, sl
 800e0b0:	4642      	mov	r2, r8
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	47b8      	blx	r7
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d1e9      	bne.n	800e090 <_printf_float+0x358>
 800e0bc:	e699      	b.n	800ddf2 <_printf_float+0xba>
 800e0be:	2301      	movs	r3, #1
 800e0c0:	464a      	mov	r2, r9
 800e0c2:	4631      	mov	r1, r6
 800e0c4:	4628      	mov	r0, r5
 800e0c6:	47b8      	blx	r7
 800e0c8:	3001      	adds	r0, #1
 800e0ca:	f43f ae92 	beq.w	800ddf2 <_printf_float+0xba>
 800e0ce:	f108 0801 	add.w	r8, r8, #1
 800e0d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e0d6:	1a9b      	subs	r3, r3, r2
 800e0d8:	eba3 030a 	sub.w	r3, r3, sl
 800e0dc:	4543      	cmp	r3, r8
 800e0de:	dcee      	bgt.n	800e0be <_printf_float+0x386>
 800e0e0:	e74a      	b.n	800df78 <_printf_float+0x240>
 800e0e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0e4:	2a01      	cmp	r2, #1
 800e0e6:	dc01      	bgt.n	800e0ec <_printf_float+0x3b4>
 800e0e8:	07db      	lsls	r3, r3, #31
 800e0ea:	d53a      	bpl.n	800e162 <_printf_float+0x42a>
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	4642      	mov	r2, r8
 800e0f0:	4631      	mov	r1, r6
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	47b8      	blx	r7
 800e0f6:	3001      	adds	r0, #1
 800e0f8:	f43f ae7b 	beq.w	800ddf2 <_printf_float+0xba>
 800e0fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e100:	4631      	mov	r1, r6
 800e102:	4628      	mov	r0, r5
 800e104:	47b8      	blx	r7
 800e106:	3001      	adds	r0, #1
 800e108:	f108 0801 	add.w	r8, r8, #1
 800e10c:	f43f ae71 	beq.w	800ddf2 <_printf_float+0xba>
 800e110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e112:	2200      	movs	r2, #0
 800e114:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800e118:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e11c:	2300      	movs	r3, #0
 800e11e:	f7f2 fcfb 	bl	8000b18 <__aeabi_dcmpeq>
 800e122:	b9c8      	cbnz	r0, 800e158 <_printf_float+0x420>
 800e124:	4653      	mov	r3, sl
 800e126:	4642      	mov	r2, r8
 800e128:	4631      	mov	r1, r6
 800e12a:	4628      	mov	r0, r5
 800e12c:	47b8      	blx	r7
 800e12e:	3001      	adds	r0, #1
 800e130:	d10e      	bne.n	800e150 <_printf_float+0x418>
 800e132:	e65e      	b.n	800ddf2 <_printf_float+0xba>
 800e134:	2301      	movs	r3, #1
 800e136:	4652      	mov	r2, sl
 800e138:	4631      	mov	r1, r6
 800e13a:	4628      	mov	r0, r5
 800e13c:	47b8      	blx	r7
 800e13e:	3001      	adds	r0, #1
 800e140:	f43f ae57 	beq.w	800ddf2 <_printf_float+0xba>
 800e144:	f108 0801 	add.w	r8, r8, #1
 800e148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e14a:	3b01      	subs	r3, #1
 800e14c:	4543      	cmp	r3, r8
 800e14e:	dcf1      	bgt.n	800e134 <_printf_float+0x3fc>
 800e150:	464b      	mov	r3, r9
 800e152:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e156:	e6de      	b.n	800df16 <_printf_float+0x1de>
 800e158:	f04f 0800 	mov.w	r8, #0
 800e15c:	f104 0a1a 	add.w	sl, r4, #26
 800e160:	e7f2      	b.n	800e148 <_printf_float+0x410>
 800e162:	2301      	movs	r3, #1
 800e164:	e7df      	b.n	800e126 <_printf_float+0x3ee>
 800e166:	2301      	movs	r3, #1
 800e168:	464a      	mov	r2, r9
 800e16a:	4631      	mov	r1, r6
 800e16c:	4628      	mov	r0, r5
 800e16e:	47b8      	blx	r7
 800e170:	3001      	adds	r0, #1
 800e172:	f43f ae3e 	beq.w	800ddf2 <_printf_float+0xba>
 800e176:	f108 0801 	add.w	r8, r8, #1
 800e17a:	68e3      	ldr	r3, [r4, #12]
 800e17c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e17e:	1a9b      	subs	r3, r3, r2
 800e180:	4543      	cmp	r3, r8
 800e182:	dcf0      	bgt.n	800e166 <_printf_float+0x42e>
 800e184:	e6fc      	b.n	800df80 <_printf_float+0x248>
 800e186:	f04f 0800 	mov.w	r8, #0
 800e18a:	f104 0919 	add.w	r9, r4, #25
 800e18e:	e7f4      	b.n	800e17a <_printf_float+0x442>
 800e190:	2900      	cmp	r1, #0
 800e192:	f43f ae8b 	beq.w	800deac <_printf_float+0x174>
 800e196:	2300      	movs	r3, #0
 800e198:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e19c:	ab09      	add	r3, sp, #36	; 0x24
 800e19e:	9300      	str	r3, [sp, #0]
 800e1a0:	ec49 8b10 	vmov	d0, r8, r9
 800e1a4:	6022      	str	r2, [r4, #0]
 800e1a6:	f8cd a004 	str.w	sl, [sp, #4]
 800e1aa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	f7ff fd2e 	bl	800dc10 <__cvt>
 800e1b4:	4680      	mov	r8, r0
 800e1b6:	e648      	b.n	800de4a <_printf_float+0x112>

0800e1b8 <_printf_common>:
 800e1b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1bc:	4691      	mov	r9, r2
 800e1be:	461f      	mov	r7, r3
 800e1c0:	688a      	ldr	r2, [r1, #8]
 800e1c2:	690b      	ldr	r3, [r1, #16]
 800e1c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	bfb8      	it	lt
 800e1cc:	4613      	movlt	r3, r2
 800e1ce:	f8c9 3000 	str.w	r3, [r9]
 800e1d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e1d6:	4606      	mov	r6, r0
 800e1d8:	460c      	mov	r4, r1
 800e1da:	b112      	cbz	r2, 800e1e2 <_printf_common+0x2a>
 800e1dc:	3301      	adds	r3, #1
 800e1de:	f8c9 3000 	str.w	r3, [r9]
 800e1e2:	6823      	ldr	r3, [r4, #0]
 800e1e4:	0699      	lsls	r1, r3, #26
 800e1e6:	bf42      	ittt	mi
 800e1e8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e1ec:	3302      	addmi	r3, #2
 800e1ee:	f8c9 3000 	strmi.w	r3, [r9]
 800e1f2:	6825      	ldr	r5, [r4, #0]
 800e1f4:	f015 0506 	ands.w	r5, r5, #6
 800e1f8:	d107      	bne.n	800e20a <_printf_common+0x52>
 800e1fa:	f104 0a19 	add.w	sl, r4, #25
 800e1fe:	68e3      	ldr	r3, [r4, #12]
 800e200:	f8d9 2000 	ldr.w	r2, [r9]
 800e204:	1a9b      	subs	r3, r3, r2
 800e206:	42ab      	cmp	r3, r5
 800e208:	dc28      	bgt.n	800e25c <_printf_common+0xa4>
 800e20a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e20e:	6822      	ldr	r2, [r4, #0]
 800e210:	3300      	adds	r3, #0
 800e212:	bf18      	it	ne
 800e214:	2301      	movne	r3, #1
 800e216:	0692      	lsls	r2, r2, #26
 800e218:	d42d      	bmi.n	800e276 <_printf_common+0xbe>
 800e21a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e21e:	4639      	mov	r1, r7
 800e220:	4630      	mov	r0, r6
 800e222:	47c0      	blx	r8
 800e224:	3001      	adds	r0, #1
 800e226:	d020      	beq.n	800e26a <_printf_common+0xb2>
 800e228:	6823      	ldr	r3, [r4, #0]
 800e22a:	68e5      	ldr	r5, [r4, #12]
 800e22c:	f8d9 2000 	ldr.w	r2, [r9]
 800e230:	f003 0306 	and.w	r3, r3, #6
 800e234:	2b04      	cmp	r3, #4
 800e236:	bf08      	it	eq
 800e238:	1aad      	subeq	r5, r5, r2
 800e23a:	68a3      	ldr	r3, [r4, #8]
 800e23c:	6922      	ldr	r2, [r4, #16]
 800e23e:	bf0c      	ite	eq
 800e240:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e244:	2500      	movne	r5, #0
 800e246:	4293      	cmp	r3, r2
 800e248:	bfc4      	itt	gt
 800e24a:	1a9b      	subgt	r3, r3, r2
 800e24c:	18ed      	addgt	r5, r5, r3
 800e24e:	f04f 0900 	mov.w	r9, #0
 800e252:	341a      	adds	r4, #26
 800e254:	454d      	cmp	r5, r9
 800e256:	d11a      	bne.n	800e28e <_printf_common+0xd6>
 800e258:	2000      	movs	r0, #0
 800e25a:	e008      	b.n	800e26e <_printf_common+0xb6>
 800e25c:	2301      	movs	r3, #1
 800e25e:	4652      	mov	r2, sl
 800e260:	4639      	mov	r1, r7
 800e262:	4630      	mov	r0, r6
 800e264:	47c0      	blx	r8
 800e266:	3001      	adds	r0, #1
 800e268:	d103      	bne.n	800e272 <_printf_common+0xba>
 800e26a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e272:	3501      	adds	r5, #1
 800e274:	e7c3      	b.n	800e1fe <_printf_common+0x46>
 800e276:	18e1      	adds	r1, r4, r3
 800e278:	1c5a      	adds	r2, r3, #1
 800e27a:	2030      	movs	r0, #48	; 0x30
 800e27c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e280:	4422      	add	r2, r4
 800e282:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e286:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e28a:	3302      	adds	r3, #2
 800e28c:	e7c5      	b.n	800e21a <_printf_common+0x62>
 800e28e:	2301      	movs	r3, #1
 800e290:	4622      	mov	r2, r4
 800e292:	4639      	mov	r1, r7
 800e294:	4630      	mov	r0, r6
 800e296:	47c0      	blx	r8
 800e298:	3001      	adds	r0, #1
 800e29a:	d0e6      	beq.n	800e26a <_printf_common+0xb2>
 800e29c:	f109 0901 	add.w	r9, r9, #1
 800e2a0:	e7d8      	b.n	800e254 <_printf_common+0x9c>
	...

0800e2a4 <_printf_i>:
 800e2a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e2a8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e2ac:	460c      	mov	r4, r1
 800e2ae:	7e09      	ldrb	r1, [r1, #24]
 800e2b0:	b085      	sub	sp, #20
 800e2b2:	296e      	cmp	r1, #110	; 0x6e
 800e2b4:	4617      	mov	r7, r2
 800e2b6:	4606      	mov	r6, r0
 800e2b8:	4698      	mov	r8, r3
 800e2ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2bc:	f000 80b3 	beq.w	800e426 <_printf_i+0x182>
 800e2c0:	d822      	bhi.n	800e308 <_printf_i+0x64>
 800e2c2:	2963      	cmp	r1, #99	; 0x63
 800e2c4:	d036      	beq.n	800e334 <_printf_i+0x90>
 800e2c6:	d80a      	bhi.n	800e2de <_printf_i+0x3a>
 800e2c8:	2900      	cmp	r1, #0
 800e2ca:	f000 80b9 	beq.w	800e440 <_printf_i+0x19c>
 800e2ce:	2958      	cmp	r1, #88	; 0x58
 800e2d0:	f000 8083 	beq.w	800e3da <_printf_i+0x136>
 800e2d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2d8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e2dc:	e032      	b.n	800e344 <_printf_i+0xa0>
 800e2de:	2964      	cmp	r1, #100	; 0x64
 800e2e0:	d001      	beq.n	800e2e6 <_printf_i+0x42>
 800e2e2:	2969      	cmp	r1, #105	; 0x69
 800e2e4:	d1f6      	bne.n	800e2d4 <_printf_i+0x30>
 800e2e6:	6820      	ldr	r0, [r4, #0]
 800e2e8:	6813      	ldr	r3, [r2, #0]
 800e2ea:	0605      	lsls	r5, r0, #24
 800e2ec:	f103 0104 	add.w	r1, r3, #4
 800e2f0:	d52a      	bpl.n	800e348 <_printf_i+0xa4>
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	6011      	str	r1, [r2, #0]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	da03      	bge.n	800e302 <_printf_i+0x5e>
 800e2fa:	222d      	movs	r2, #45	; 0x2d
 800e2fc:	425b      	negs	r3, r3
 800e2fe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e302:	486f      	ldr	r0, [pc, #444]	; (800e4c0 <_printf_i+0x21c>)
 800e304:	220a      	movs	r2, #10
 800e306:	e039      	b.n	800e37c <_printf_i+0xd8>
 800e308:	2973      	cmp	r1, #115	; 0x73
 800e30a:	f000 809d 	beq.w	800e448 <_printf_i+0x1a4>
 800e30e:	d808      	bhi.n	800e322 <_printf_i+0x7e>
 800e310:	296f      	cmp	r1, #111	; 0x6f
 800e312:	d020      	beq.n	800e356 <_printf_i+0xb2>
 800e314:	2970      	cmp	r1, #112	; 0x70
 800e316:	d1dd      	bne.n	800e2d4 <_printf_i+0x30>
 800e318:	6823      	ldr	r3, [r4, #0]
 800e31a:	f043 0320 	orr.w	r3, r3, #32
 800e31e:	6023      	str	r3, [r4, #0]
 800e320:	e003      	b.n	800e32a <_printf_i+0x86>
 800e322:	2975      	cmp	r1, #117	; 0x75
 800e324:	d017      	beq.n	800e356 <_printf_i+0xb2>
 800e326:	2978      	cmp	r1, #120	; 0x78
 800e328:	d1d4      	bne.n	800e2d4 <_printf_i+0x30>
 800e32a:	2378      	movs	r3, #120	; 0x78
 800e32c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e330:	4864      	ldr	r0, [pc, #400]	; (800e4c4 <_printf_i+0x220>)
 800e332:	e055      	b.n	800e3e0 <_printf_i+0x13c>
 800e334:	6813      	ldr	r3, [r2, #0]
 800e336:	1d19      	adds	r1, r3, #4
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	6011      	str	r1, [r2, #0]
 800e33c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e340:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e344:	2301      	movs	r3, #1
 800e346:	e08c      	b.n	800e462 <_printf_i+0x1be>
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	6011      	str	r1, [r2, #0]
 800e34c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e350:	bf18      	it	ne
 800e352:	b21b      	sxthne	r3, r3
 800e354:	e7cf      	b.n	800e2f6 <_printf_i+0x52>
 800e356:	6813      	ldr	r3, [r2, #0]
 800e358:	6825      	ldr	r5, [r4, #0]
 800e35a:	1d18      	adds	r0, r3, #4
 800e35c:	6010      	str	r0, [r2, #0]
 800e35e:	0628      	lsls	r0, r5, #24
 800e360:	d501      	bpl.n	800e366 <_printf_i+0xc2>
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	e002      	b.n	800e36c <_printf_i+0xc8>
 800e366:	0668      	lsls	r0, r5, #25
 800e368:	d5fb      	bpl.n	800e362 <_printf_i+0xbe>
 800e36a:	881b      	ldrh	r3, [r3, #0]
 800e36c:	4854      	ldr	r0, [pc, #336]	; (800e4c0 <_printf_i+0x21c>)
 800e36e:	296f      	cmp	r1, #111	; 0x6f
 800e370:	bf14      	ite	ne
 800e372:	220a      	movne	r2, #10
 800e374:	2208      	moveq	r2, #8
 800e376:	2100      	movs	r1, #0
 800e378:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e37c:	6865      	ldr	r5, [r4, #4]
 800e37e:	60a5      	str	r5, [r4, #8]
 800e380:	2d00      	cmp	r5, #0
 800e382:	f2c0 8095 	blt.w	800e4b0 <_printf_i+0x20c>
 800e386:	6821      	ldr	r1, [r4, #0]
 800e388:	f021 0104 	bic.w	r1, r1, #4
 800e38c:	6021      	str	r1, [r4, #0]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d13d      	bne.n	800e40e <_printf_i+0x16a>
 800e392:	2d00      	cmp	r5, #0
 800e394:	f040 808e 	bne.w	800e4b4 <_printf_i+0x210>
 800e398:	4665      	mov	r5, ip
 800e39a:	2a08      	cmp	r2, #8
 800e39c:	d10b      	bne.n	800e3b6 <_printf_i+0x112>
 800e39e:	6823      	ldr	r3, [r4, #0]
 800e3a0:	07db      	lsls	r3, r3, #31
 800e3a2:	d508      	bpl.n	800e3b6 <_printf_i+0x112>
 800e3a4:	6923      	ldr	r3, [r4, #16]
 800e3a6:	6862      	ldr	r2, [r4, #4]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	bfde      	ittt	le
 800e3ac:	2330      	movle	r3, #48	; 0x30
 800e3ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e3b2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e3b6:	ebac 0305 	sub.w	r3, ip, r5
 800e3ba:	6123      	str	r3, [r4, #16]
 800e3bc:	f8cd 8000 	str.w	r8, [sp]
 800e3c0:	463b      	mov	r3, r7
 800e3c2:	aa03      	add	r2, sp, #12
 800e3c4:	4621      	mov	r1, r4
 800e3c6:	4630      	mov	r0, r6
 800e3c8:	f7ff fef6 	bl	800e1b8 <_printf_common>
 800e3cc:	3001      	adds	r0, #1
 800e3ce:	d14d      	bne.n	800e46c <_printf_i+0x1c8>
 800e3d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e3d4:	b005      	add	sp, #20
 800e3d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3da:	4839      	ldr	r0, [pc, #228]	; (800e4c0 <_printf_i+0x21c>)
 800e3dc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e3e0:	6813      	ldr	r3, [r2, #0]
 800e3e2:	6821      	ldr	r1, [r4, #0]
 800e3e4:	1d1d      	adds	r5, r3, #4
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	6015      	str	r5, [r2, #0]
 800e3ea:	060a      	lsls	r2, r1, #24
 800e3ec:	d50b      	bpl.n	800e406 <_printf_i+0x162>
 800e3ee:	07ca      	lsls	r2, r1, #31
 800e3f0:	bf44      	itt	mi
 800e3f2:	f041 0120 	orrmi.w	r1, r1, #32
 800e3f6:	6021      	strmi	r1, [r4, #0]
 800e3f8:	b91b      	cbnz	r3, 800e402 <_printf_i+0x15e>
 800e3fa:	6822      	ldr	r2, [r4, #0]
 800e3fc:	f022 0220 	bic.w	r2, r2, #32
 800e400:	6022      	str	r2, [r4, #0]
 800e402:	2210      	movs	r2, #16
 800e404:	e7b7      	b.n	800e376 <_printf_i+0xd2>
 800e406:	064d      	lsls	r5, r1, #25
 800e408:	bf48      	it	mi
 800e40a:	b29b      	uxthmi	r3, r3
 800e40c:	e7ef      	b.n	800e3ee <_printf_i+0x14a>
 800e40e:	4665      	mov	r5, ip
 800e410:	fbb3 f1f2 	udiv	r1, r3, r2
 800e414:	fb02 3311 	mls	r3, r2, r1, r3
 800e418:	5cc3      	ldrb	r3, [r0, r3]
 800e41a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e41e:	460b      	mov	r3, r1
 800e420:	2900      	cmp	r1, #0
 800e422:	d1f5      	bne.n	800e410 <_printf_i+0x16c>
 800e424:	e7b9      	b.n	800e39a <_printf_i+0xf6>
 800e426:	6813      	ldr	r3, [r2, #0]
 800e428:	6825      	ldr	r5, [r4, #0]
 800e42a:	6961      	ldr	r1, [r4, #20]
 800e42c:	1d18      	adds	r0, r3, #4
 800e42e:	6010      	str	r0, [r2, #0]
 800e430:	0628      	lsls	r0, r5, #24
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	d501      	bpl.n	800e43a <_printf_i+0x196>
 800e436:	6019      	str	r1, [r3, #0]
 800e438:	e002      	b.n	800e440 <_printf_i+0x19c>
 800e43a:	066a      	lsls	r2, r5, #25
 800e43c:	d5fb      	bpl.n	800e436 <_printf_i+0x192>
 800e43e:	8019      	strh	r1, [r3, #0]
 800e440:	2300      	movs	r3, #0
 800e442:	6123      	str	r3, [r4, #16]
 800e444:	4665      	mov	r5, ip
 800e446:	e7b9      	b.n	800e3bc <_printf_i+0x118>
 800e448:	6813      	ldr	r3, [r2, #0]
 800e44a:	1d19      	adds	r1, r3, #4
 800e44c:	6011      	str	r1, [r2, #0]
 800e44e:	681d      	ldr	r5, [r3, #0]
 800e450:	6862      	ldr	r2, [r4, #4]
 800e452:	2100      	movs	r1, #0
 800e454:	4628      	mov	r0, r5
 800e456:	f7f1 feeb 	bl	8000230 <memchr>
 800e45a:	b108      	cbz	r0, 800e460 <_printf_i+0x1bc>
 800e45c:	1b40      	subs	r0, r0, r5
 800e45e:	6060      	str	r0, [r4, #4]
 800e460:	6863      	ldr	r3, [r4, #4]
 800e462:	6123      	str	r3, [r4, #16]
 800e464:	2300      	movs	r3, #0
 800e466:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e46a:	e7a7      	b.n	800e3bc <_printf_i+0x118>
 800e46c:	6923      	ldr	r3, [r4, #16]
 800e46e:	462a      	mov	r2, r5
 800e470:	4639      	mov	r1, r7
 800e472:	4630      	mov	r0, r6
 800e474:	47c0      	blx	r8
 800e476:	3001      	adds	r0, #1
 800e478:	d0aa      	beq.n	800e3d0 <_printf_i+0x12c>
 800e47a:	6823      	ldr	r3, [r4, #0]
 800e47c:	079b      	lsls	r3, r3, #30
 800e47e:	d413      	bmi.n	800e4a8 <_printf_i+0x204>
 800e480:	68e0      	ldr	r0, [r4, #12]
 800e482:	9b03      	ldr	r3, [sp, #12]
 800e484:	4298      	cmp	r0, r3
 800e486:	bfb8      	it	lt
 800e488:	4618      	movlt	r0, r3
 800e48a:	e7a3      	b.n	800e3d4 <_printf_i+0x130>
 800e48c:	2301      	movs	r3, #1
 800e48e:	464a      	mov	r2, r9
 800e490:	4639      	mov	r1, r7
 800e492:	4630      	mov	r0, r6
 800e494:	47c0      	blx	r8
 800e496:	3001      	adds	r0, #1
 800e498:	d09a      	beq.n	800e3d0 <_printf_i+0x12c>
 800e49a:	3501      	adds	r5, #1
 800e49c:	68e3      	ldr	r3, [r4, #12]
 800e49e:	9a03      	ldr	r2, [sp, #12]
 800e4a0:	1a9b      	subs	r3, r3, r2
 800e4a2:	42ab      	cmp	r3, r5
 800e4a4:	dcf2      	bgt.n	800e48c <_printf_i+0x1e8>
 800e4a6:	e7eb      	b.n	800e480 <_printf_i+0x1dc>
 800e4a8:	2500      	movs	r5, #0
 800e4aa:	f104 0919 	add.w	r9, r4, #25
 800e4ae:	e7f5      	b.n	800e49c <_printf_i+0x1f8>
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d1ac      	bne.n	800e40e <_printf_i+0x16a>
 800e4b4:	7803      	ldrb	r3, [r0, #0]
 800e4b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e4ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e4be:	e76c      	b.n	800e39a <_printf_i+0xf6>
 800e4c0:	08012be8 	.word	0x08012be8
 800e4c4:	08012bf9 	.word	0x08012bf9

0800e4c8 <_puts_r>:
 800e4c8:	b570      	push	{r4, r5, r6, lr}
 800e4ca:	460e      	mov	r6, r1
 800e4cc:	4605      	mov	r5, r0
 800e4ce:	b118      	cbz	r0, 800e4d8 <_puts_r+0x10>
 800e4d0:	6983      	ldr	r3, [r0, #24]
 800e4d2:	b90b      	cbnz	r3, 800e4d8 <_puts_r+0x10>
 800e4d4:	f001 f894 	bl	800f600 <__sinit>
 800e4d8:	69ab      	ldr	r3, [r5, #24]
 800e4da:	68ac      	ldr	r4, [r5, #8]
 800e4dc:	b913      	cbnz	r3, 800e4e4 <_puts_r+0x1c>
 800e4de:	4628      	mov	r0, r5
 800e4e0:	f001 f88e 	bl	800f600 <__sinit>
 800e4e4:	4b23      	ldr	r3, [pc, #140]	; (800e574 <_puts_r+0xac>)
 800e4e6:	429c      	cmp	r4, r3
 800e4e8:	d117      	bne.n	800e51a <_puts_r+0x52>
 800e4ea:	686c      	ldr	r4, [r5, #4]
 800e4ec:	89a3      	ldrh	r3, [r4, #12]
 800e4ee:	071b      	lsls	r3, r3, #28
 800e4f0:	d51d      	bpl.n	800e52e <_puts_r+0x66>
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	b1db      	cbz	r3, 800e52e <_puts_r+0x66>
 800e4f6:	3e01      	subs	r6, #1
 800e4f8:	68a3      	ldr	r3, [r4, #8]
 800e4fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e4fe:	3b01      	subs	r3, #1
 800e500:	60a3      	str	r3, [r4, #8]
 800e502:	b9e9      	cbnz	r1, 800e540 <_puts_r+0x78>
 800e504:	2b00      	cmp	r3, #0
 800e506:	da2e      	bge.n	800e566 <_puts_r+0x9e>
 800e508:	4622      	mov	r2, r4
 800e50a:	210a      	movs	r1, #10
 800e50c:	4628      	mov	r0, r5
 800e50e:	f000 f883 	bl	800e618 <__swbuf_r>
 800e512:	3001      	adds	r0, #1
 800e514:	d011      	beq.n	800e53a <_puts_r+0x72>
 800e516:	200a      	movs	r0, #10
 800e518:	e011      	b.n	800e53e <_puts_r+0x76>
 800e51a:	4b17      	ldr	r3, [pc, #92]	; (800e578 <_puts_r+0xb0>)
 800e51c:	429c      	cmp	r4, r3
 800e51e:	d101      	bne.n	800e524 <_puts_r+0x5c>
 800e520:	68ac      	ldr	r4, [r5, #8]
 800e522:	e7e3      	b.n	800e4ec <_puts_r+0x24>
 800e524:	4b15      	ldr	r3, [pc, #84]	; (800e57c <_puts_r+0xb4>)
 800e526:	429c      	cmp	r4, r3
 800e528:	bf08      	it	eq
 800e52a:	68ec      	ldreq	r4, [r5, #12]
 800e52c:	e7de      	b.n	800e4ec <_puts_r+0x24>
 800e52e:	4621      	mov	r1, r4
 800e530:	4628      	mov	r0, r5
 800e532:	f000 f8c3 	bl	800e6bc <__swsetup_r>
 800e536:	2800      	cmp	r0, #0
 800e538:	d0dd      	beq.n	800e4f6 <_puts_r+0x2e>
 800e53a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e53e:	bd70      	pop	{r4, r5, r6, pc}
 800e540:	2b00      	cmp	r3, #0
 800e542:	da04      	bge.n	800e54e <_puts_r+0x86>
 800e544:	69a2      	ldr	r2, [r4, #24]
 800e546:	429a      	cmp	r2, r3
 800e548:	dc06      	bgt.n	800e558 <_puts_r+0x90>
 800e54a:	290a      	cmp	r1, #10
 800e54c:	d004      	beq.n	800e558 <_puts_r+0x90>
 800e54e:	6823      	ldr	r3, [r4, #0]
 800e550:	1c5a      	adds	r2, r3, #1
 800e552:	6022      	str	r2, [r4, #0]
 800e554:	7019      	strb	r1, [r3, #0]
 800e556:	e7cf      	b.n	800e4f8 <_puts_r+0x30>
 800e558:	4622      	mov	r2, r4
 800e55a:	4628      	mov	r0, r5
 800e55c:	f000 f85c 	bl	800e618 <__swbuf_r>
 800e560:	3001      	adds	r0, #1
 800e562:	d1c9      	bne.n	800e4f8 <_puts_r+0x30>
 800e564:	e7e9      	b.n	800e53a <_puts_r+0x72>
 800e566:	6823      	ldr	r3, [r4, #0]
 800e568:	200a      	movs	r0, #10
 800e56a:	1c5a      	adds	r2, r3, #1
 800e56c:	6022      	str	r2, [r4, #0]
 800e56e:	7018      	strb	r0, [r3, #0]
 800e570:	e7e5      	b.n	800e53e <_puts_r+0x76>
 800e572:	bf00      	nop
 800e574:	08012c38 	.word	0x08012c38
 800e578:	08012c58 	.word	0x08012c58
 800e57c:	08012c18 	.word	0x08012c18

0800e580 <puts>:
 800e580:	4b02      	ldr	r3, [pc, #8]	; (800e58c <puts+0xc>)
 800e582:	4601      	mov	r1, r0
 800e584:	6818      	ldr	r0, [r3, #0]
 800e586:	f7ff bf9f 	b.w	800e4c8 <_puts_r>
 800e58a:	bf00      	nop
 800e58c:	20001cac 	.word	0x20001cac

0800e590 <sniprintf>:
 800e590:	b40c      	push	{r2, r3}
 800e592:	b530      	push	{r4, r5, lr}
 800e594:	4b17      	ldr	r3, [pc, #92]	; (800e5f4 <sniprintf+0x64>)
 800e596:	1e0c      	subs	r4, r1, #0
 800e598:	b09d      	sub	sp, #116	; 0x74
 800e59a:	681d      	ldr	r5, [r3, #0]
 800e59c:	da08      	bge.n	800e5b0 <sniprintf+0x20>
 800e59e:	238b      	movs	r3, #139	; 0x8b
 800e5a0:	602b      	str	r3, [r5, #0]
 800e5a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e5a6:	b01d      	add	sp, #116	; 0x74
 800e5a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e5ac:	b002      	add	sp, #8
 800e5ae:	4770      	bx	lr
 800e5b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e5b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e5b8:	bf14      	ite	ne
 800e5ba:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800e5be:	4623      	moveq	r3, r4
 800e5c0:	9304      	str	r3, [sp, #16]
 800e5c2:	9307      	str	r3, [sp, #28]
 800e5c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e5c8:	9002      	str	r0, [sp, #8]
 800e5ca:	9006      	str	r0, [sp, #24]
 800e5cc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e5d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e5d2:	ab21      	add	r3, sp, #132	; 0x84
 800e5d4:	a902      	add	r1, sp, #8
 800e5d6:	4628      	mov	r0, r5
 800e5d8:	9301      	str	r3, [sp, #4]
 800e5da:	f001 fd0b 	bl	800fff4 <_svfiprintf_r>
 800e5de:	1c43      	adds	r3, r0, #1
 800e5e0:	bfbc      	itt	lt
 800e5e2:	238b      	movlt	r3, #139	; 0x8b
 800e5e4:	602b      	strlt	r3, [r5, #0]
 800e5e6:	2c00      	cmp	r4, #0
 800e5e8:	d0dd      	beq.n	800e5a6 <sniprintf+0x16>
 800e5ea:	9b02      	ldr	r3, [sp, #8]
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	701a      	strb	r2, [r3, #0]
 800e5f0:	e7d9      	b.n	800e5a6 <sniprintf+0x16>
 800e5f2:	bf00      	nop
 800e5f4:	20001cac 	.word	0x20001cac

0800e5f8 <strcat>:
 800e5f8:	b510      	push	{r4, lr}
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	781a      	ldrb	r2, [r3, #0]
 800e5fe:	1c5c      	adds	r4, r3, #1
 800e600:	b93a      	cbnz	r2, 800e612 <strcat+0x1a>
 800e602:	3b01      	subs	r3, #1
 800e604:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e608:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e60c:	2a00      	cmp	r2, #0
 800e60e:	d1f9      	bne.n	800e604 <strcat+0xc>
 800e610:	bd10      	pop	{r4, pc}
 800e612:	4623      	mov	r3, r4
 800e614:	e7f2      	b.n	800e5fc <strcat+0x4>
	...

0800e618 <__swbuf_r>:
 800e618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e61a:	460e      	mov	r6, r1
 800e61c:	4614      	mov	r4, r2
 800e61e:	4605      	mov	r5, r0
 800e620:	b118      	cbz	r0, 800e62a <__swbuf_r+0x12>
 800e622:	6983      	ldr	r3, [r0, #24]
 800e624:	b90b      	cbnz	r3, 800e62a <__swbuf_r+0x12>
 800e626:	f000 ffeb 	bl	800f600 <__sinit>
 800e62a:	4b21      	ldr	r3, [pc, #132]	; (800e6b0 <__swbuf_r+0x98>)
 800e62c:	429c      	cmp	r4, r3
 800e62e:	d12a      	bne.n	800e686 <__swbuf_r+0x6e>
 800e630:	686c      	ldr	r4, [r5, #4]
 800e632:	69a3      	ldr	r3, [r4, #24]
 800e634:	60a3      	str	r3, [r4, #8]
 800e636:	89a3      	ldrh	r3, [r4, #12]
 800e638:	071a      	lsls	r2, r3, #28
 800e63a:	d52e      	bpl.n	800e69a <__swbuf_r+0x82>
 800e63c:	6923      	ldr	r3, [r4, #16]
 800e63e:	b363      	cbz	r3, 800e69a <__swbuf_r+0x82>
 800e640:	6923      	ldr	r3, [r4, #16]
 800e642:	6820      	ldr	r0, [r4, #0]
 800e644:	1ac0      	subs	r0, r0, r3
 800e646:	6963      	ldr	r3, [r4, #20]
 800e648:	b2f6      	uxtb	r6, r6
 800e64a:	4283      	cmp	r3, r0
 800e64c:	4637      	mov	r7, r6
 800e64e:	dc04      	bgt.n	800e65a <__swbuf_r+0x42>
 800e650:	4621      	mov	r1, r4
 800e652:	4628      	mov	r0, r5
 800e654:	f000 ff6a 	bl	800f52c <_fflush_r>
 800e658:	bb28      	cbnz	r0, 800e6a6 <__swbuf_r+0x8e>
 800e65a:	68a3      	ldr	r3, [r4, #8]
 800e65c:	3b01      	subs	r3, #1
 800e65e:	60a3      	str	r3, [r4, #8]
 800e660:	6823      	ldr	r3, [r4, #0]
 800e662:	1c5a      	adds	r2, r3, #1
 800e664:	6022      	str	r2, [r4, #0]
 800e666:	701e      	strb	r6, [r3, #0]
 800e668:	6963      	ldr	r3, [r4, #20]
 800e66a:	3001      	adds	r0, #1
 800e66c:	4283      	cmp	r3, r0
 800e66e:	d004      	beq.n	800e67a <__swbuf_r+0x62>
 800e670:	89a3      	ldrh	r3, [r4, #12]
 800e672:	07db      	lsls	r3, r3, #31
 800e674:	d519      	bpl.n	800e6aa <__swbuf_r+0x92>
 800e676:	2e0a      	cmp	r6, #10
 800e678:	d117      	bne.n	800e6aa <__swbuf_r+0x92>
 800e67a:	4621      	mov	r1, r4
 800e67c:	4628      	mov	r0, r5
 800e67e:	f000 ff55 	bl	800f52c <_fflush_r>
 800e682:	b190      	cbz	r0, 800e6aa <__swbuf_r+0x92>
 800e684:	e00f      	b.n	800e6a6 <__swbuf_r+0x8e>
 800e686:	4b0b      	ldr	r3, [pc, #44]	; (800e6b4 <__swbuf_r+0x9c>)
 800e688:	429c      	cmp	r4, r3
 800e68a:	d101      	bne.n	800e690 <__swbuf_r+0x78>
 800e68c:	68ac      	ldr	r4, [r5, #8]
 800e68e:	e7d0      	b.n	800e632 <__swbuf_r+0x1a>
 800e690:	4b09      	ldr	r3, [pc, #36]	; (800e6b8 <__swbuf_r+0xa0>)
 800e692:	429c      	cmp	r4, r3
 800e694:	bf08      	it	eq
 800e696:	68ec      	ldreq	r4, [r5, #12]
 800e698:	e7cb      	b.n	800e632 <__swbuf_r+0x1a>
 800e69a:	4621      	mov	r1, r4
 800e69c:	4628      	mov	r0, r5
 800e69e:	f000 f80d 	bl	800e6bc <__swsetup_r>
 800e6a2:	2800      	cmp	r0, #0
 800e6a4:	d0cc      	beq.n	800e640 <__swbuf_r+0x28>
 800e6a6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e6aa:	4638      	mov	r0, r7
 800e6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6ae:	bf00      	nop
 800e6b0:	08012c38 	.word	0x08012c38
 800e6b4:	08012c58 	.word	0x08012c58
 800e6b8:	08012c18 	.word	0x08012c18

0800e6bc <__swsetup_r>:
 800e6bc:	4b32      	ldr	r3, [pc, #200]	; (800e788 <__swsetup_r+0xcc>)
 800e6be:	b570      	push	{r4, r5, r6, lr}
 800e6c0:	681d      	ldr	r5, [r3, #0]
 800e6c2:	4606      	mov	r6, r0
 800e6c4:	460c      	mov	r4, r1
 800e6c6:	b125      	cbz	r5, 800e6d2 <__swsetup_r+0x16>
 800e6c8:	69ab      	ldr	r3, [r5, #24]
 800e6ca:	b913      	cbnz	r3, 800e6d2 <__swsetup_r+0x16>
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	f000 ff97 	bl	800f600 <__sinit>
 800e6d2:	4b2e      	ldr	r3, [pc, #184]	; (800e78c <__swsetup_r+0xd0>)
 800e6d4:	429c      	cmp	r4, r3
 800e6d6:	d10f      	bne.n	800e6f8 <__swsetup_r+0x3c>
 800e6d8:	686c      	ldr	r4, [r5, #4]
 800e6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6de:	b29a      	uxth	r2, r3
 800e6e0:	0715      	lsls	r5, r2, #28
 800e6e2:	d42c      	bmi.n	800e73e <__swsetup_r+0x82>
 800e6e4:	06d0      	lsls	r0, r2, #27
 800e6e6:	d411      	bmi.n	800e70c <__swsetup_r+0x50>
 800e6e8:	2209      	movs	r2, #9
 800e6ea:	6032      	str	r2, [r6, #0]
 800e6ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6f0:	81a3      	strh	r3, [r4, #12]
 800e6f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e6f6:	e03e      	b.n	800e776 <__swsetup_r+0xba>
 800e6f8:	4b25      	ldr	r3, [pc, #148]	; (800e790 <__swsetup_r+0xd4>)
 800e6fa:	429c      	cmp	r4, r3
 800e6fc:	d101      	bne.n	800e702 <__swsetup_r+0x46>
 800e6fe:	68ac      	ldr	r4, [r5, #8]
 800e700:	e7eb      	b.n	800e6da <__swsetup_r+0x1e>
 800e702:	4b24      	ldr	r3, [pc, #144]	; (800e794 <__swsetup_r+0xd8>)
 800e704:	429c      	cmp	r4, r3
 800e706:	bf08      	it	eq
 800e708:	68ec      	ldreq	r4, [r5, #12]
 800e70a:	e7e6      	b.n	800e6da <__swsetup_r+0x1e>
 800e70c:	0751      	lsls	r1, r2, #29
 800e70e:	d512      	bpl.n	800e736 <__swsetup_r+0x7a>
 800e710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e712:	b141      	cbz	r1, 800e726 <__swsetup_r+0x6a>
 800e714:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e718:	4299      	cmp	r1, r3
 800e71a:	d002      	beq.n	800e722 <__swsetup_r+0x66>
 800e71c:	4630      	mov	r0, r6
 800e71e:	f001 fb67 	bl	800fdf0 <_free_r>
 800e722:	2300      	movs	r3, #0
 800e724:	6363      	str	r3, [r4, #52]	; 0x34
 800e726:	89a3      	ldrh	r3, [r4, #12]
 800e728:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e72c:	81a3      	strh	r3, [r4, #12]
 800e72e:	2300      	movs	r3, #0
 800e730:	6063      	str	r3, [r4, #4]
 800e732:	6923      	ldr	r3, [r4, #16]
 800e734:	6023      	str	r3, [r4, #0]
 800e736:	89a3      	ldrh	r3, [r4, #12]
 800e738:	f043 0308 	orr.w	r3, r3, #8
 800e73c:	81a3      	strh	r3, [r4, #12]
 800e73e:	6923      	ldr	r3, [r4, #16]
 800e740:	b94b      	cbnz	r3, 800e756 <__swsetup_r+0x9a>
 800e742:	89a3      	ldrh	r3, [r4, #12]
 800e744:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e74c:	d003      	beq.n	800e756 <__swsetup_r+0x9a>
 800e74e:	4621      	mov	r1, r4
 800e750:	4630      	mov	r0, r6
 800e752:	f001 f811 	bl	800f778 <__smakebuf_r>
 800e756:	89a2      	ldrh	r2, [r4, #12]
 800e758:	f012 0301 	ands.w	r3, r2, #1
 800e75c:	d00c      	beq.n	800e778 <__swsetup_r+0xbc>
 800e75e:	2300      	movs	r3, #0
 800e760:	60a3      	str	r3, [r4, #8]
 800e762:	6963      	ldr	r3, [r4, #20]
 800e764:	425b      	negs	r3, r3
 800e766:	61a3      	str	r3, [r4, #24]
 800e768:	6923      	ldr	r3, [r4, #16]
 800e76a:	b953      	cbnz	r3, 800e782 <__swsetup_r+0xc6>
 800e76c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e770:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e774:	d1ba      	bne.n	800e6ec <__swsetup_r+0x30>
 800e776:	bd70      	pop	{r4, r5, r6, pc}
 800e778:	0792      	lsls	r2, r2, #30
 800e77a:	bf58      	it	pl
 800e77c:	6963      	ldrpl	r3, [r4, #20]
 800e77e:	60a3      	str	r3, [r4, #8]
 800e780:	e7f2      	b.n	800e768 <__swsetup_r+0xac>
 800e782:	2000      	movs	r0, #0
 800e784:	e7f7      	b.n	800e776 <__swsetup_r+0xba>
 800e786:	bf00      	nop
 800e788:	20001cac 	.word	0x20001cac
 800e78c:	08012c38 	.word	0x08012c38
 800e790:	08012c58 	.word	0x08012c58
 800e794:	08012c18 	.word	0x08012c18

0800e798 <quorem>:
 800e798:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e79c:	6903      	ldr	r3, [r0, #16]
 800e79e:	690c      	ldr	r4, [r1, #16]
 800e7a0:	42a3      	cmp	r3, r4
 800e7a2:	4680      	mov	r8, r0
 800e7a4:	f2c0 8082 	blt.w	800e8ac <quorem+0x114>
 800e7a8:	3c01      	subs	r4, #1
 800e7aa:	f101 0714 	add.w	r7, r1, #20
 800e7ae:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e7b2:	f100 0614 	add.w	r6, r0, #20
 800e7b6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e7ba:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e7be:	eb06 030c 	add.w	r3, r6, ip
 800e7c2:	3501      	adds	r5, #1
 800e7c4:	eb07 090c 	add.w	r9, r7, ip
 800e7c8:	9301      	str	r3, [sp, #4]
 800e7ca:	fbb0 f5f5 	udiv	r5, r0, r5
 800e7ce:	b395      	cbz	r5, 800e836 <quorem+0x9e>
 800e7d0:	f04f 0a00 	mov.w	sl, #0
 800e7d4:	4638      	mov	r0, r7
 800e7d6:	46b6      	mov	lr, r6
 800e7d8:	46d3      	mov	fp, sl
 800e7da:	f850 2b04 	ldr.w	r2, [r0], #4
 800e7de:	b293      	uxth	r3, r2
 800e7e0:	fb05 a303 	mla	r3, r5, r3, sl
 800e7e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7e8:	b29b      	uxth	r3, r3
 800e7ea:	ebab 0303 	sub.w	r3, fp, r3
 800e7ee:	0c12      	lsrs	r2, r2, #16
 800e7f0:	f8de b000 	ldr.w	fp, [lr]
 800e7f4:	fb05 a202 	mla	r2, r5, r2, sl
 800e7f8:	fa13 f38b 	uxtah	r3, r3, fp
 800e7fc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e800:	fa1f fb82 	uxth.w	fp, r2
 800e804:	f8de 2000 	ldr.w	r2, [lr]
 800e808:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e80c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e810:	b29b      	uxth	r3, r3
 800e812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e816:	4581      	cmp	r9, r0
 800e818:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e81c:	f84e 3b04 	str.w	r3, [lr], #4
 800e820:	d2db      	bcs.n	800e7da <quorem+0x42>
 800e822:	f856 300c 	ldr.w	r3, [r6, ip]
 800e826:	b933      	cbnz	r3, 800e836 <quorem+0x9e>
 800e828:	9b01      	ldr	r3, [sp, #4]
 800e82a:	3b04      	subs	r3, #4
 800e82c:	429e      	cmp	r6, r3
 800e82e:	461a      	mov	r2, r3
 800e830:	d330      	bcc.n	800e894 <quorem+0xfc>
 800e832:	f8c8 4010 	str.w	r4, [r8, #16]
 800e836:	4640      	mov	r0, r8
 800e838:	f001 fa06 	bl	800fc48 <__mcmp>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	db25      	blt.n	800e88c <quorem+0xf4>
 800e840:	3501      	adds	r5, #1
 800e842:	4630      	mov	r0, r6
 800e844:	f04f 0c00 	mov.w	ip, #0
 800e848:	f857 2b04 	ldr.w	r2, [r7], #4
 800e84c:	f8d0 e000 	ldr.w	lr, [r0]
 800e850:	b293      	uxth	r3, r2
 800e852:	ebac 0303 	sub.w	r3, ip, r3
 800e856:	0c12      	lsrs	r2, r2, #16
 800e858:	fa13 f38e 	uxtah	r3, r3, lr
 800e85c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e860:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e864:	b29b      	uxth	r3, r3
 800e866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e86a:	45b9      	cmp	r9, r7
 800e86c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e870:	f840 3b04 	str.w	r3, [r0], #4
 800e874:	d2e8      	bcs.n	800e848 <quorem+0xb0>
 800e876:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e87a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e87e:	b92a      	cbnz	r2, 800e88c <quorem+0xf4>
 800e880:	3b04      	subs	r3, #4
 800e882:	429e      	cmp	r6, r3
 800e884:	461a      	mov	r2, r3
 800e886:	d30b      	bcc.n	800e8a0 <quorem+0x108>
 800e888:	f8c8 4010 	str.w	r4, [r8, #16]
 800e88c:	4628      	mov	r0, r5
 800e88e:	b003      	add	sp, #12
 800e890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e894:	6812      	ldr	r2, [r2, #0]
 800e896:	3b04      	subs	r3, #4
 800e898:	2a00      	cmp	r2, #0
 800e89a:	d1ca      	bne.n	800e832 <quorem+0x9a>
 800e89c:	3c01      	subs	r4, #1
 800e89e:	e7c5      	b.n	800e82c <quorem+0x94>
 800e8a0:	6812      	ldr	r2, [r2, #0]
 800e8a2:	3b04      	subs	r3, #4
 800e8a4:	2a00      	cmp	r2, #0
 800e8a6:	d1ef      	bne.n	800e888 <quorem+0xf0>
 800e8a8:	3c01      	subs	r4, #1
 800e8aa:	e7ea      	b.n	800e882 <quorem+0xea>
 800e8ac:	2000      	movs	r0, #0
 800e8ae:	e7ee      	b.n	800e88e <quorem+0xf6>

0800e8b0 <_dtoa_r>:
 800e8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b4:	ec57 6b10 	vmov	r6, r7, d0
 800e8b8:	b097      	sub	sp, #92	; 0x5c
 800e8ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e8bc:	9106      	str	r1, [sp, #24]
 800e8be:	4604      	mov	r4, r0
 800e8c0:	920b      	str	r2, [sp, #44]	; 0x2c
 800e8c2:	9312      	str	r3, [sp, #72]	; 0x48
 800e8c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e8c8:	e9cd 6700 	strd	r6, r7, [sp]
 800e8cc:	b93d      	cbnz	r5, 800e8de <_dtoa_r+0x2e>
 800e8ce:	2010      	movs	r0, #16
 800e8d0:	f000 ff92 	bl	800f7f8 <malloc>
 800e8d4:	6260      	str	r0, [r4, #36]	; 0x24
 800e8d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e8da:	6005      	str	r5, [r0, #0]
 800e8dc:	60c5      	str	r5, [r0, #12]
 800e8de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8e0:	6819      	ldr	r1, [r3, #0]
 800e8e2:	b151      	cbz	r1, 800e8fa <_dtoa_r+0x4a>
 800e8e4:	685a      	ldr	r2, [r3, #4]
 800e8e6:	604a      	str	r2, [r1, #4]
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	4093      	lsls	r3, r2
 800e8ec:	608b      	str	r3, [r1, #8]
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	f000 ffc9 	bl	800f886 <_Bfree>
 800e8f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	601a      	str	r2, [r3, #0]
 800e8fa:	1e3b      	subs	r3, r7, #0
 800e8fc:	bfbb      	ittet	lt
 800e8fe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e902:	9301      	strlt	r3, [sp, #4]
 800e904:	2300      	movge	r3, #0
 800e906:	2201      	movlt	r2, #1
 800e908:	bfac      	ite	ge
 800e90a:	f8c8 3000 	strge.w	r3, [r8]
 800e90e:	f8c8 2000 	strlt.w	r2, [r8]
 800e912:	4baf      	ldr	r3, [pc, #700]	; (800ebd0 <_dtoa_r+0x320>)
 800e914:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e918:	ea33 0308 	bics.w	r3, r3, r8
 800e91c:	d114      	bne.n	800e948 <_dtoa_r+0x98>
 800e91e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e920:	f242 730f 	movw	r3, #9999	; 0x270f
 800e924:	6013      	str	r3, [r2, #0]
 800e926:	9b00      	ldr	r3, [sp, #0]
 800e928:	b923      	cbnz	r3, 800e934 <_dtoa_r+0x84>
 800e92a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e92e:	2800      	cmp	r0, #0
 800e930:	f000 8542 	beq.w	800f3b8 <_dtoa_r+0xb08>
 800e934:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e936:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ebe4 <_dtoa_r+0x334>
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	f000 8544 	beq.w	800f3c8 <_dtoa_r+0xb18>
 800e940:	f10b 0303 	add.w	r3, fp, #3
 800e944:	f000 bd3e 	b.w	800f3c4 <_dtoa_r+0xb14>
 800e948:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e94c:	2200      	movs	r2, #0
 800e94e:	2300      	movs	r3, #0
 800e950:	4630      	mov	r0, r6
 800e952:	4639      	mov	r1, r7
 800e954:	f7f2 f8e0 	bl	8000b18 <__aeabi_dcmpeq>
 800e958:	4681      	mov	r9, r0
 800e95a:	b168      	cbz	r0, 800e978 <_dtoa_r+0xc8>
 800e95c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e95e:	2301      	movs	r3, #1
 800e960:	6013      	str	r3, [r2, #0]
 800e962:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e964:	2b00      	cmp	r3, #0
 800e966:	f000 8524 	beq.w	800f3b2 <_dtoa_r+0xb02>
 800e96a:	4b9a      	ldr	r3, [pc, #616]	; (800ebd4 <_dtoa_r+0x324>)
 800e96c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e96e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800e972:	6013      	str	r3, [r2, #0]
 800e974:	f000 bd28 	b.w	800f3c8 <_dtoa_r+0xb18>
 800e978:	aa14      	add	r2, sp, #80	; 0x50
 800e97a:	a915      	add	r1, sp, #84	; 0x54
 800e97c:	ec47 6b10 	vmov	d0, r6, r7
 800e980:	4620      	mov	r0, r4
 800e982:	f001 f9d8 	bl	800fd36 <__d2b>
 800e986:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e98a:	9004      	str	r0, [sp, #16]
 800e98c:	2d00      	cmp	r5, #0
 800e98e:	d07c      	beq.n	800ea8a <_dtoa_r+0x1da>
 800e990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e994:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e998:	46b2      	mov	sl, r6
 800e99a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e99e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e9a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	4b8b      	ldr	r3, [pc, #556]	; (800ebd8 <_dtoa_r+0x328>)
 800e9aa:	4650      	mov	r0, sl
 800e9ac:	4659      	mov	r1, fp
 800e9ae:	f7f1 fc93 	bl	80002d8 <__aeabi_dsub>
 800e9b2:	a381      	add	r3, pc, #516	; (adr r3, 800ebb8 <_dtoa_r+0x308>)
 800e9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9b8:	f7f1 fe46 	bl	8000648 <__aeabi_dmul>
 800e9bc:	a380      	add	r3, pc, #512	; (adr r3, 800ebc0 <_dtoa_r+0x310>)
 800e9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c2:	f7f1 fc8b 	bl	80002dc <__adddf3>
 800e9c6:	4606      	mov	r6, r0
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	460f      	mov	r7, r1
 800e9cc:	f7f1 fdd2 	bl	8000574 <__aeabi_i2d>
 800e9d0:	a37d      	add	r3, pc, #500	; (adr r3, 800ebc8 <_dtoa_r+0x318>)
 800e9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d6:	f7f1 fe37 	bl	8000648 <__aeabi_dmul>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	4630      	mov	r0, r6
 800e9e0:	4639      	mov	r1, r7
 800e9e2:	f7f1 fc7b 	bl	80002dc <__adddf3>
 800e9e6:	4606      	mov	r6, r0
 800e9e8:	460f      	mov	r7, r1
 800e9ea:	f7f2 f8dd 	bl	8000ba8 <__aeabi_d2iz>
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	4682      	mov	sl, r0
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	4630      	mov	r0, r6
 800e9f6:	4639      	mov	r1, r7
 800e9f8:	f7f2 f898 	bl	8000b2c <__aeabi_dcmplt>
 800e9fc:	b148      	cbz	r0, 800ea12 <_dtoa_r+0x162>
 800e9fe:	4650      	mov	r0, sl
 800ea00:	f7f1 fdb8 	bl	8000574 <__aeabi_i2d>
 800ea04:	4632      	mov	r2, r6
 800ea06:	463b      	mov	r3, r7
 800ea08:	f7f2 f886 	bl	8000b18 <__aeabi_dcmpeq>
 800ea0c:	b908      	cbnz	r0, 800ea12 <_dtoa_r+0x162>
 800ea0e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ea12:	f1ba 0f16 	cmp.w	sl, #22
 800ea16:	d859      	bhi.n	800eacc <_dtoa_r+0x21c>
 800ea18:	4970      	ldr	r1, [pc, #448]	; (800ebdc <_dtoa_r+0x32c>)
 800ea1a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ea1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea26:	f7f2 f89f 	bl	8000b68 <__aeabi_dcmpgt>
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d050      	beq.n	800ead0 <_dtoa_r+0x220>
 800ea2e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ea32:	2300      	movs	r3, #0
 800ea34:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea38:	1b5d      	subs	r5, r3, r5
 800ea3a:	f1b5 0801 	subs.w	r8, r5, #1
 800ea3e:	bf49      	itett	mi
 800ea40:	f1c5 0301 	rsbmi	r3, r5, #1
 800ea44:	2300      	movpl	r3, #0
 800ea46:	9305      	strmi	r3, [sp, #20]
 800ea48:	f04f 0800 	movmi.w	r8, #0
 800ea4c:	bf58      	it	pl
 800ea4e:	9305      	strpl	r3, [sp, #20]
 800ea50:	f1ba 0f00 	cmp.w	sl, #0
 800ea54:	db3e      	blt.n	800ead4 <_dtoa_r+0x224>
 800ea56:	2300      	movs	r3, #0
 800ea58:	44d0      	add	r8, sl
 800ea5a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ea5e:	9307      	str	r3, [sp, #28]
 800ea60:	9b06      	ldr	r3, [sp, #24]
 800ea62:	2b09      	cmp	r3, #9
 800ea64:	f200 8090 	bhi.w	800eb88 <_dtoa_r+0x2d8>
 800ea68:	2b05      	cmp	r3, #5
 800ea6a:	bfc4      	itt	gt
 800ea6c:	3b04      	subgt	r3, #4
 800ea6e:	9306      	strgt	r3, [sp, #24]
 800ea70:	9b06      	ldr	r3, [sp, #24]
 800ea72:	f1a3 0302 	sub.w	r3, r3, #2
 800ea76:	bfcc      	ite	gt
 800ea78:	2500      	movgt	r5, #0
 800ea7a:	2501      	movle	r5, #1
 800ea7c:	2b03      	cmp	r3, #3
 800ea7e:	f200 808f 	bhi.w	800eba0 <_dtoa_r+0x2f0>
 800ea82:	e8df f003 	tbb	[pc, r3]
 800ea86:	7f7d      	.short	0x7f7d
 800ea88:	7131      	.short	0x7131
 800ea8a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ea8e:	441d      	add	r5, r3
 800ea90:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ea94:	2820      	cmp	r0, #32
 800ea96:	dd13      	ble.n	800eac0 <_dtoa_r+0x210>
 800ea98:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ea9c:	9b00      	ldr	r3, [sp, #0]
 800ea9e:	fa08 f800 	lsl.w	r8, r8, r0
 800eaa2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800eaa6:	fa23 f000 	lsr.w	r0, r3, r0
 800eaaa:	ea48 0000 	orr.w	r0, r8, r0
 800eaae:	f7f1 fd51 	bl	8000554 <__aeabi_ui2d>
 800eab2:	2301      	movs	r3, #1
 800eab4:	4682      	mov	sl, r0
 800eab6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800eaba:	3d01      	subs	r5, #1
 800eabc:	9313      	str	r3, [sp, #76]	; 0x4c
 800eabe:	e772      	b.n	800e9a6 <_dtoa_r+0xf6>
 800eac0:	9b00      	ldr	r3, [sp, #0]
 800eac2:	f1c0 0020 	rsb	r0, r0, #32
 800eac6:	fa03 f000 	lsl.w	r0, r3, r0
 800eaca:	e7f0      	b.n	800eaae <_dtoa_r+0x1fe>
 800eacc:	2301      	movs	r3, #1
 800eace:	e7b1      	b.n	800ea34 <_dtoa_r+0x184>
 800ead0:	900f      	str	r0, [sp, #60]	; 0x3c
 800ead2:	e7b0      	b.n	800ea36 <_dtoa_r+0x186>
 800ead4:	9b05      	ldr	r3, [sp, #20]
 800ead6:	eba3 030a 	sub.w	r3, r3, sl
 800eada:	9305      	str	r3, [sp, #20]
 800eadc:	f1ca 0300 	rsb	r3, sl, #0
 800eae0:	9307      	str	r3, [sp, #28]
 800eae2:	2300      	movs	r3, #0
 800eae4:	930e      	str	r3, [sp, #56]	; 0x38
 800eae6:	e7bb      	b.n	800ea60 <_dtoa_r+0x1b0>
 800eae8:	2301      	movs	r3, #1
 800eaea:	930a      	str	r3, [sp, #40]	; 0x28
 800eaec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	dd59      	ble.n	800eba6 <_dtoa_r+0x2f6>
 800eaf2:	9302      	str	r3, [sp, #8]
 800eaf4:	4699      	mov	r9, r3
 800eaf6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eaf8:	2200      	movs	r2, #0
 800eafa:	6072      	str	r2, [r6, #4]
 800eafc:	2204      	movs	r2, #4
 800eafe:	f102 0014 	add.w	r0, r2, #20
 800eb02:	4298      	cmp	r0, r3
 800eb04:	6871      	ldr	r1, [r6, #4]
 800eb06:	d953      	bls.n	800ebb0 <_dtoa_r+0x300>
 800eb08:	4620      	mov	r0, r4
 800eb0a:	f000 fe88 	bl	800f81e <_Balloc>
 800eb0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb10:	6030      	str	r0, [r6, #0]
 800eb12:	f1b9 0f0e 	cmp.w	r9, #14
 800eb16:	f8d3 b000 	ldr.w	fp, [r3]
 800eb1a:	f200 80e6 	bhi.w	800ecea <_dtoa_r+0x43a>
 800eb1e:	2d00      	cmp	r5, #0
 800eb20:	f000 80e3 	beq.w	800ecea <_dtoa_r+0x43a>
 800eb24:	ed9d 7b00 	vldr	d7, [sp]
 800eb28:	f1ba 0f00 	cmp.w	sl, #0
 800eb2c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800eb30:	dd74      	ble.n	800ec1c <_dtoa_r+0x36c>
 800eb32:	4a2a      	ldr	r2, [pc, #168]	; (800ebdc <_dtoa_r+0x32c>)
 800eb34:	f00a 030f 	and.w	r3, sl, #15
 800eb38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eb3c:	ed93 7b00 	vldr	d7, [r3]
 800eb40:	ea4f 162a 	mov.w	r6, sl, asr #4
 800eb44:	06f0      	lsls	r0, r6, #27
 800eb46:	ed8d 7b08 	vstr	d7, [sp, #32]
 800eb4a:	d565      	bpl.n	800ec18 <_dtoa_r+0x368>
 800eb4c:	4b24      	ldr	r3, [pc, #144]	; (800ebe0 <_dtoa_r+0x330>)
 800eb4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800eb52:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb56:	f7f1 fea1 	bl	800089c <__aeabi_ddiv>
 800eb5a:	e9cd 0100 	strd	r0, r1, [sp]
 800eb5e:	f006 060f 	and.w	r6, r6, #15
 800eb62:	2503      	movs	r5, #3
 800eb64:	4f1e      	ldr	r7, [pc, #120]	; (800ebe0 <_dtoa_r+0x330>)
 800eb66:	e04c      	b.n	800ec02 <_dtoa_r+0x352>
 800eb68:	2301      	movs	r3, #1
 800eb6a:	930a      	str	r3, [sp, #40]	; 0x28
 800eb6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb6e:	4453      	add	r3, sl
 800eb70:	f103 0901 	add.w	r9, r3, #1
 800eb74:	9302      	str	r3, [sp, #8]
 800eb76:	464b      	mov	r3, r9
 800eb78:	2b01      	cmp	r3, #1
 800eb7a:	bfb8      	it	lt
 800eb7c:	2301      	movlt	r3, #1
 800eb7e:	e7ba      	b.n	800eaf6 <_dtoa_r+0x246>
 800eb80:	2300      	movs	r3, #0
 800eb82:	e7b2      	b.n	800eaea <_dtoa_r+0x23a>
 800eb84:	2300      	movs	r3, #0
 800eb86:	e7f0      	b.n	800eb6a <_dtoa_r+0x2ba>
 800eb88:	2501      	movs	r5, #1
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	9306      	str	r3, [sp, #24]
 800eb8e:	950a      	str	r5, [sp, #40]	; 0x28
 800eb90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb94:	9302      	str	r3, [sp, #8]
 800eb96:	4699      	mov	r9, r3
 800eb98:	2200      	movs	r2, #0
 800eb9a:	2312      	movs	r3, #18
 800eb9c:	920b      	str	r2, [sp, #44]	; 0x2c
 800eb9e:	e7aa      	b.n	800eaf6 <_dtoa_r+0x246>
 800eba0:	2301      	movs	r3, #1
 800eba2:	930a      	str	r3, [sp, #40]	; 0x28
 800eba4:	e7f4      	b.n	800eb90 <_dtoa_r+0x2e0>
 800eba6:	2301      	movs	r3, #1
 800eba8:	9302      	str	r3, [sp, #8]
 800ebaa:	4699      	mov	r9, r3
 800ebac:	461a      	mov	r2, r3
 800ebae:	e7f5      	b.n	800eb9c <_dtoa_r+0x2ec>
 800ebb0:	3101      	adds	r1, #1
 800ebb2:	6071      	str	r1, [r6, #4]
 800ebb4:	0052      	lsls	r2, r2, #1
 800ebb6:	e7a2      	b.n	800eafe <_dtoa_r+0x24e>
 800ebb8:	636f4361 	.word	0x636f4361
 800ebbc:	3fd287a7 	.word	0x3fd287a7
 800ebc0:	8b60c8b3 	.word	0x8b60c8b3
 800ebc4:	3fc68a28 	.word	0x3fc68a28
 800ebc8:	509f79fb 	.word	0x509f79fb
 800ebcc:	3fd34413 	.word	0x3fd34413
 800ebd0:	7ff00000 	.word	0x7ff00000
 800ebd4:	08012e95 	.word	0x08012e95
 800ebd8:	3ff80000 	.word	0x3ff80000
 800ebdc:	08012ca0 	.word	0x08012ca0
 800ebe0:	08012c78 	.word	0x08012c78
 800ebe4:	08012c13 	.word	0x08012c13
 800ebe8:	07f1      	lsls	r1, r6, #31
 800ebea:	d508      	bpl.n	800ebfe <_dtoa_r+0x34e>
 800ebec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ebf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebf4:	f7f1 fd28 	bl	8000648 <__aeabi_dmul>
 800ebf8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ebfc:	3501      	adds	r5, #1
 800ebfe:	1076      	asrs	r6, r6, #1
 800ec00:	3708      	adds	r7, #8
 800ec02:	2e00      	cmp	r6, #0
 800ec04:	d1f0      	bne.n	800ebe8 <_dtoa_r+0x338>
 800ec06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ec0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec0e:	f7f1 fe45 	bl	800089c <__aeabi_ddiv>
 800ec12:	e9cd 0100 	strd	r0, r1, [sp]
 800ec16:	e01a      	b.n	800ec4e <_dtoa_r+0x39e>
 800ec18:	2502      	movs	r5, #2
 800ec1a:	e7a3      	b.n	800eb64 <_dtoa_r+0x2b4>
 800ec1c:	f000 80a0 	beq.w	800ed60 <_dtoa_r+0x4b0>
 800ec20:	f1ca 0600 	rsb	r6, sl, #0
 800ec24:	4b9f      	ldr	r3, [pc, #636]	; (800eea4 <_dtoa_r+0x5f4>)
 800ec26:	4fa0      	ldr	r7, [pc, #640]	; (800eea8 <_dtoa_r+0x5f8>)
 800ec28:	f006 020f 	and.w	r2, r6, #15
 800ec2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ec30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ec38:	f7f1 fd06 	bl	8000648 <__aeabi_dmul>
 800ec3c:	e9cd 0100 	strd	r0, r1, [sp]
 800ec40:	1136      	asrs	r6, r6, #4
 800ec42:	2300      	movs	r3, #0
 800ec44:	2502      	movs	r5, #2
 800ec46:	2e00      	cmp	r6, #0
 800ec48:	d17f      	bne.n	800ed4a <_dtoa_r+0x49a>
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d1e1      	bne.n	800ec12 <_dtoa_r+0x362>
 800ec4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f000 8087 	beq.w	800ed64 <_dtoa_r+0x4b4>
 800ec56:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	4b93      	ldr	r3, [pc, #588]	; (800eeac <_dtoa_r+0x5fc>)
 800ec5e:	4630      	mov	r0, r6
 800ec60:	4639      	mov	r1, r7
 800ec62:	f7f1 ff63 	bl	8000b2c <__aeabi_dcmplt>
 800ec66:	2800      	cmp	r0, #0
 800ec68:	d07c      	beq.n	800ed64 <_dtoa_r+0x4b4>
 800ec6a:	f1b9 0f00 	cmp.w	r9, #0
 800ec6e:	d079      	beq.n	800ed64 <_dtoa_r+0x4b4>
 800ec70:	9b02      	ldr	r3, [sp, #8]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	dd35      	ble.n	800ece2 <_dtoa_r+0x432>
 800ec76:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ec7a:	9308      	str	r3, [sp, #32]
 800ec7c:	4639      	mov	r1, r7
 800ec7e:	2200      	movs	r2, #0
 800ec80:	4b8b      	ldr	r3, [pc, #556]	; (800eeb0 <_dtoa_r+0x600>)
 800ec82:	4630      	mov	r0, r6
 800ec84:	f7f1 fce0 	bl	8000648 <__aeabi_dmul>
 800ec88:	e9cd 0100 	strd	r0, r1, [sp]
 800ec8c:	9f02      	ldr	r7, [sp, #8]
 800ec8e:	3501      	adds	r5, #1
 800ec90:	4628      	mov	r0, r5
 800ec92:	f7f1 fc6f 	bl	8000574 <__aeabi_i2d>
 800ec96:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec9a:	f7f1 fcd5 	bl	8000648 <__aeabi_dmul>
 800ec9e:	2200      	movs	r2, #0
 800eca0:	4b84      	ldr	r3, [pc, #528]	; (800eeb4 <_dtoa_r+0x604>)
 800eca2:	f7f1 fb1b 	bl	80002dc <__adddf3>
 800eca6:	4605      	mov	r5, r0
 800eca8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ecac:	2f00      	cmp	r7, #0
 800ecae:	d15d      	bne.n	800ed6c <_dtoa_r+0x4bc>
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	4b81      	ldr	r3, [pc, #516]	; (800eeb8 <_dtoa_r+0x608>)
 800ecb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ecb8:	f7f1 fb0e 	bl	80002d8 <__aeabi_dsub>
 800ecbc:	462a      	mov	r2, r5
 800ecbe:	4633      	mov	r3, r6
 800ecc0:	e9cd 0100 	strd	r0, r1, [sp]
 800ecc4:	f7f1 ff50 	bl	8000b68 <__aeabi_dcmpgt>
 800ecc8:	2800      	cmp	r0, #0
 800ecca:	f040 8288 	bne.w	800f1de <_dtoa_r+0x92e>
 800ecce:	462a      	mov	r2, r5
 800ecd0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ecd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ecd8:	f7f1 ff28 	bl	8000b2c <__aeabi_dcmplt>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	f040 827c 	bne.w	800f1da <_dtoa_r+0x92a>
 800ece2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ece6:	e9cd 2300 	strd	r2, r3, [sp]
 800ecea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	f2c0 8150 	blt.w	800ef92 <_dtoa_r+0x6e2>
 800ecf2:	f1ba 0f0e 	cmp.w	sl, #14
 800ecf6:	f300 814c 	bgt.w	800ef92 <_dtoa_r+0x6e2>
 800ecfa:	4b6a      	ldr	r3, [pc, #424]	; (800eea4 <_dtoa_r+0x5f4>)
 800ecfc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ed00:	ed93 7b00 	vldr	d7, [r3]
 800ed04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ed0c:	f280 80d8 	bge.w	800eec0 <_dtoa_r+0x610>
 800ed10:	f1b9 0f00 	cmp.w	r9, #0
 800ed14:	f300 80d4 	bgt.w	800eec0 <_dtoa_r+0x610>
 800ed18:	f040 825e 	bne.w	800f1d8 <_dtoa_r+0x928>
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	4b66      	ldr	r3, [pc, #408]	; (800eeb8 <_dtoa_r+0x608>)
 800ed20:	ec51 0b17 	vmov	r0, r1, d7
 800ed24:	f7f1 fc90 	bl	8000648 <__aeabi_dmul>
 800ed28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ed2c:	f7f1 ff12 	bl	8000b54 <__aeabi_dcmpge>
 800ed30:	464f      	mov	r7, r9
 800ed32:	464e      	mov	r6, r9
 800ed34:	2800      	cmp	r0, #0
 800ed36:	f040 8234 	bne.w	800f1a2 <_dtoa_r+0x8f2>
 800ed3a:	2331      	movs	r3, #49	; 0x31
 800ed3c:	f10b 0501 	add.w	r5, fp, #1
 800ed40:	f88b 3000 	strb.w	r3, [fp]
 800ed44:	f10a 0a01 	add.w	sl, sl, #1
 800ed48:	e22f      	b.n	800f1aa <_dtoa_r+0x8fa>
 800ed4a:	07f2      	lsls	r2, r6, #31
 800ed4c:	d505      	bpl.n	800ed5a <_dtoa_r+0x4aa>
 800ed4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed52:	f7f1 fc79 	bl	8000648 <__aeabi_dmul>
 800ed56:	3501      	adds	r5, #1
 800ed58:	2301      	movs	r3, #1
 800ed5a:	1076      	asrs	r6, r6, #1
 800ed5c:	3708      	adds	r7, #8
 800ed5e:	e772      	b.n	800ec46 <_dtoa_r+0x396>
 800ed60:	2502      	movs	r5, #2
 800ed62:	e774      	b.n	800ec4e <_dtoa_r+0x39e>
 800ed64:	f8cd a020 	str.w	sl, [sp, #32]
 800ed68:	464f      	mov	r7, r9
 800ed6a:	e791      	b.n	800ec90 <_dtoa_r+0x3e0>
 800ed6c:	4b4d      	ldr	r3, [pc, #308]	; (800eea4 <_dtoa_r+0x5f4>)
 800ed6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ed72:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ed76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d047      	beq.n	800ee0c <_dtoa_r+0x55c>
 800ed7c:	4602      	mov	r2, r0
 800ed7e:	460b      	mov	r3, r1
 800ed80:	2000      	movs	r0, #0
 800ed82:	494e      	ldr	r1, [pc, #312]	; (800eebc <_dtoa_r+0x60c>)
 800ed84:	f7f1 fd8a 	bl	800089c <__aeabi_ddiv>
 800ed88:	462a      	mov	r2, r5
 800ed8a:	4633      	mov	r3, r6
 800ed8c:	f7f1 faa4 	bl	80002d8 <__aeabi_dsub>
 800ed90:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ed94:	465d      	mov	r5, fp
 800ed96:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed9a:	f7f1 ff05 	bl	8000ba8 <__aeabi_d2iz>
 800ed9e:	4606      	mov	r6, r0
 800eda0:	f7f1 fbe8 	bl	8000574 <__aeabi_i2d>
 800eda4:	4602      	mov	r2, r0
 800eda6:	460b      	mov	r3, r1
 800eda8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edac:	f7f1 fa94 	bl	80002d8 <__aeabi_dsub>
 800edb0:	3630      	adds	r6, #48	; 0x30
 800edb2:	f805 6b01 	strb.w	r6, [r5], #1
 800edb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800edba:	e9cd 0100 	strd	r0, r1, [sp]
 800edbe:	f7f1 feb5 	bl	8000b2c <__aeabi_dcmplt>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d163      	bne.n	800ee8e <_dtoa_r+0x5de>
 800edc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800edca:	2000      	movs	r0, #0
 800edcc:	4937      	ldr	r1, [pc, #220]	; (800eeac <_dtoa_r+0x5fc>)
 800edce:	f7f1 fa83 	bl	80002d8 <__aeabi_dsub>
 800edd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800edd6:	f7f1 fea9 	bl	8000b2c <__aeabi_dcmplt>
 800edda:	2800      	cmp	r0, #0
 800eddc:	f040 80b7 	bne.w	800ef4e <_dtoa_r+0x69e>
 800ede0:	eba5 030b 	sub.w	r3, r5, fp
 800ede4:	429f      	cmp	r7, r3
 800ede6:	f77f af7c 	ble.w	800ece2 <_dtoa_r+0x432>
 800edea:	2200      	movs	r2, #0
 800edec:	4b30      	ldr	r3, [pc, #192]	; (800eeb0 <_dtoa_r+0x600>)
 800edee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800edf2:	f7f1 fc29 	bl	8000648 <__aeabi_dmul>
 800edf6:	2200      	movs	r2, #0
 800edf8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800edfc:	4b2c      	ldr	r3, [pc, #176]	; (800eeb0 <_dtoa_r+0x600>)
 800edfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee02:	f7f1 fc21 	bl	8000648 <__aeabi_dmul>
 800ee06:	e9cd 0100 	strd	r0, r1, [sp]
 800ee0a:	e7c4      	b.n	800ed96 <_dtoa_r+0x4e6>
 800ee0c:	462a      	mov	r2, r5
 800ee0e:	4633      	mov	r3, r6
 800ee10:	f7f1 fc1a 	bl	8000648 <__aeabi_dmul>
 800ee14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ee18:	eb0b 0507 	add.w	r5, fp, r7
 800ee1c:	465e      	mov	r6, fp
 800ee1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee22:	f7f1 fec1 	bl	8000ba8 <__aeabi_d2iz>
 800ee26:	4607      	mov	r7, r0
 800ee28:	f7f1 fba4 	bl	8000574 <__aeabi_i2d>
 800ee2c:	3730      	adds	r7, #48	; 0x30
 800ee2e:	4602      	mov	r2, r0
 800ee30:	460b      	mov	r3, r1
 800ee32:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee36:	f7f1 fa4f 	bl	80002d8 <__aeabi_dsub>
 800ee3a:	f806 7b01 	strb.w	r7, [r6], #1
 800ee3e:	42ae      	cmp	r6, r5
 800ee40:	e9cd 0100 	strd	r0, r1, [sp]
 800ee44:	f04f 0200 	mov.w	r2, #0
 800ee48:	d126      	bne.n	800ee98 <_dtoa_r+0x5e8>
 800ee4a:	4b1c      	ldr	r3, [pc, #112]	; (800eebc <_dtoa_r+0x60c>)
 800ee4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ee50:	f7f1 fa44 	bl	80002dc <__adddf3>
 800ee54:	4602      	mov	r2, r0
 800ee56:	460b      	mov	r3, r1
 800ee58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee5c:	f7f1 fe84 	bl	8000b68 <__aeabi_dcmpgt>
 800ee60:	2800      	cmp	r0, #0
 800ee62:	d174      	bne.n	800ef4e <_dtoa_r+0x69e>
 800ee64:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ee68:	2000      	movs	r0, #0
 800ee6a:	4914      	ldr	r1, [pc, #80]	; (800eebc <_dtoa_r+0x60c>)
 800ee6c:	f7f1 fa34 	bl	80002d8 <__aeabi_dsub>
 800ee70:	4602      	mov	r2, r0
 800ee72:	460b      	mov	r3, r1
 800ee74:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee78:	f7f1 fe58 	bl	8000b2c <__aeabi_dcmplt>
 800ee7c:	2800      	cmp	r0, #0
 800ee7e:	f43f af30 	beq.w	800ece2 <_dtoa_r+0x432>
 800ee82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee86:	2b30      	cmp	r3, #48	; 0x30
 800ee88:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ee8c:	d002      	beq.n	800ee94 <_dtoa_r+0x5e4>
 800ee8e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ee92:	e04a      	b.n	800ef2a <_dtoa_r+0x67a>
 800ee94:	4615      	mov	r5, r2
 800ee96:	e7f4      	b.n	800ee82 <_dtoa_r+0x5d2>
 800ee98:	4b05      	ldr	r3, [pc, #20]	; (800eeb0 <_dtoa_r+0x600>)
 800ee9a:	f7f1 fbd5 	bl	8000648 <__aeabi_dmul>
 800ee9e:	e9cd 0100 	strd	r0, r1, [sp]
 800eea2:	e7bc      	b.n	800ee1e <_dtoa_r+0x56e>
 800eea4:	08012ca0 	.word	0x08012ca0
 800eea8:	08012c78 	.word	0x08012c78
 800eeac:	3ff00000 	.word	0x3ff00000
 800eeb0:	40240000 	.word	0x40240000
 800eeb4:	401c0000 	.word	0x401c0000
 800eeb8:	40140000 	.word	0x40140000
 800eebc:	3fe00000 	.word	0x3fe00000
 800eec0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800eec4:	465d      	mov	r5, fp
 800eec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eeca:	4630      	mov	r0, r6
 800eecc:	4639      	mov	r1, r7
 800eece:	f7f1 fce5 	bl	800089c <__aeabi_ddiv>
 800eed2:	f7f1 fe69 	bl	8000ba8 <__aeabi_d2iz>
 800eed6:	4680      	mov	r8, r0
 800eed8:	f7f1 fb4c 	bl	8000574 <__aeabi_i2d>
 800eedc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eee0:	f7f1 fbb2 	bl	8000648 <__aeabi_dmul>
 800eee4:	4602      	mov	r2, r0
 800eee6:	460b      	mov	r3, r1
 800eee8:	4630      	mov	r0, r6
 800eeea:	4639      	mov	r1, r7
 800eeec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800eef0:	f7f1 f9f2 	bl	80002d8 <__aeabi_dsub>
 800eef4:	f805 6b01 	strb.w	r6, [r5], #1
 800eef8:	eba5 060b 	sub.w	r6, r5, fp
 800eefc:	45b1      	cmp	r9, r6
 800eefe:	4602      	mov	r2, r0
 800ef00:	460b      	mov	r3, r1
 800ef02:	d139      	bne.n	800ef78 <_dtoa_r+0x6c8>
 800ef04:	f7f1 f9ea 	bl	80002dc <__adddf3>
 800ef08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef0c:	4606      	mov	r6, r0
 800ef0e:	460f      	mov	r7, r1
 800ef10:	f7f1 fe2a 	bl	8000b68 <__aeabi_dcmpgt>
 800ef14:	b9c8      	cbnz	r0, 800ef4a <_dtoa_r+0x69a>
 800ef16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef1a:	4630      	mov	r0, r6
 800ef1c:	4639      	mov	r1, r7
 800ef1e:	f7f1 fdfb 	bl	8000b18 <__aeabi_dcmpeq>
 800ef22:	b110      	cbz	r0, 800ef2a <_dtoa_r+0x67a>
 800ef24:	f018 0f01 	tst.w	r8, #1
 800ef28:	d10f      	bne.n	800ef4a <_dtoa_r+0x69a>
 800ef2a:	9904      	ldr	r1, [sp, #16]
 800ef2c:	4620      	mov	r0, r4
 800ef2e:	f000 fcaa 	bl	800f886 <_Bfree>
 800ef32:	2300      	movs	r3, #0
 800ef34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ef36:	702b      	strb	r3, [r5, #0]
 800ef38:	f10a 0301 	add.w	r3, sl, #1
 800ef3c:	6013      	str	r3, [r2, #0]
 800ef3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	f000 8241 	beq.w	800f3c8 <_dtoa_r+0xb18>
 800ef46:	601d      	str	r5, [r3, #0]
 800ef48:	e23e      	b.n	800f3c8 <_dtoa_r+0xb18>
 800ef4a:	f8cd a020 	str.w	sl, [sp, #32]
 800ef4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ef52:	2a39      	cmp	r2, #57	; 0x39
 800ef54:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800ef58:	d108      	bne.n	800ef6c <_dtoa_r+0x6bc>
 800ef5a:	459b      	cmp	fp, r3
 800ef5c:	d10a      	bne.n	800ef74 <_dtoa_r+0x6c4>
 800ef5e:	9b08      	ldr	r3, [sp, #32]
 800ef60:	3301      	adds	r3, #1
 800ef62:	9308      	str	r3, [sp, #32]
 800ef64:	2330      	movs	r3, #48	; 0x30
 800ef66:	f88b 3000 	strb.w	r3, [fp]
 800ef6a:	465b      	mov	r3, fp
 800ef6c:	781a      	ldrb	r2, [r3, #0]
 800ef6e:	3201      	adds	r2, #1
 800ef70:	701a      	strb	r2, [r3, #0]
 800ef72:	e78c      	b.n	800ee8e <_dtoa_r+0x5de>
 800ef74:	461d      	mov	r5, r3
 800ef76:	e7ea      	b.n	800ef4e <_dtoa_r+0x69e>
 800ef78:	2200      	movs	r2, #0
 800ef7a:	4b9b      	ldr	r3, [pc, #620]	; (800f1e8 <_dtoa_r+0x938>)
 800ef7c:	f7f1 fb64 	bl	8000648 <__aeabi_dmul>
 800ef80:	2200      	movs	r2, #0
 800ef82:	2300      	movs	r3, #0
 800ef84:	4606      	mov	r6, r0
 800ef86:	460f      	mov	r7, r1
 800ef88:	f7f1 fdc6 	bl	8000b18 <__aeabi_dcmpeq>
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	d09a      	beq.n	800eec6 <_dtoa_r+0x616>
 800ef90:	e7cb      	b.n	800ef2a <_dtoa_r+0x67a>
 800ef92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ef94:	2a00      	cmp	r2, #0
 800ef96:	f000 808b 	beq.w	800f0b0 <_dtoa_r+0x800>
 800ef9a:	9a06      	ldr	r2, [sp, #24]
 800ef9c:	2a01      	cmp	r2, #1
 800ef9e:	dc6e      	bgt.n	800f07e <_dtoa_r+0x7ce>
 800efa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800efa2:	2a00      	cmp	r2, #0
 800efa4:	d067      	beq.n	800f076 <_dtoa_r+0x7c6>
 800efa6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800efaa:	9f07      	ldr	r7, [sp, #28]
 800efac:	9d05      	ldr	r5, [sp, #20]
 800efae:	9a05      	ldr	r2, [sp, #20]
 800efb0:	2101      	movs	r1, #1
 800efb2:	441a      	add	r2, r3
 800efb4:	4620      	mov	r0, r4
 800efb6:	9205      	str	r2, [sp, #20]
 800efb8:	4498      	add	r8, r3
 800efba:	f000 fd04 	bl	800f9c6 <__i2b>
 800efbe:	4606      	mov	r6, r0
 800efc0:	2d00      	cmp	r5, #0
 800efc2:	dd0c      	ble.n	800efde <_dtoa_r+0x72e>
 800efc4:	f1b8 0f00 	cmp.w	r8, #0
 800efc8:	dd09      	ble.n	800efde <_dtoa_r+0x72e>
 800efca:	4545      	cmp	r5, r8
 800efcc:	9a05      	ldr	r2, [sp, #20]
 800efce:	462b      	mov	r3, r5
 800efd0:	bfa8      	it	ge
 800efd2:	4643      	movge	r3, r8
 800efd4:	1ad2      	subs	r2, r2, r3
 800efd6:	9205      	str	r2, [sp, #20]
 800efd8:	1aed      	subs	r5, r5, r3
 800efda:	eba8 0803 	sub.w	r8, r8, r3
 800efde:	9b07      	ldr	r3, [sp, #28]
 800efe0:	b1eb      	cbz	r3, 800f01e <_dtoa_r+0x76e>
 800efe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d067      	beq.n	800f0b8 <_dtoa_r+0x808>
 800efe8:	b18f      	cbz	r7, 800f00e <_dtoa_r+0x75e>
 800efea:	4631      	mov	r1, r6
 800efec:	463a      	mov	r2, r7
 800efee:	4620      	mov	r0, r4
 800eff0:	f000 fd88 	bl	800fb04 <__pow5mult>
 800eff4:	9a04      	ldr	r2, [sp, #16]
 800eff6:	4601      	mov	r1, r0
 800eff8:	4606      	mov	r6, r0
 800effa:	4620      	mov	r0, r4
 800effc:	f000 fcec 	bl	800f9d8 <__multiply>
 800f000:	9904      	ldr	r1, [sp, #16]
 800f002:	9008      	str	r0, [sp, #32]
 800f004:	4620      	mov	r0, r4
 800f006:	f000 fc3e 	bl	800f886 <_Bfree>
 800f00a:	9b08      	ldr	r3, [sp, #32]
 800f00c:	9304      	str	r3, [sp, #16]
 800f00e:	9b07      	ldr	r3, [sp, #28]
 800f010:	1bda      	subs	r2, r3, r7
 800f012:	d004      	beq.n	800f01e <_dtoa_r+0x76e>
 800f014:	9904      	ldr	r1, [sp, #16]
 800f016:	4620      	mov	r0, r4
 800f018:	f000 fd74 	bl	800fb04 <__pow5mult>
 800f01c:	9004      	str	r0, [sp, #16]
 800f01e:	2101      	movs	r1, #1
 800f020:	4620      	mov	r0, r4
 800f022:	f000 fcd0 	bl	800f9c6 <__i2b>
 800f026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f028:	4607      	mov	r7, r0
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	f000 81d0 	beq.w	800f3d0 <_dtoa_r+0xb20>
 800f030:	461a      	mov	r2, r3
 800f032:	4601      	mov	r1, r0
 800f034:	4620      	mov	r0, r4
 800f036:	f000 fd65 	bl	800fb04 <__pow5mult>
 800f03a:	9b06      	ldr	r3, [sp, #24]
 800f03c:	2b01      	cmp	r3, #1
 800f03e:	4607      	mov	r7, r0
 800f040:	dc40      	bgt.n	800f0c4 <_dtoa_r+0x814>
 800f042:	9b00      	ldr	r3, [sp, #0]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d139      	bne.n	800f0bc <_dtoa_r+0x80c>
 800f048:	9b01      	ldr	r3, [sp, #4]
 800f04a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d136      	bne.n	800f0c0 <_dtoa_r+0x810>
 800f052:	9b01      	ldr	r3, [sp, #4]
 800f054:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f058:	0d1b      	lsrs	r3, r3, #20
 800f05a:	051b      	lsls	r3, r3, #20
 800f05c:	b12b      	cbz	r3, 800f06a <_dtoa_r+0x7ba>
 800f05e:	9b05      	ldr	r3, [sp, #20]
 800f060:	3301      	adds	r3, #1
 800f062:	9305      	str	r3, [sp, #20]
 800f064:	f108 0801 	add.w	r8, r8, #1
 800f068:	2301      	movs	r3, #1
 800f06a:	9307      	str	r3, [sp, #28]
 800f06c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d12a      	bne.n	800f0c8 <_dtoa_r+0x818>
 800f072:	2001      	movs	r0, #1
 800f074:	e030      	b.n	800f0d8 <_dtoa_r+0x828>
 800f076:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f078:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f07c:	e795      	b.n	800efaa <_dtoa_r+0x6fa>
 800f07e:	9b07      	ldr	r3, [sp, #28]
 800f080:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800f084:	42bb      	cmp	r3, r7
 800f086:	bfbf      	itttt	lt
 800f088:	9b07      	ldrlt	r3, [sp, #28]
 800f08a:	9707      	strlt	r7, [sp, #28]
 800f08c:	1afa      	sublt	r2, r7, r3
 800f08e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f090:	bfbb      	ittet	lt
 800f092:	189b      	addlt	r3, r3, r2
 800f094:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f096:	1bdf      	subge	r7, r3, r7
 800f098:	2700      	movlt	r7, #0
 800f09a:	f1b9 0f00 	cmp.w	r9, #0
 800f09e:	bfb5      	itete	lt
 800f0a0:	9b05      	ldrlt	r3, [sp, #20]
 800f0a2:	9d05      	ldrge	r5, [sp, #20]
 800f0a4:	eba3 0509 	sublt.w	r5, r3, r9
 800f0a8:	464b      	movge	r3, r9
 800f0aa:	bfb8      	it	lt
 800f0ac:	2300      	movlt	r3, #0
 800f0ae:	e77e      	b.n	800efae <_dtoa_r+0x6fe>
 800f0b0:	9f07      	ldr	r7, [sp, #28]
 800f0b2:	9d05      	ldr	r5, [sp, #20]
 800f0b4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f0b6:	e783      	b.n	800efc0 <_dtoa_r+0x710>
 800f0b8:	9a07      	ldr	r2, [sp, #28]
 800f0ba:	e7ab      	b.n	800f014 <_dtoa_r+0x764>
 800f0bc:	2300      	movs	r3, #0
 800f0be:	e7d4      	b.n	800f06a <_dtoa_r+0x7ba>
 800f0c0:	9b00      	ldr	r3, [sp, #0]
 800f0c2:	e7d2      	b.n	800f06a <_dtoa_r+0x7ba>
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	9307      	str	r3, [sp, #28]
 800f0c8:	693b      	ldr	r3, [r7, #16]
 800f0ca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f0ce:	6918      	ldr	r0, [r3, #16]
 800f0d0:	f000 fc2b 	bl	800f92a <__hi0bits>
 800f0d4:	f1c0 0020 	rsb	r0, r0, #32
 800f0d8:	4440      	add	r0, r8
 800f0da:	f010 001f 	ands.w	r0, r0, #31
 800f0de:	d047      	beq.n	800f170 <_dtoa_r+0x8c0>
 800f0e0:	f1c0 0320 	rsb	r3, r0, #32
 800f0e4:	2b04      	cmp	r3, #4
 800f0e6:	dd3b      	ble.n	800f160 <_dtoa_r+0x8b0>
 800f0e8:	9b05      	ldr	r3, [sp, #20]
 800f0ea:	f1c0 001c 	rsb	r0, r0, #28
 800f0ee:	4403      	add	r3, r0
 800f0f0:	9305      	str	r3, [sp, #20]
 800f0f2:	4405      	add	r5, r0
 800f0f4:	4480      	add	r8, r0
 800f0f6:	9b05      	ldr	r3, [sp, #20]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	dd05      	ble.n	800f108 <_dtoa_r+0x858>
 800f0fc:	461a      	mov	r2, r3
 800f0fe:	9904      	ldr	r1, [sp, #16]
 800f100:	4620      	mov	r0, r4
 800f102:	f000 fd4d 	bl	800fba0 <__lshift>
 800f106:	9004      	str	r0, [sp, #16]
 800f108:	f1b8 0f00 	cmp.w	r8, #0
 800f10c:	dd05      	ble.n	800f11a <_dtoa_r+0x86a>
 800f10e:	4639      	mov	r1, r7
 800f110:	4642      	mov	r2, r8
 800f112:	4620      	mov	r0, r4
 800f114:	f000 fd44 	bl	800fba0 <__lshift>
 800f118:	4607      	mov	r7, r0
 800f11a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f11c:	b353      	cbz	r3, 800f174 <_dtoa_r+0x8c4>
 800f11e:	4639      	mov	r1, r7
 800f120:	9804      	ldr	r0, [sp, #16]
 800f122:	f000 fd91 	bl	800fc48 <__mcmp>
 800f126:	2800      	cmp	r0, #0
 800f128:	da24      	bge.n	800f174 <_dtoa_r+0x8c4>
 800f12a:	2300      	movs	r3, #0
 800f12c:	220a      	movs	r2, #10
 800f12e:	9904      	ldr	r1, [sp, #16]
 800f130:	4620      	mov	r0, r4
 800f132:	f000 fbbf 	bl	800f8b4 <__multadd>
 800f136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f138:	9004      	str	r0, [sp, #16]
 800f13a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f13e:	2b00      	cmp	r3, #0
 800f140:	f000 814d 	beq.w	800f3de <_dtoa_r+0xb2e>
 800f144:	2300      	movs	r3, #0
 800f146:	4631      	mov	r1, r6
 800f148:	220a      	movs	r2, #10
 800f14a:	4620      	mov	r0, r4
 800f14c:	f000 fbb2 	bl	800f8b4 <__multadd>
 800f150:	9b02      	ldr	r3, [sp, #8]
 800f152:	2b00      	cmp	r3, #0
 800f154:	4606      	mov	r6, r0
 800f156:	dc4f      	bgt.n	800f1f8 <_dtoa_r+0x948>
 800f158:	9b06      	ldr	r3, [sp, #24]
 800f15a:	2b02      	cmp	r3, #2
 800f15c:	dd4c      	ble.n	800f1f8 <_dtoa_r+0x948>
 800f15e:	e011      	b.n	800f184 <_dtoa_r+0x8d4>
 800f160:	d0c9      	beq.n	800f0f6 <_dtoa_r+0x846>
 800f162:	9a05      	ldr	r2, [sp, #20]
 800f164:	331c      	adds	r3, #28
 800f166:	441a      	add	r2, r3
 800f168:	9205      	str	r2, [sp, #20]
 800f16a:	441d      	add	r5, r3
 800f16c:	4498      	add	r8, r3
 800f16e:	e7c2      	b.n	800f0f6 <_dtoa_r+0x846>
 800f170:	4603      	mov	r3, r0
 800f172:	e7f6      	b.n	800f162 <_dtoa_r+0x8b2>
 800f174:	f1b9 0f00 	cmp.w	r9, #0
 800f178:	dc38      	bgt.n	800f1ec <_dtoa_r+0x93c>
 800f17a:	9b06      	ldr	r3, [sp, #24]
 800f17c:	2b02      	cmp	r3, #2
 800f17e:	dd35      	ble.n	800f1ec <_dtoa_r+0x93c>
 800f180:	f8cd 9008 	str.w	r9, [sp, #8]
 800f184:	9b02      	ldr	r3, [sp, #8]
 800f186:	b963      	cbnz	r3, 800f1a2 <_dtoa_r+0x8f2>
 800f188:	4639      	mov	r1, r7
 800f18a:	2205      	movs	r2, #5
 800f18c:	4620      	mov	r0, r4
 800f18e:	f000 fb91 	bl	800f8b4 <__multadd>
 800f192:	4601      	mov	r1, r0
 800f194:	4607      	mov	r7, r0
 800f196:	9804      	ldr	r0, [sp, #16]
 800f198:	f000 fd56 	bl	800fc48 <__mcmp>
 800f19c:	2800      	cmp	r0, #0
 800f19e:	f73f adcc 	bgt.w	800ed3a <_dtoa_r+0x48a>
 800f1a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1a4:	465d      	mov	r5, fp
 800f1a6:	ea6f 0a03 	mvn.w	sl, r3
 800f1aa:	f04f 0900 	mov.w	r9, #0
 800f1ae:	4639      	mov	r1, r7
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	f000 fb68 	bl	800f886 <_Bfree>
 800f1b6:	2e00      	cmp	r6, #0
 800f1b8:	f43f aeb7 	beq.w	800ef2a <_dtoa_r+0x67a>
 800f1bc:	f1b9 0f00 	cmp.w	r9, #0
 800f1c0:	d005      	beq.n	800f1ce <_dtoa_r+0x91e>
 800f1c2:	45b1      	cmp	r9, r6
 800f1c4:	d003      	beq.n	800f1ce <_dtoa_r+0x91e>
 800f1c6:	4649      	mov	r1, r9
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	f000 fb5c 	bl	800f886 <_Bfree>
 800f1ce:	4631      	mov	r1, r6
 800f1d0:	4620      	mov	r0, r4
 800f1d2:	f000 fb58 	bl	800f886 <_Bfree>
 800f1d6:	e6a8      	b.n	800ef2a <_dtoa_r+0x67a>
 800f1d8:	2700      	movs	r7, #0
 800f1da:	463e      	mov	r6, r7
 800f1dc:	e7e1      	b.n	800f1a2 <_dtoa_r+0x8f2>
 800f1de:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f1e2:	463e      	mov	r6, r7
 800f1e4:	e5a9      	b.n	800ed3a <_dtoa_r+0x48a>
 800f1e6:	bf00      	nop
 800f1e8:	40240000 	.word	0x40240000
 800f1ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1ee:	f8cd 9008 	str.w	r9, [sp, #8]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	f000 80fa 	beq.w	800f3ec <_dtoa_r+0xb3c>
 800f1f8:	2d00      	cmp	r5, #0
 800f1fa:	dd05      	ble.n	800f208 <_dtoa_r+0x958>
 800f1fc:	4631      	mov	r1, r6
 800f1fe:	462a      	mov	r2, r5
 800f200:	4620      	mov	r0, r4
 800f202:	f000 fccd 	bl	800fba0 <__lshift>
 800f206:	4606      	mov	r6, r0
 800f208:	9b07      	ldr	r3, [sp, #28]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d04c      	beq.n	800f2a8 <_dtoa_r+0x9f8>
 800f20e:	6871      	ldr	r1, [r6, #4]
 800f210:	4620      	mov	r0, r4
 800f212:	f000 fb04 	bl	800f81e <_Balloc>
 800f216:	6932      	ldr	r2, [r6, #16]
 800f218:	3202      	adds	r2, #2
 800f21a:	4605      	mov	r5, r0
 800f21c:	0092      	lsls	r2, r2, #2
 800f21e:	f106 010c 	add.w	r1, r6, #12
 800f222:	300c      	adds	r0, #12
 800f224:	f000 faf0 	bl	800f808 <memcpy>
 800f228:	2201      	movs	r2, #1
 800f22a:	4629      	mov	r1, r5
 800f22c:	4620      	mov	r0, r4
 800f22e:	f000 fcb7 	bl	800fba0 <__lshift>
 800f232:	9b00      	ldr	r3, [sp, #0]
 800f234:	f8cd b014 	str.w	fp, [sp, #20]
 800f238:	f003 0301 	and.w	r3, r3, #1
 800f23c:	46b1      	mov	r9, r6
 800f23e:	9307      	str	r3, [sp, #28]
 800f240:	4606      	mov	r6, r0
 800f242:	4639      	mov	r1, r7
 800f244:	9804      	ldr	r0, [sp, #16]
 800f246:	f7ff faa7 	bl	800e798 <quorem>
 800f24a:	4649      	mov	r1, r9
 800f24c:	4605      	mov	r5, r0
 800f24e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f252:	9804      	ldr	r0, [sp, #16]
 800f254:	f000 fcf8 	bl	800fc48 <__mcmp>
 800f258:	4632      	mov	r2, r6
 800f25a:	9000      	str	r0, [sp, #0]
 800f25c:	4639      	mov	r1, r7
 800f25e:	4620      	mov	r0, r4
 800f260:	f000 fd0c 	bl	800fc7c <__mdiff>
 800f264:	68c3      	ldr	r3, [r0, #12]
 800f266:	4602      	mov	r2, r0
 800f268:	bb03      	cbnz	r3, 800f2ac <_dtoa_r+0x9fc>
 800f26a:	4601      	mov	r1, r0
 800f26c:	9008      	str	r0, [sp, #32]
 800f26e:	9804      	ldr	r0, [sp, #16]
 800f270:	f000 fcea 	bl	800fc48 <__mcmp>
 800f274:	9a08      	ldr	r2, [sp, #32]
 800f276:	4603      	mov	r3, r0
 800f278:	4611      	mov	r1, r2
 800f27a:	4620      	mov	r0, r4
 800f27c:	9308      	str	r3, [sp, #32]
 800f27e:	f000 fb02 	bl	800f886 <_Bfree>
 800f282:	9b08      	ldr	r3, [sp, #32]
 800f284:	b9a3      	cbnz	r3, 800f2b0 <_dtoa_r+0xa00>
 800f286:	9a06      	ldr	r2, [sp, #24]
 800f288:	b992      	cbnz	r2, 800f2b0 <_dtoa_r+0xa00>
 800f28a:	9a07      	ldr	r2, [sp, #28]
 800f28c:	b982      	cbnz	r2, 800f2b0 <_dtoa_r+0xa00>
 800f28e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f292:	d029      	beq.n	800f2e8 <_dtoa_r+0xa38>
 800f294:	9b00      	ldr	r3, [sp, #0]
 800f296:	2b00      	cmp	r3, #0
 800f298:	dd01      	ble.n	800f29e <_dtoa_r+0x9ee>
 800f29a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f29e:	9b05      	ldr	r3, [sp, #20]
 800f2a0:	1c5d      	adds	r5, r3, #1
 800f2a2:	f883 8000 	strb.w	r8, [r3]
 800f2a6:	e782      	b.n	800f1ae <_dtoa_r+0x8fe>
 800f2a8:	4630      	mov	r0, r6
 800f2aa:	e7c2      	b.n	800f232 <_dtoa_r+0x982>
 800f2ac:	2301      	movs	r3, #1
 800f2ae:	e7e3      	b.n	800f278 <_dtoa_r+0x9c8>
 800f2b0:	9a00      	ldr	r2, [sp, #0]
 800f2b2:	2a00      	cmp	r2, #0
 800f2b4:	db04      	blt.n	800f2c0 <_dtoa_r+0xa10>
 800f2b6:	d125      	bne.n	800f304 <_dtoa_r+0xa54>
 800f2b8:	9a06      	ldr	r2, [sp, #24]
 800f2ba:	bb1a      	cbnz	r2, 800f304 <_dtoa_r+0xa54>
 800f2bc:	9a07      	ldr	r2, [sp, #28]
 800f2be:	bb0a      	cbnz	r2, 800f304 <_dtoa_r+0xa54>
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	ddec      	ble.n	800f29e <_dtoa_r+0x9ee>
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	9904      	ldr	r1, [sp, #16]
 800f2c8:	4620      	mov	r0, r4
 800f2ca:	f000 fc69 	bl	800fba0 <__lshift>
 800f2ce:	4639      	mov	r1, r7
 800f2d0:	9004      	str	r0, [sp, #16]
 800f2d2:	f000 fcb9 	bl	800fc48 <__mcmp>
 800f2d6:	2800      	cmp	r0, #0
 800f2d8:	dc03      	bgt.n	800f2e2 <_dtoa_r+0xa32>
 800f2da:	d1e0      	bne.n	800f29e <_dtoa_r+0x9ee>
 800f2dc:	f018 0f01 	tst.w	r8, #1
 800f2e0:	d0dd      	beq.n	800f29e <_dtoa_r+0x9ee>
 800f2e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f2e6:	d1d8      	bne.n	800f29a <_dtoa_r+0x9ea>
 800f2e8:	9b05      	ldr	r3, [sp, #20]
 800f2ea:	9a05      	ldr	r2, [sp, #20]
 800f2ec:	1c5d      	adds	r5, r3, #1
 800f2ee:	2339      	movs	r3, #57	; 0x39
 800f2f0:	7013      	strb	r3, [r2, #0]
 800f2f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f2f6:	2b39      	cmp	r3, #57	; 0x39
 800f2f8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f2fc:	d04f      	beq.n	800f39e <_dtoa_r+0xaee>
 800f2fe:	3301      	adds	r3, #1
 800f300:	7013      	strb	r3, [r2, #0]
 800f302:	e754      	b.n	800f1ae <_dtoa_r+0x8fe>
 800f304:	9a05      	ldr	r2, [sp, #20]
 800f306:	2b00      	cmp	r3, #0
 800f308:	f102 0501 	add.w	r5, r2, #1
 800f30c:	dd06      	ble.n	800f31c <_dtoa_r+0xa6c>
 800f30e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f312:	d0e9      	beq.n	800f2e8 <_dtoa_r+0xa38>
 800f314:	f108 0801 	add.w	r8, r8, #1
 800f318:	9b05      	ldr	r3, [sp, #20]
 800f31a:	e7c2      	b.n	800f2a2 <_dtoa_r+0x9f2>
 800f31c:	9a02      	ldr	r2, [sp, #8]
 800f31e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f322:	eba5 030b 	sub.w	r3, r5, fp
 800f326:	4293      	cmp	r3, r2
 800f328:	d021      	beq.n	800f36e <_dtoa_r+0xabe>
 800f32a:	2300      	movs	r3, #0
 800f32c:	220a      	movs	r2, #10
 800f32e:	9904      	ldr	r1, [sp, #16]
 800f330:	4620      	mov	r0, r4
 800f332:	f000 fabf 	bl	800f8b4 <__multadd>
 800f336:	45b1      	cmp	r9, r6
 800f338:	9004      	str	r0, [sp, #16]
 800f33a:	f04f 0300 	mov.w	r3, #0
 800f33e:	f04f 020a 	mov.w	r2, #10
 800f342:	4649      	mov	r1, r9
 800f344:	4620      	mov	r0, r4
 800f346:	d105      	bne.n	800f354 <_dtoa_r+0xaa4>
 800f348:	f000 fab4 	bl	800f8b4 <__multadd>
 800f34c:	4681      	mov	r9, r0
 800f34e:	4606      	mov	r6, r0
 800f350:	9505      	str	r5, [sp, #20]
 800f352:	e776      	b.n	800f242 <_dtoa_r+0x992>
 800f354:	f000 faae 	bl	800f8b4 <__multadd>
 800f358:	4631      	mov	r1, r6
 800f35a:	4681      	mov	r9, r0
 800f35c:	2300      	movs	r3, #0
 800f35e:	220a      	movs	r2, #10
 800f360:	4620      	mov	r0, r4
 800f362:	f000 faa7 	bl	800f8b4 <__multadd>
 800f366:	4606      	mov	r6, r0
 800f368:	e7f2      	b.n	800f350 <_dtoa_r+0xaa0>
 800f36a:	f04f 0900 	mov.w	r9, #0
 800f36e:	2201      	movs	r2, #1
 800f370:	9904      	ldr	r1, [sp, #16]
 800f372:	4620      	mov	r0, r4
 800f374:	f000 fc14 	bl	800fba0 <__lshift>
 800f378:	4639      	mov	r1, r7
 800f37a:	9004      	str	r0, [sp, #16]
 800f37c:	f000 fc64 	bl	800fc48 <__mcmp>
 800f380:	2800      	cmp	r0, #0
 800f382:	dcb6      	bgt.n	800f2f2 <_dtoa_r+0xa42>
 800f384:	d102      	bne.n	800f38c <_dtoa_r+0xadc>
 800f386:	f018 0f01 	tst.w	r8, #1
 800f38a:	d1b2      	bne.n	800f2f2 <_dtoa_r+0xa42>
 800f38c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f390:	2b30      	cmp	r3, #48	; 0x30
 800f392:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800f396:	f47f af0a 	bne.w	800f1ae <_dtoa_r+0x8fe>
 800f39a:	4615      	mov	r5, r2
 800f39c:	e7f6      	b.n	800f38c <_dtoa_r+0xadc>
 800f39e:	4593      	cmp	fp, r2
 800f3a0:	d105      	bne.n	800f3ae <_dtoa_r+0xafe>
 800f3a2:	2331      	movs	r3, #49	; 0x31
 800f3a4:	f10a 0a01 	add.w	sl, sl, #1
 800f3a8:	f88b 3000 	strb.w	r3, [fp]
 800f3ac:	e6ff      	b.n	800f1ae <_dtoa_r+0x8fe>
 800f3ae:	4615      	mov	r5, r2
 800f3b0:	e79f      	b.n	800f2f2 <_dtoa_r+0xa42>
 800f3b2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f418 <_dtoa_r+0xb68>
 800f3b6:	e007      	b.n	800f3c8 <_dtoa_r+0xb18>
 800f3b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f3ba:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f41c <_dtoa_r+0xb6c>
 800f3be:	b11b      	cbz	r3, 800f3c8 <_dtoa_r+0xb18>
 800f3c0:	f10b 0308 	add.w	r3, fp, #8
 800f3c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f3c6:	6013      	str	r3, [r2, #0]
 800f3c8:	4658      	mov	r0, fp
 800f3ca:	b017      	add	sp, #92	; 0x5c
 800f3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3d0:	9b06      	ldr	r3, [sp, #24]
 800f3d2:	2b01      	cmp	r3, #1
 800f3d4:	f77f ae35 	ble.w	800f042 <_dtoa_r+0x792>
 800f3d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f3da:	9307      	str	r3, [sp, #28]
 800f3dc:	e649      	b.n	800f072 <_dtoa_r+0x7c2>
 800f3de:	9b02      	ldr	r3, [sp, #8]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	dc03      	bgt.n	800f3ec <_dtoa_r+0xb3c>
 800f3e4:	9b06      	ldr	r3, [sp, #24]
 800f3e6:	2b02      	cmp	r3, #2
 800f3e8:	f73f aecc 	bgt.w	800f184 <_dtoa_r+0x8d4>
 800f3ec:	465d      	mov	r5, fp
 800f3ee:	4639      	mov	r1, r7
 800f3f0:	9804      	ldr	r0, [sp, #16]
 800f3f2:	f7ff f9d1 	bl	800e798 <quorem>
 800f3f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f3fa:	f805 8b01 	strb.w	r8, [r5], #1
 800f3fe:	9a02      	ldr	r2, [sp, #8]
 800f400:	eba5 030b 	sub.w	r3, r5, fp
 800f404:	429a      	cmp	r2, r3
 800f406:	ddb0      	ble.n	800f36a <_dtoa_r+0xaba>
 800f408:	2300      	movs	r3, #0
 800f40a:	220a      	movs	r2, #10
 800f40c:	9904      	ldr	r1, [sp, #16]
 800f40e:	4620      	mov	r0, r4
 800f410:	f000 fa50 	bl	800f8b4 <__multadd>
 800f414:	9004      	str	r0, [sp, #16]
 800f416:	e7ea      	b.n	800f3ee <_dtoa_r+0xb3e>
 800f418:	08012e94 	.word	0x08012e94
 800f41c:	08012c0a 	.word	0x08012c0a

0800f420 <__sflush_r>:
 800f420:	898a      	ldrh	r2, [r1, #12]
 800f422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f426:	4605      	mov	r5, r0
 800f428:	0710      	lsls	r0, r2, #28
 800f42a:	460c      	mov	r4, r1
 800f42c:	d458      	bmi.n	800f4e0 <__sflush_r+0xc0>
 800f42e:	684b      	ldr	r3, [r1, #4]
 800f430:	2b00      	cmp	r3, #0
 800f432:	dc05      	bgt.n	800f440 <__sflush_r+0x20>
 800f434:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f436:	2b00      	cmp	r3, #0
 800f438:	dc02      	bgt.n	800f440 <__sflush_r+0x20>
 800f43a:	2000      	movs	r0, #0
 800f43c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f440:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f442:	2e00      	cmp	r6, #0
 800f444:	d0f9      	beq.n	800f43a <__sflush_r+0x1a>
 800f446:	2300      	movs	r3, #0
 800f448:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f44c:	682f      	ldr	r7, [r5, #0]
 800f44e:	6a21      	ldr	r1, [r4, #32]
 800f450:	602b      	str	r3, [r5, #0]
 800f452:	d032      	beq.n	800f4ba <__sflush_r+0x9a>
 800f454:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f456:	89a3      	ldrh	r3, [r4, #12]
 800f458:	075a      	lsls	r2, r3, #29
 800f45a:	d505      	bpl.n	800f468 <__sflush_r+0x48>
 800f45c:	6863      	ldr	r3, [r4, #4]
 800f45e:	1ac0      	subs	r0, r0, r3
 800f460:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f462:	b10b      	cbz	r3, 800f468 <__sflush_r+0x48>
 800f464:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f466:	1ac0      	subs	r0, r0, r3
 800f468:	2300      	movs	r3, #0
 800f46a:	4602      	mov	r2, r0
 800f46c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f46e:	6a21      	ldr	r1, [r4, #32]
 800f470:	4628      	mov	r0, r5
 800f472:	47b0      	blx	r6
 800f474:	1c43      	adds	r3, r0, #1
 800f476:	89a3      	ldrh	r3, [r4, #12]
 800f478:	d106      	bne.n	800f488 <__sflush_r+0x68>
 800f47a:	6829      	ldr	r1, [r5, #0]
 800f47c:	291d      	cmp	r1, #29
 800f47e:	d848      	bhi.n	800f512 <__sflush_r+0xf2>
 800f480:	4a29      	ldr	r2, [pc, #164]	; (800f528 <__sflush_r+0x108>)
 800f482:	40ca      	lsrs	r2, r1
 800f484:	07d6      	lsls	r6, r2, #31
 800f486:	d544      	bpl.n	800f512 <__sflush_r+0xf2>
 800f488:	2200      	movs	r2, #0
 800f48a:	6062      	str	r2, [r4, #4]
 800f48c:	04d9      	lsls	r1, r3, #19
 800f48e:	6922      	ldr	r2, [r4, #16]
 800f490:	6022      	str	r2, [r4, #0]
 800f492:	d504      	bpl.n	800f49e <__sflush_r+0x7e>
 800f494:	1c42      	adds	r2, r0, #1
 800f496:	d101      	bne.n	800f49c <__sflush_r+0x7c>
 800f498:	682b      	ldr	r3, [r5, #0]
 800f49a:	b903      	cbnz	r3, 800f49e <__sflush_r+0x7e>
 800f49c:	6560      	str	r0, [r4, #84]	; 0x54
 800f49e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f4a0:	602f      	str	r7, [r5, #0]
 800f4a2:	2900      	cmp	r1, #0
 800f4a4:	d0c9      	beq.n	800f43a <__sflush_r+0x1a>
 800f4a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f4aa:	4299      	cmp	r1, r3
 800f4ac:	d002      	beq.n	800f4b4 <__sflush_r+0x94>
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	f000 fc9e 	bl	800fdf0 <_free_r>
 800f4b4:	2000      	movs	r0, #0
 800f4b6:	6360      	str	r0, [r4, #52]	; 0x34
 800f4b8:	e7c0      	b.n	800f43c <__sflush_r+0x1c>
 800f4ba:	2301      	movs	r3, #1
 800f4bc:	4628      	mov	r0, r5
 800f4be:	47b0      	blx	r6
 800f4c0:	1c41      	adds	r1, r0, #1
 800f4c2:	d1c8      	bne.n	800f456 <__sflush_r+0x36>
 800f4c4:	682b      	ldr	r3, [r5, #0]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d0c5      	beq.n	800f456 <__sflush_r+0x36>
 800f4ca:	2b1d      	cmp	r3, #29
 800f4cc:	d001      	beq.n	800f4d2 <__sflush_r+0xb2>
 800f4ce:	2b16      	cmp	r3, #22
 800f4d0:	d101      	bne.n	800f4d6 <__sflush_r+0xb6>
 800f4d2:	602f      	str	r7, [r5, #0]
 800f4d4:	e7b1      	b.n	800f43a <__sflush_r+0x1a>
 800f4d6:	89a3      	ldrh	r3, [r4, #12]
 800f4d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4dc:	81a3      	strh	r3, [r4, #12]
 800f4de:	e7ad      	b.n	800f43c <__sflush_r+0x1c>
 800f4e0:	690f      	ldr	r7, [r1, #16]
 800f4e2:	2f00      	cmp	r7, #0
 800f4e4:	d0a9      	beq.n	800f43a <__sflush_r+0x1a>
 800f4e6:	0793      	lsls	r3, r2, #30
 800f4e8:	680e      	ldr	r6, [r1, #0]
 800f4ea:	bf08      	it	eq
 800f4ec:	694b      	ldreq	r3, [r1, #20]
 800f4ee:	600f      	str	r7, [r1, #0]
 800f4f0:	bf18      	it	ne
 800f4f2:	2300      	movne	r3, #0
 800f4f4:	eba6 0807 	sub.w	r8, r6, r7
 800f4f8:	608b      	str	r3, [r1, #8]
 800f4fa:	f1b8 0f00 	cmp.w	r8, #0
 800f4fe:	dd9c      	ble.n	800f43a <__sflush_r+0x1a>
 800f500:	4643      	mov	r3, r8
 800f502:	463a      	mov	r2, r7
 800f504:	6a21      	ldr	r1, [r4, #32]
 800f506:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f508:	4628      	mov	r0, r5
 800f50a:	47b0      	blx	r6
 800f50c:	2800      	cmp	r0, #0
 800f50e:	dc06      	bgt.n	800f51e <__sflush_r+0xfe>
 800f510:	89a3      	ldrh	r3, [r4, #12]
 800f512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f516:	81a3      	strh	r3, [r4, #12]
 800f518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f51c:	e78e      	b.n	800f43c <__sflush_r+0x1c>
 800f51e:	4407      	add	r7, r0
 800f520:	eba8 0800 	sub.w	r8, r8, r0
 800f524:	e7e9      	b.n	800f4fa <__sflush_r+0xda>
 800f526:	bf00      	nop
 800f528:	20400001 	.word	0x20400001

0800f52c <_fflush_r>:
 800f52c:	b538      	push	{r3, r4, r5, lr}
 800f52e:	690b      	ldr	r3, [r1, #16]
 800f530:	4605      	mov	r5, r0
 800f532:	460c      	mov	r4, r1
 800f534:	b1db      	cbz	r3, 800f56e <_fflush_r+0x42>
 800f536:	b118      	cbz	r0, 800f540 <_fflush_r+0x14>
 800f538:	6983      	ldr	r3, [r0, #24]
 800f53a:	b90b      	cbnz	r3, 800f540 <_fflush_r+0x14>
 800f53c:	f000 f860 	bl	800f600 <__sinit>
 800f540:	4b0c      	ldr	r3, [pc, #48]	; (800f574 <_fflush_r+0x48>)
 800f542:	429c      	cmp	r4, r3
 800f544:	d109      	bne.n	800f55a <_fflush_r+0x2e>
 800f546:	686c      	ldr	r4, [r5, #4]
 800f548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f54c:	b17b      	cbz	r3, 800f56e <_fflush_r+0x42>
 800f54e:	4621      	mov	r1, r4
 800f550:	4628      	mov	r0, r5
 800f552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f556:	f7ff bf63 	b.w	800f420 <__sflush_r>
 800f55a:	4b07      	ldr	r3, [pc, #28]	; (800f578 <_fflush_r+0x4c>)
 800f55c:	429c      	cmp	r4, r3
 800f55e:	d101      	bne.n	800f564 <_fflush_r+0x38>
 800f560:	68ac      	ldr	r4, [r5, #8]
 800f562:	e7f1      	b.n	800f548 <_fflush_r+0x1c>
 800f564:	4b05      	ldr	r3, [pc, #20]	; (800f57c <_fflush_r+0x50>)
 800f566:	429c      	cmp	r4, r3
 800f568:	bf08      	it	eq
 800f56a:	68ec      	ldreq	r4, [r5, #12]
 800f56c:	e7ec      	b.n	800f548 <_fflush_r+0x1c>
 800f56e:	2000      	movs	r0, #0
 800f570:	bd38      	pop	{r3, r4, r5, pc}
 800f572:	bf00      	nop
 800f574:	08012c38 	.word	0x08012c38
 800f578:	08012c58 	.word	0x08012c58
 800f57c:	08012c18 	.word	0x08012c18

0800f580 <std>:
 800f580:	2300      	movs	r3, #0
 800f582:	b510      	push	{r4, lr}
 800f584:	4604      	mov	r4, r0
 800f586:	e9c0 3300 	strd	r3, r3, [r0]
 800f58a:	6083      	str	r3, [r0, #8]
 800f58c:	8181      	strh	r1, [r0, #12]
 800f58e:	6643      	str	r3, [r0, #100]	; 0x64
 800f590:	81c2      	strh	r2, [r0, #14]
 800f592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f596:	6183      	str	r3, [r0, #24]
 800f598:	4619      	mov	r1, r3
 800f59a:	2208      	movs	r2, #8
 800f59c:	305c      	adds	r0, #92	; 0x5c
 800f59e:	f7fe fb2f 	bl	800dc00 <memset>
 800f5a2:	4b05      	ldr	r3, [pc, #20]	; (800f5b8 <std+0x38>)
 800f5a4:	6263      	str	r3, [r4, #36]	; 0x24
 800f5a6:	4b05      	ldr	r3, [pc, #20]	; (800f5bc <std+0x3c>)
 800f5a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f5aa:	4b05      	ldr	r3, [pc, #20]	; (800f5c0 <std+0x40>)
 800f5ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f5ae:	4b05      	ldr	r3, [pc, #20]	; (800f5c4 <std+0x44>)
 800f5b0:	6224      	str	r4, [r4, #32]
 800f5b2:	6323      	str	r3, [r4, #48]	; 0x30
 800f5b4:	bd10      	pop	{r4, pc}
 800f5b6:	bf00      	nop
 800f5b8:	08010205 	.word	0x08010205
 800f5bc:	08010227 	.word	0x08010227
 800f5c0:	0801025f 	.word	0x0801025f
 800f5c4:	08010283 	.word	0x08010283

0800f5c8 <_cleanup_r>:
 800f5c8:	4901      	ldr	r1, [pc, #4]	; (800f5d0 <_cleanup_r+0x8>)
 800f5ca:	f000 b885 	b.w	800f6d8 <_fwalk_reent>
 800f5ce:	bf00      	nop
 800f5d0:	0800f52d 	.word	0x0800f52d

0800f5d4 <__sfmoreglue>:
 800f5d4:	b570      	push	{r4, r5, r6, lr}
 800f5d6:	1e4a      	subs	r2, r1, #1
 800f5d8:	2568      	movs	r5, #104	; 0x68
 800f5da:	4355      	muls	r5, r2
 800f5dc:	460e      	mov	r6, r1
 800f5de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f5e2:	f000 fc53 	bl	800fe8c <_malloc_r>
 800f5e6:	4604      	mov	r4, r0
 800f5e8:	b140      	cbz	r0, 800f5fc <__sfmoreglue+0x28>
 800f5ea:	2100      	movs	r1, #0
 800f5ec:	e9c0 1600 	strd	r1, r6, [r0]
 800f5f0:	300c      	adds	r0, #12
 800f5f2:	60a0      	str	r0, [r4, #8]
 800f5f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f5f8:	f7fe fb02 	bl	800dc00 <memset>
 800f5fc:	4620      	mov	r0, r4
 800f5fe:	bd70      	pop	{r4, r5, r6, pc}

0800f600 <__sinit>:
 800f600:	6983      	ldr	r3, [r0, #24]
 800f602:	b510      	push	{r4, lr}
 800f604:	4604      	mov	r4, r0
 800f606:	bb33      	cbnz	r3, 800f656 <__sinit+0x56>
 800f608:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800f60c:	6503      	str	r3, [r0, #80]	; 0x50
 800f60e:	4b12      	ldr	r3, [pc, #72]	; (800f658 <__sinit+0x58>)
 800f610:	4a12      	ldr	r2, [pc, #72]	; (800f65c <__sinit+0x5c>)
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	6282      	str	r2, [r0, #40]	; 0x28
 800f616:	4298      	cmp	r0, r3
 800f618:	bf04      	itt	eq
 800f61a:	2301      	moveq	r3, #1
 800f61c:	6183      	streq	r3, [r0, #24]
 800f61e:	f000 f81f 	bl	800f660 <__sfp>
 800f622:	6060      	str	r0, [r4, #4]
 800f624:	4620      	mov	r0, r4
 800f626:	f000 f81b 	bl	800f660 <__sfp>
 800f62a:	60a0      	str	r0, [r4, #8]
 800f62c:	4620      	mov	r0, r4
 800f62e:	f000 f817 	bl	800f660 <__sfp>
 800f632:	2200      	movs	r2, #0
 800f634:	60e0      	str	r0, [r4, #12]
 800f636:	2104      	movs	r1, #4
 800f638:	6860      	ldr	r0, [r4, #4]
 800f63a:	f7ff ffa1 	bl	800f580 <std>
 800f63e:	2201      	movs	r2, #1
 800f640:	2109      	movs	r1, #9
 800f642:	68a0      	ldr	r0, [r4, #8]
 800f644:	f7ff ff9c 	bl	800f580 <std>
 800f648:	2202      	movs	r2, #2
 800f64a:	2112      	movs	r1, #18
 800f64c:	68e0      	ldr	r0, [r4, #12]
 800f64e:	f7ff ff97 	bl	800f580 <std>
 800f652:	2301      	movs	r3, #1
 800f654:	61a3      	str	r3, [r4, #24]
 800f656:	bd10      	pop	{r4, pc}
 800f658:	08012bd4 	.word	0x08012bd4
 800f65c:	0800f5c9 	.word	0x0800f5c9

0800f660 <__sfp>:
 800f660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f662:	4b1b      	ldr	r3, [pc, #108]	; (800f6d0 <__sfp+0x70>)
 800f664:	681e      	ldr	r6, [r3, #0]
 800f666:	69b3      	ldr	r3, [r6, #24]
 800f668:	4607      	mov	r7, r0
 800f66a:	b913      	cbnz	r3, 800f672 <__sfp+0x12>
 800f66c:	4630      	mov	r0, r6
 800f66e:	f7ff ffc7 	bl	800f600 <__sinit>
 800f672:	3648      	adds	r6, #72	; 0x48
 800f674:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f678:	3b01      	subs	r3, #1
 800f67a:	d503      	bpl.n	800f684 <__sfp+0x24>
 800f67c:	6833      	ldr	r3, [r6, #0]
 800f67e:	b133      	cbz	r3, 800f68e <__sfp+0x2e>
 800f680:	6836      	ldr	r6, [r6, #0]
 800f682:	e7f7      	b.n	800f674 <__sfp+0x14>
 800f684:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f688:	b16d      	cbz	r5, 800f6a6 <__sfp+0x46>
 800f68a:	3468      	adds	r4, #104	; 0x68
 800f68c:	e7f4      	b.n	800f678 <__sfp+0x18>
 800f68e:	2104      	movs	r1, #4
 800f690:	4638      	mov	r0, r7
 800f692:	f7ff ff9f 	bl	800f5d4 <__sfmoreglue>
 800f696:	6030      	str	r0, [r6, #0]
 800f698:	2800      	cmp	r0, #0
 800f69a:	d1f1      	bne.n	800f680 <__sfp+0x20>
 800f69c:	230c      	movs	r3, #12
 800f69e:	603b      	str	r3, [r7, #0]
 800f6a0:	4604      	mov	r4, r0
 800f6a2:	4620      	mov	r0, r4
 800f6a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6a6:	4b0b      	ldr	r3, [pc, #44]	; (800f6d4 <__sfp+0x74>)
 800f6a8:	6665      	str	r5, [r4, #100]	; 0x64
 800f6aa:	e9c4 5500 	strd	r5, r5, [r4]
 800f6ae:	60a5      	str	r5, [r4, #8]
 800f6b0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f6b4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f6b8:	2208      	movs	r2, #8
 800f6ba:	4629      	mov	r1, r5
 800f6bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f6c0:	f7fe fa9e 	bl	800dc00 <memset>
 800f6c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f6c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f6cc:	e7e9      	b.n	800f6a2 <__sfp+0x42>
 800f6ce:	bf00      	nop
 800f6d0:	08012bd4 	.word	0x08012bd4
 800f6d4:	ffff0001 	.word	0xffff0001

0800f6d8 <_fwalk_reent>:
 800f6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6dc:	4680      	mov	r8, r0
 800f6de:	4689      	mov	r9, r1
 800f6e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f6e4:	2600      	movs	r6, #0
 800f6e6:	b914      	cbnz	r4, 800f6ee <_fwalk_reent+0x16>
 800f6e8:	4630      	mov	r0, r6
 800f6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6ee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800f6f2:	3f01      	subs	r7, #1
 800f6f4:	d501      	bpl.n	800f6fa <_fwalk_reent+0x22>
 800f6f6:	6824      	ldr	r4, [r4, #0]
 800f6f8:	e7f5      	b.n	800f6e6 <_fwalk_reent+0xe>
 800f6fa:	89ab      	ldrh	r3, [r5, #12]
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d907      	bls.n	800f710 <_fwalk_reent+0x38>
 800f700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f704:	3301      	adds	r3, #1
 800f706:	d003      	beq.n	800f710 <_fwalk_reent+0x38>
 800f708:	4629      	mov	r1, r5
 800f70a:	4640      	mov	r0, r8
 800f70c:	47c8      	blx	r9
 800f70e:	4306      	orrs	r6, r0
 800f710:	3568      	adds	r5, #104	; 0x68
 800f712:	e7ee      	b.n	800f6f2 <_fwalk_reent+0x1a>

0800f714 <_localeconv_r>:
 800f714:	4b04      	ldr	r3, [pc, #16]	; (800f728 <_localeconv_r+0x14>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	6a18      	ldr	r0, [r3, #32]
 800f71a:	4b04      	ldr	r3, [pc, #16]	; (800f72c <_localeconv_r+0x18>)
 800f71c:	2800      	cmp	r0, #0
 800f71e:	bf08      	it	eq
 800f720:	4618      	moveq	r0, r3
 800f722:	30f0      	adds	r0, #240	; 0xf0
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop
 800f728:	20001cac 	.word	0x20001cac
 800f72c:	20001d10 	.word	0x20001d10

0800f730 <__swhatbuf_r>:
 800f730:	b570      	push	{r4, r5, r6, lr}
 800f732:	460e      	mov	r6, r1
 800f734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f738:	2900      	cmp	r1, #0
 800f73a:	b096      	sub	sp, #88	; 0x58
 800f73c:	4614      	mov	r4, r2
 800f73e:	461d      	mov	r5, r3
 800f740:	da07      	bge.n	800f752 <__swhatbuf_r+0x22>
 800f742:	2300      	movs	r3, #0
 800f744:	602b      	str	r3, [r5, #0]
 800f746:	89b3      	ldrh	r3, [r6, #12]
 800f748:	061a      	lsls	r2, r3, #24
 800f74a:	d410      	bmi.n	800f76e <__swhatbuf_r+0x3e>
 800f74c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f750:	e00e      	b.n	800f770 <__swhatbuf_r+0x40>
 800f752:	466a      	mov	r2, sp
 800f754:	f000 fdbc 	bl	80102d0 <_fstat_r>
 800f758:	2800      	cmp	r0, #0
 800f75a:	dbf2      	blt.n	800f742 <__swhatbuf_r+0x12>
 800f75c:	9a01      	ldr	r2, [sp, #4]
 800f75e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f762:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f766:	425a      	negs	r2, r3
 800f768:	415a      	adcs	r2, r3
 800f76a:	602a      	str	r2, [r5, #0]
 800f76c:	e7ee      	b.n	800f74c <__swhatbuf_r+0x1c>
 800f76e:	2340      	movs	r3, #64	; 0x40
 800f770:	2000      	movs	r0, #0
 800f772:	6023      	str	r3, [r4, #0]
 800f774:	b016      	add	sp, #88	; 0x58
 800f776:	bd70      	pop	{r4, r5, r6, pc}

0800f778 <__smakebuf_r>:
 800f778:	898b      	ldrh	r3, [r1, #12]
 800f77a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f77c:	079d      	lsls	r5, r3, #30
 800f77e:	4606      	mov	r6, r0
 800f780:	460c      	mov	r4, r1
 800f782:	d507      	bpl.n	800f794 <__smakebuf_r+0x1c>
 800f784:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f788:	6023      	str	r3, [r4, #0]
 800f78a:	6123      	str	r3, [r4, #16]
 800f78c:	2301      	movs	r3, #1
 800f78e:	6163      	str	r3, [r4, #20]
 800f790:	b002      	add	sp, #8
 800f792:	bd70      	pop	{r4, r5, r6, pc}
 800f794:	ab01      	add	r3, sp, #4
 800f796:	466a      	mov	r2, sp
 800f798:	f7ff ffca 	bl	800f730 <__swhatbuf_r>
 800f79c:	9900      	ldr	r1, [sp, #0]
 800f79e:	4605      	mov	r5, r0
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	f000 fb73 	bl	800fe8c <_malloc_r>
 800f7a6:	b948      	cbnz	r0, 800f7bc <__smakebuf_r+0x44>
 800f7a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7ac:	059a      	lsls	r2, r3, #22
 800f7ae:	d4ef      	bmi.n	800f790 <__smakebuf_r+0x18>
 800f7b0:	f023 0303 	bic.w	r3, r3, #3
 800f7b4:	f043 0302 	orr.w	r3, r3, #2
 800f7b8:	81a3      	strh	r3, [r4, #12]
 800f7ba:	e7e3      	b.n	800f784 <__smakebuf_r+0xc>
 800f7bc:	4b0d      	ldr	r3, [pc, #52]	; (800f7f4 <__smakebuf_r+0x7c>)
 800f7be:	62b3      	str	r3, [r6, #40]	; 0x28
 800f7c0:	89a3      	ldrh	r3, [r4, #12]
 800f7c2:	6020      	str	r0, [r4, #0]
 800f7c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f7c8:	81a3      	strh	r3, [r4, #12]
 800f7ca:	9b00      	ldr	r3, [sp, #0]
 800f7cc:	6163      	str	r3, [r4, #20]
 800f7ce:	9b01      	ldr	r3, [sp, #4]
 800f7d0:	6120      	str	r0, [r4, #16]
 800f7d2:	b15b      	cbz	r3, 800f7ec <__smakebuf_r+0x74>
 800f7d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7d8:	4630      	mov	r0, r6
 800f7da:	f000 fd8b 	bl	80102f4 <_isatty_r>
 800f7de:	b128      	cbz	r0, 800f7ec <__smakebuf_r+0x74>
 800f7e0:	89a3      	ldrh	r3, [r4, #12]
 800f7e2:	f023 0303 	bic.w	r3, r3, #3
 800f7e6:	f043 0301 	orr.w	r3, r3, #1
 800f7ea:	81a3      	strh	r3, [r4, #12]
 800f7ec:	89a3      	ldrh	r3, [r4, #12]
 800f7ee:	431d      	orrs	r5, r3
 800f7f0:	81a5      	strh	r5, [r4, #12]
 800f7f2:	e7cd      	b.n	800f790 <__smakebuf_r+0x18>
 800f7f4:	0800f5c9 	.word	0x0800f5c9

0800f7f8 <malloc>:
 800f7f8:	4b02      	ldr	r3, [pc, #8]	; (800f804 <malloc+0xc>)
 800f7fa:	4601      	mov	r1, r0
 800f7fc:	6818      	ldr	r0, [r3, #0]
 800f7fe:	f000 bb45 	b.w	800fe8c <_malloc_r>
 800f802:	bf00      	nop
 800f804:	20001cac 	.word	0x20001cac

0800f808 <memcpy>:
 800f808:	b510      	push	{r4, lr}
 800f80a:	1e43      	subs	r3, r0, #1
 800f80c:	440a      	add	r2, r1
 800f80e:	4291      	cmp	r1, r2
 800f810:	d100      	bne.n	800f814 <memcpy+0xc>
 800f812:	bd10      	pop	{r4, pc}
 800f814:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f818:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f81c:	e7f7      	b.n	800f80e <memcpy+0x6>

0800f81e <_Balloc>:
 800f81e:	b570      	push	{r4, r5, r6, lr}
 800f820:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f822:	4604      	mov	r4, r0
 800f824:	460e      	mov	r6, r1
 800f826:	b93d      	cbnz	r5, 800f838 <_Balloc+0x1a>
 800f828:	2010      	movs	r0, #16
 800f82a:	f7ff ffe5 	bl	800f7f8 <malloc>
 800f82e:	6260      	str	r0, [r4, #36]	; 0x24
 800f830:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f834:	6005      	str	r5, [r0, #0]
 800f836:	60c5      	str	r5, [r0, #12]
 800f838:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f83a:	68eb      	ldr	r3, [r5, #12]
 800f83c:	b183      	cbz	r3, 800f860 <_Balloc+0x42>
 800f83e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f846:	b9b8      	cbnz	r0, 800f878 <_Balloc+0x5a>
 800f848:	2101      	movs	r1, #1
 800f84a:	fa01 f506 	lsl.w	r5, r1, r6
 800f84e:	1d6a      	adds	r2, r5, #5
 800f850:	0092      	lsls	r2, r2, #2
 800f852:	4620      	mov	r0, r4
 800f854:	f000 fabe 	bl	800fdd4 <_calloc_r>
 800f858:	b160      	cbz	r0, 800f874 <_Balloc+0x56>
 800f85a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f85e:	e00e      	b.n	800f87e <_Balloc+0x60>
 800f860:	2221      	movs	r2, #33	; 0x21
 800f862:	2104      	movs	r1, #4
 800f864:	4620      	mov	r0, r4
 800f866:	f000 fab5 	bl	800fdd4 <_calloc_r>
 800f86a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f86c:	60e8      	str	r0, [r5, #12]
 800f86e:	68db      	ldr	r3, [r3, #12]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d1e4      	bne.n	800f83e <_Balloc+0x20>
 800f874:	2000      	movs	r0, #0
 800f876:	bd70      	pop	{r4, r5, r6, pc}
 800f878:	6802      	ldr	r2, [r0, #0]
 800f87a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f87e:	2300      	movs	r3, #0
 800f880:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f884:	e7f7      	b.n	800f876 <_Balloc+0x58>

0800f886 <_Bfree>:
 800f886:	b570      	push	{r4, r5, r6, lr}
 800f888:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f88a:	4606      	mov	r6, r0
 800f88c:	460d      	mov	r5, r1
 800f88e:	b93c      	cbnz	r4, 800f8a0 <_Bfree+0x1a>
 800f890:	2010      	movs	r0, #16
 800f892:	f7ff ffb1 	bl	800f7f8 <malloc>
 800f896:	6270      	str	r0, [r6, #36]	; 0x24
 800f898:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f89c:	6004      	str	r4, [r0, #0]
 800f89e:	60c4      	str	r4, [r0, #12]
 800f8a0:	b13d      	cbz	r5, 800f8b2 <_Bfree+0x2c>
 800f8a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f8a4:	686a      	ldr	r2, [r5, #4]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8ac:	6029      	str	r1, [r5, #0]
 800f8ae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f8b2:	bd70      	pop	{r4, r5, r6, pc}

0800f8b4 <__multadd>:
 800f8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8b8:	690d      	ldr	r5, [r1, #16]
 800f8ba:	461f      	mov	r7, r3
 800f8bc:	4606      	mov	r6, r0
 800f8be:	460c      	mov	r4, r1
 800f8c0:	f101 0c14 	add.w	ip, r1, #20
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	f8dc 0000 	ldr.w	r0, [ip]
 800f8ca:	b281      	uxth	r1, r0
 800f8cc:	fb02 7101 	mla	r1, r2, r1, r7
 800f8d0:	0c0f      	lsrs	r7, r1, #16
 800f8d2:	0c00      	lsrs	r0, r0, #16
 800f8d4:	fb02 7000 	mla	r0, r2, r0, r7
 800f8d8:	b289      	uxth	r1, r1
 800f8da:	3301      	adds	r3, #1
 800f8dc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f8e0:	429d      	cmp	r5, r3
 800f8e2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f8e6:	f84c 1b04 	str.w	r1, [ip], #4
 800f8ea:	dcec      	bgt.n	800f8c6 <__multadd+0x12>
 800f8ec:	b1d7      	cbz	r7, 800f924 <__multadd+0x70>
 800f8ee:	68a3      	ldr	r3, [r4, #8]
 800f8f0:	42ab      	cmp	r3, r5
 800f8f2:	dc12      	bgt.n	800f91a <__multadd+0x66>
 800f8f4:	6861      	ldr	r1, [r4, #4]
 800f8f6:	4630      	mov	r0, r6
 800f8f8:	3101      	adds	r1, #1
 800f8fa:	f7ff ff90 	bl	800f81e <_Balloc>
 800f8fe:	6922      	ldr	r2, [r4, #16]
 800f900:	3202      	adds	r2, #2
 800f902:	f104 010c 	add.w	r1, r4, #12
 800f906:	4680      	mov	r8, r0
 800f908:	0092      	lsls	r2, r2, #2
 800f90a:	300c      	adds	r0, #12
 800f90c:	f7ff ff7c 	bl	800f808 <memcpy>
 800f910:	4621      	mov	r1, r4
 800f912:	4630      	mov	r0, r6
 800f914:	f7ff ffb7 	bl	800f886 <_Bfree>
 800f918:	4644      	mov	r4, r8
 800f91a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f91e:	3501      	adds	r5, #1
 800f920:	615f      	str	r7, [r3, #20]
 800f922:	6125      	str	r5, [r4, #16]
 800f924:	4620      	mov	r0, r4
 800f926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f92a <__hi0bits>:
 800f92a:	0c02      	lsrs	r2, r0, #16
 800f92c:	0412      	lsls	r2, r2, #16
 800f92e:	4603      	mov	r3, r0
 800f930:	b9b2      	cbnz	r2, 800f960 <__hi0bits+0x36>
 800f932:	0403      	lsls	r3, r0, #16
 800f934:	2010      	movs	r0, #16
 800f936:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f93a:	bf04      	itt	eq
 800f93c:	021b      	lsleq	r3, r3, #8
 800f93e:	3008      	addeq	r0, #8
 800f940:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f944:	bf04      	itt	eq
 800f946:	011b      	lsleq	r3, r3, #4
 800f948:	3004      	addeq	r0, #4
 800f94a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f94e:	bf04      	itt	eq
 800f950:	009b      	lsleq	r3, r3, #2
 800f952:	3002      	addeq	r0, #2
 800f954:	2b00      	cmp	r3, #0
 800f956:	db06      	blt.n	800f966 <__hi0bits+0x3c>
 800f958:	005b      	lsls	r3, r3, #1
 800f95a:	d503      	bpl.n	800f964 <__hi0bits+0x3a>
 800f95c:	3001      	adds	r0, #1
 800f95e:	4770      	bx	lr
 800f960:	2000      	movs	r0, #0
 800f962:	e7e8      	b.n	800f936 <__hi0bits+0xc>
 800f964:	2020      	movs	r0, #32
 800f966:	4770      	bx	lr

0800f968 <__lo0bits>:
 800f968:	6803      	ldr	r3, [r0, #0]
 800f96a:	f013 0207 	ands.w	r2, r3, #7
 800f96e:	4601      	mov	r1, r0
 800f970:	d00b      	beq.n	800f98a <__lo0bits+0x22>
 800f972:	07da      	lsls	r2, r3, #31
 800f974:	d423      	bmi.n	800f9be <__lo0bits+0x56>
 800f976:	0798      	lsls	r0, r3, #30
 800f978:	bf49      	itett	mi
 800f97a:	085b      	lsrmi	r3, r3, #1
 800f97c:	089b      	lsrpl	r3, r3, #2
 800f97e:	2001      	movmi	r0, #1
 800f980:	600b      	strmi	r3, [r1, #0]
 800f982:	bf5c      	itt	pl
 800f984:	600b      	strpl	r3, [r1, #0]
 800f986:	2002      	movpl	r0, #2
 800f988:	4770      	bx	lr
 800f98a:	b298      	uxth	r0, r3
 800f98c:	b9a8      	cbnz	r0, 800f9ba <__lo0bits+0x52>
 800f98e:	0c1b      	lsrs	r3, r3, #16
 800f990:	2010      	movs	r0, #16
 800f992:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f996:	bf04      	itt	eq
 800f998:	0a1b      	lsreq	r3, r3, #8
 800f99a:	3008      	addeq	r0, #8
 800f99c:	071a      	lsls	r2, r3, #28
 800f99e:	bf04      	itt	eq
 800f9a0:	091b      	lsreq	r3, r3, #4
 800f9a2:	3004      	addeq	r0, #4
 800f9a4:	079a      	lsls	r2, r3, #30
 800f9a6:	bf04      	itt	eq
 800f9a8:	089b      	lsreq	r3, r3, #2
 800f9aa:	3002      	addeq	r0, #2
 800f9ac:	07da      	lsls	r2, r3, #31
 800f9ae:	d402      	bmi.n	800f9b6 <__lo0bits+0x4e>
 800f9b0:	085b      	lsrs	r3, r3, #1
 800f9b2:	d006      	beq.n	800f9c2 <__lo0bits+0x5a>
 800f9b4:	3001      	adds	r0, #1
 800f9b6:	600b      	str	r3, [r1, #0]
 800f9b8:	4770      	bx	lr
 800f9ba:	4610      	mov	r0, r2
 800f9bc:	e7e9      	b.n	800f992 <__lo0bits+0x2a>
 800f9be:	2000      	movs	r0, #0
 800f9c0:	4770      	bx	lr
 800f9c2:	2020      	movs	r0, #32
 800f9c4:	4770      	bx	lr

0800f9c6 <__i2b>:
 800f9c6:	b510      	push	{r4, lr}
 800f9c8:	460c      	mov	r4, r1
 800f9ca:	2101      	movs	r1, #1
 800f9cc:	f7ff ff27 	bl	800f81e <_Balloc>
 800f9d0:	2201      	movs	r2, #1
 800f9d2:	6144      	str	r4, [r0, #20]
 800f9d4:	6102      	str	r2, [r0, #16]
 800f9d6:	bd10      	pop	{r4, pc}

0800f9d8 <__multiply>:
 800f9d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9dc:	4614      	mov	r4, r2
 800f9de:	690a      	ldr	r2, [r1, #16]
 800f9e0:	6923      	ldr	r3, [r4, #16]
 800f9e2:	429a      	cmp	r2, r3
 800f9e4:	bfb8      	it	lt
 800f9e6:	460b      	movlt	r3, r1
 800f9e8:	4688      	mov	r8, r1
 800f9ea:	bfbc      	itt	lt
 800f9ec:	46a0      	movlt	r8, r4
 800f9ee:	461c      	movlt	r4, r3
 800f9f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f9f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f9f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f9fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fa00:	eb07 0609 	add.w	r6, r7, r9
 800fa04:	42b3      	cmp	r3, r6
 800fa06:	bfb8      	it	lt
 800fa08:	3101      	addlt	r1, #1
 800fa0a:	f7ff ff08 	bl	800f81e <_Balloc>
 800fa0e:	f100 0514 	add.w	r5, r0, #20
 800fa12:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fa16:	462b      	mov	r3, r5
 800fa18:	2200      	movs	r2, #0
 800fa1a:	4573      	cmp	r3, lr
 800fa1c:	d316      	bcc.n	800fa4c <__multiply+0x74>
 800fa1e:	f104 0214 	add.w	r2, r4, #20
 800fa22:	f108 0114 	add.w	r1, r8, #20
 800fa26:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800fa2a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fa2e:	9300      	str	r3, [sp, #0]
 800fa30:	9b00      	ldr	r3, [sp, #0]
 800fa32:	9201      	str	r2, [sp, #4]
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d80c      	bhi.n	800fa52 <__multiply+0x7a>
 800fa38:	2e00      	cmp	r6, #0
 800fa3a:	dd03      	ble.n	800fa44 <__multiply+0x6c>
 800fa3c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d05d      	beq.n	800fb00 <__multiply+0x128>
 800fa44:	6106      	str	r6, [r0, #16]
 800fa46:	b003      	add	sp, #12
 800fa48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa4c:	f843 2b04 	str.w	r2, [r3], #4
 800fa50:	e7e3      	b.n	800fa1a <__multiply+0x42>
 800fa52:	f8b2 b000 	ldrh.w	fp, [r2]
 800fa56:	f1bb 0f00 	cmp.w	fp, #0
 800fa5a:	d023      	beq.n	800faa4 <__multiply+0xcc>
 800fa5c:	4689      	mov	r9, r1
 800fa5e:	46ac      	mov	ip, r5
 800fa60:	f04f 0800 	mov.w	r8, #0
 800fa64:	f859 4b04 	ldr.w	r4, [r9], #4
 800fa68:	f8dc a000 	ldr.w	sl, [ip]
 800fa6c:	b2a3      	uxth	r3, r4
 800fa6e:	fa1f fa8a 	uxth.w	sl, sl
 800fa72:	fb0b a303 	mla	r3, fp, r3, sl
 800fa76:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fa7a:	f8dc 4000 	ldr.w	r4, [ip]
 800fa7e:	4443      	add	r3, r8
 800fa80:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fa84:	fb0b 840a 	mla	r4, fp, sl, r8
 800fa88:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fa8c:	46e2      	mov	sl, ip
 800fa8e:	b29b      	uxth	r3, r3
 800fa90:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fa94:	454f      	cmp	r7, r9
 800fa96:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fa9a:	f84a 3b04 	str.w	r3, [sl], #4
 800fa9e:	d82b      	bhi.n	800faf8 <__multiply+0x120>
 800faa0:	f8cc 8004 	str.w	r8, [ip, #4]
 800faa4:	9b01      	ldr	r3, [sp, #4]
 800faa6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800faaa:	3204      	adds	r2, #4
 800faac:	f1ba 0f00 	cmp.w	sl, #0
 800fab0:	d020      	beq.n	800faf4 <__multiply+0x11c>
 800fab2:	682b      	ldr	r3, [r5, #0]
 800fab4:	4689      	mov	r9, r1
 800fab6:	46a8      	mov	r8, r5
 800fab8:	f04f 0b00 	mov.w	fp, #0
 800fabc:	f8b9 c000 	ldrh.w	ip, [r9]
 800fac0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800fac4:	fb0a 440c 	mla	r4, sl, ip, r4
 800fac8:	445c      	add	r4, fp
 800faca:	46c4      	mov	ip, r8
 800facc:	b29b      	uxth	r3, r3
 800face:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fad2:	f84c 3b04 	str.w	r3, [ip], #4
 800fad6:	f859 3b04 	ldr.w	r3, [r9], #4
 800fada:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800fade:	0c1b      	lsrs	r3, r3, #16
 800fae0:	fb0a b303 	mla	r3, sl, r3, fp
 800fae4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800fae8:	454f      	cmp	r7, r9
 800faea:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800faee:	d805      	bhi.n	800fafc <__multiply+0x124>
 800faf0:	f8c8 3004 	str.w	r3, [r8, #4]
 800faf4:	3504      	adds	r5, #4
 800faf6:	e79b      	b.n	800fa30 <__multiply+0x58>
 800faf8:	46d4      	mov	ip, sl
 800fafa:	e7b3      	b.n	800fa64 <__multiply+0x8c>
 800fafc:	46e0      	mov	r8, ip
 800fafe:	e7dd      	b.n	800fabc <__multiply+0xe4>
 800fb00:	3e01      	subs	r6, #1
 800fb02:	e799      	b.n	800fa38 <__multiply+0x60>

0800fb04 <__pow5mult>:
 800fb04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb08:	4615      	mov	r5, r2
 800fb0a:	f012 0203 	ands.w	r2, r2, #3
 800fb0e:	4606      	mov	r6, r0
 800fb10:	460f      	mov	r7, r1
 800fb12:	d007      	beq.n	800fb24 <__pow5mult+0x20>
 800fb14:	3a01      	subs	r2, #1
 800fb16:	4c21      	ldr	r4, [pc, #132]	; (800fb9c <__pow5mult+0x98>)
 800fb18:	2300      	movs	r3, #0
 800fb1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb1e:	f7ff fec9 	bl	800f8b4 <__multadd>
 800fb22:	4607      	mov	r7, r0
 800fb24:	10ad      	asrs	r5, r5, #2
 800fb26:	d035      	beq.n	800fb94 <__pow5mult+0x90>
 800fb28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fb2a:	b93c      	cbnz	r4, 800fb3c <__pow5mult+0x38>
 800fb2c:	2010      	movs	r0, #16
 800fb2e:	f7ff fe63 	bl	800f7f8 <malloc>
 800fb32:	6270      	str	r0, [r6, #36]	; 0x24
 800fb34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb38:	6004      	str	r4, [r0, #0]
 800fb3a:	60c4      	str	r4, [r0, #12]
 800fb3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fb40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fb44:	b94c      	cbnz	r4, 800fb5a <__pow5mult+0x56>
 800fb46:	f240 2171 	movw	r1, #625	; 0x271
 800fb4a:	4630      	mov	r0, r6
 800fb4c:	f7ff ff3b 	bl	800f9c6 <__i2b>
 800fb50:	2300      	movs	r3, #0
 800fb52:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb56:	4604      	mov	r4, r0
 800fb58:	6003      	str	r3, [r0, #0]
 800fb5a:	f04f 0800 	mov.w	r8, #0
 800fb5e:	07eb      	lsls	r3, r5, #31
 800fb60:	d50a      	bpl.n	800fb78 <__pow5mult+0x74>
 800fb62:	4639      	mov	r1, r7
 800fb64:	4622      	mov	r2, r4
 800fb66:	4630      	mov	r0, r6
 800fb68:	f7ff ff36 	bl	800f9d8 <__multiply>
 800fb6c:	4639      	mov	r1, r7
 800fb6e:	4681      	mov	r9, r0
 800fb70:	4630      	mov	r0, r6
 800fb72:	f7ff fe88 	bl	800f886 <_Bfree>
 800fb76:	464f      	mov	r7, r9
 800fb78:	106d      	asrs	r5, r5, #1
 800fb7a:	d00b      	beq.n	800fb94 <__pow5mult+0x90>
 800fb7c:	6820      	ldr	r0, [r4, #0]
 800fb7e:	b938      	cbnz	r0, 800fb90 <__pow5mult+0x8c>
 800fb80:	4622      	mov	r2, r4
 800fb82:	4621      	mov	r1, r4
 800fb84:	4630      	mov	r0, r6
 800fb86:	f7ff ff27 	bl	800f9d8 <__multiply>
 800fb8a:	6020      	str	r0, [r4, #0]
 800fb8c:	f8c0 8000 	str.w	r8, [r0]
 800fb90:	4604      	mov	r4, r0
 800fb92:	e7e4      	b.n	800fb5e <__pow5mult+0x5a>
 800fb94:	4638      	mov	r0, r7
 800fb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb9a:	bf00      	nop
 800fb9c:	08012d68 	.word	0x08012d68

0800fba0 <__lshift>:
 800fba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fba4:	460c      	mov	r4, r1
 800fba6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fbaa:	6923      	ldr	r3, [r4, #16]
 800fbac:	6849      	ldr	r1, [r1, #4]
 800fbae:	eb0a 0903 	add.w	r9, sl, r3
 800fbb2:	68a3      	ldr	r3, [r4, #8]
 800fbb4:	4607      	mov	r7, r0
 800fbb6:	4616      	mov	r6, r2
 800fbb8:	f109 0501 	add.w	r5, r9, #1
 800fbbc:	42ab      	cmp	r3, r5
 800fbbe:	db32      	blt.n	800fc26 <__lshift+0x86>
 800fbc0:	4638      	mov	r0, r7
 800fbc2:	f7ff fe2c 	bl	800f81e <_Balloc>
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	4680      	mov	r8, r0
 800fbca:	f100 0114 	add.w	r1, r0, #20
 800fbce:	461a      	mov	r2, r3
 800fbd0:	4553      	cmp	r3, sl
 800fbd2:	db2b      	blt.n	800fc2c <__lshift+0x8c>
 800fbd4:	6920      	ldr	r0, [r4, #16]
 800fbd6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fbda:	f104 0314 	add.w	r3, r4, #20
 800fbde:	f016 021f 	ands.w	r2, r6, #31
 800fbe2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fbe6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fbea:	d025      	beq.n	800fc38 <__lshift+0x98>
 800fbec:	f1c2 0e20 	rsb	lr, r2, #32
 800fbf0:	2000      	movs	r0, #0
 800fbf2:	681e      	ldr	r6, [r3, #0]
 800fbf4:	468a      	mov	sl, r1
 800fbf6:	4096      	lsls	r6, r2
 800fbf8:	4330      	orrs	r0, r6
 800fbfa:	f84a 0b04 	str.w	r0, [sl], #4
 800fbfe:	f853 0b04 	ldr.w	r0, [r3], #4
 800fc02:	459c      	cmp	ip, r3
 800fc04:	fa20 f00e 	lsr.w	r0, r0, lr
 800fc08:	d814      	bhi.n	800fc34 <__lshift+0x94>
 800fc0a:	6048      	str	r0, [r1, #4]
 800fc0c:	b108      	cbz	r0, 800fc12 <__lshift+0x72>
 800fc0e:	f109 0502 	add.w	r5, r9, #2
 800fc12:	3d01      	subs	r5, #1
 800fc14:	4638      	mov	r0, r7
 800fc16:	f8c8 5010 	str.w	r5, [r8, #16]
 800fc1a:	4621      	mov	r1, r4
 800fc1c:	f7ff fe33 	bl	800f886 <_Bfree>
 800fc20:	4640      	mov	r0, r8
 800fc22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc26:	3101      	adds	r1, #1
 800fc28:	005b      	lsls	r3, r3, #1
 800fc2a:	e7c7      	b.n	800fbbc <__lshift+0x1c>
 800fc2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800fc30:	3301      	adds	r3, #1
 800fc32:	e7cd      	b.n	800fbd0 <__lshift+0x30>
 800fc34:	4651      	mov	r1, sl
 800fc36:	e7dc      	b.n	800fbf2 <__lshift+0x52>
 800fc38:	3904      	subs	r1, #4
 800fc3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc3e:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc42:	459c      	cmp	ip, r3
 800fc44:	d8f9      	bhi.n	800fc3a <__lshift+0x9a>
 800fc46:	e7e4      	b.n	800fc12 <__lshift+0x72>

0800fc48 <__mcmp>:
 800fc48:	6903      	ldr	r3, [r0, #16]
 800fc4a:	690a      	ldr	r2, [r1, #16]
 800fc4c:	1a9b      	subs	r3, r3, r2
 800fc4e:	b530      	push	{r4, r5, lr}
 800fc50:	d10c      	bne.n	800fc6c <__mcmp+0x24>
 800fc52:	0092      	lsls	r2, r2, #2
 800fc54:	3014      	adds	r0, #20
 800fc56:	3114      	adds	r1, #20
 800fc58:	1884      	adds	r4, r0, r2
 800fc5a:	4411      	add	r1, r2
 800fc5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fc60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc64:	4295      	cmp	r5, r2
 800fc66:	d003      	beq.n	800fc70 <__mcmp+0x28>
 800fc68:	d305      	bcc.n	800fc76 <__mcmp+0x2e>
 800fc6a:	2301      	movs	r3, #1
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	bd30      	pop	{r4, r5, pc}
 800fc70:	42a0      	cmp	r0, r4
 800fc72:	d3f3      	bcc.n	800fc5c <__mcmp+0x14>
 800fc74:	e7fa      	b.n	800fc6c <__mcmp+0x24>
 800fc76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc7a:	e7f7      	b.n	800fc6c <__mcmp+0x24>

0800fc7c <__mdiff>:
 800fc7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc80:	460d      	mov	r5, r1
 800fc82:	4607      	mov	r7, r0
 800fc84:	4611      	mov	r1, r2
 800fc86:	4628      	mov	r0, r5
 800fc88:	4614      	mov	r4, r2
 800fc8a:	f7ff ffdd 	bl	800fc48 <__mcmp>
 800fc8e:	1e06      	subs	r6, r0, #0
 800fc90:	d108      	bne.n	800fca4 <__mdiff+0x28>
 800fc92:	4631      	mov	r1, r6
 800fc94:	4638      	mov	r0, r7
 800fc96:	f7ff fdc2 	bl	800f81e <_Balloc>
 800fc9a:	2301      	movs	r3, #1
 800fc9c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800fca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fca4:	bfa4      	itt	ge
 800fca6:	4623      	movge	r3, r4
 800fca8:	462c      	movge	r4, r5
 800fcaa:	4638      	mov	r0, r7
 800fcac:	6861      	ldr	r1, [r4, #4]
 800fcae:	bfa6      	itte	ge
 800fcb0:	461d      	movge	r5, r3
 800fcb2:	2600      	movge	r6, #0
 800fcb4:	2601      	movlt	r6, #1
 800fcb6:	f7ff fdb2 	bl	800f81e <_Balloc>
 800fcba:	692b      	ldr	r3, [r5, #16]
 800fcbc:	60c6      	str	r6, [r0, #12]
 800fcbe:	6926      	ldr	r6, [r4, #16]
 800fcc0:	f105 0914 	add.w	r9, r5, #20
 800fcc4:	f104 0214 	add.w	r2, r4, #20
 800fcc8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800fccc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800fcd0:	f100 0514 	add.w	r5, r0, #20
 800fcd4:	f04f 0e00 	mov.w	lr, #0
 800fcd8:	f852 ab04 	ldr.w	sl, [r2], #4
 800fcdc:	f859 4b04 	ldr.w	r4, [r9], #4
 800fce0:	fa1e f18a 	uxtah	r1, lr, sl
 800fce4:	b2a3      	uxth	r3, r4
 800fce6:	1ac9      	subs	r1, r1, r3
 800fce8:	0c23      	lsrs	r3, r4, #16
 800fcea:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fcee:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fcf2:	b289      	uxth	r1, r1
 800fcf4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800fcf8:	45c8      	cmp	r8, r9
 800fcfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fcfe:	4694      	mov	ip, r2
 800fd00:	f845 3b04 	str.w	r3, [r5], #4
 800fd04:	d8e8      	bhi.n	800fcd8 <__mdiff+0x5c>
 800fd06:	45bc      	cmp	ip, r7
 800fd08:	d304      	bcc.n	800fd14 <__mdiff+0x98>
 800fd0a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fd0e:	b183      	cbz	r3, 800fd32 <__mdiff+0xb6>
 800fd10:	6106      	str	r6, [r0, #16]
 800fd12:	e7c5      	b.n	800fca0 <__mdiff+0x24>
 800fd14:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fd18:	fa1e f381 	uxtah	r3, lr, r1
 800fd1c:	141a      	asrs	r2, r3, #16
 800fd1e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fd22:	b29b      	uxth	r3, r3
 800fd24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fd28:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fd2c:	f845 3b04 	str.w	r3, [r5], #4
 800fd30:	e7e9      	b.n	800fd06 <__mdiff+0x8a>
 800fd32:	3e01      	subs	r6, #1
 800fd34:	e7e9      	b.n	800fd0a <__mdiff+0x8e>

0800fd36 <__d2b>:
 800fd36:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd3a:	460e      	mov	r6, r1
 800fd3c:	2101      	movs	r1, #1
 800fd3e:	ec59 8b10 	vmov	r8, r9, d0
 800fd42:	4615      	mov	r5, r2
 800fd44:	f7ff fd6b 	bl	800f81e <_Balloc>
 800fd48:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fd4c:	4607      	mov	r7, r0
 800fd4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fd52:	bb34      	cbnz	r4, 800fda2 <__d2b+0x6c>
 800fd54:	9301      	str	r3, [sp, #4]
 800fd56:	f1b8 0300 	subs.w	r3, r8, #0
 800fd5a:	d027      	beq.n	800fdac <__d2b+0x76>
 800fd5c:	a802      	add	r0, sp, #8
 800fd5e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800fd62:	f7ff fe01 	bl	800f968 <__lo0bits>
 800fd66:	9900      	ldr	r1, [sp, #0]
 800fd68:	b1f0      	cbz	r0, 800fda8 <__d2b+0x72>
 800fd6a:	9a01      	ldr	r2, [sp, #4]
 800fd6c:	f1c0 0320 	rsb	r3, r0, #32
 800fd70:	fa02 f303 	lsl.w	r3, r2, r3
 800fd74:	430b      	orrs	r3, r1
 800fd76:	40c2      	lsrs	r2, r0
 800fd78:	617b      	str	r3, [r7, #20]
 800fd7a:	9201      	str	r2, [sp, #4]
 800fd7c:	9b01      	ldr	r3, [sp, #4]
 800fd7e:	61bb      	str	r3, [r7, #24]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	bf14      	ite	ne
 800fd84:	2102      	movne	r1, #2
 800fd86:	2101      	moveq	r1, #1
 800fd88:	6139      	str	r1, [r7, #16]
 800fd8a:	b1c4      	cbz	r4, 800fdbe <__d2b+0x88>
 800fd8c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800fd90:	4404      	add	r4, r0
 800fd92:	6034      	str	r4, [r6, #0]
 800fd94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fd98:	6028      	str	r0, [r5, #0]
 800fd9a:	4638      	mov	r0, r7
 800fd9c:	b003      	add	sp, #12
 800fd9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fda2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fda6:	e7d5      	b.n	800fd54 <__d2b+0x1e>
 800fda8:	6179      	str	r1, [r7, #20]
 800fdaa:	e7e7      	b.n	800fd7c <__d2b+0x46>
 800fdac:	a801      	add	r0, sp, #4
 800fdae:	f7ff fddb 	bl	800f968 <__lo0bits>
 800fdb2:	9b01      	ldr	r3, [sp, #4]
 800fdb4:	617b      	str	r3, [r7, #20]
 800fdb6:	2101      	movs	r1, #1
 800fdb8:	6139      	str	r1, [r7, #16]
 800fdba:	3020      	adds	r0, #32
 800fdbc:	e7e5      	b.n	800fd8a <__d2b+0x54>
 800fdbe:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fdc2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fdc6:	6030      	str	r0, [r6, #0]
 800fdc8:	6918      	ldr	r0, [r3, #16]
 800fdca:	f7ff fdae 	bl	800f92a <__hi0bits>
 800fdce:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fdd2:	e7e1      	b.n	800fd98 <__d2b+0x62>

0800fdd4 <_calloc_r>:
 800fdd4:	b538      	push	{r3, r4, r5, lr}
 800fdd6:	fb02 f401 	mul.w	r4, r2, r1
 800fdda:	4621      	mov	r1, r4
 800fddc:	f000 f856 	bl	800fe8c <_malloc_r>
 800fde0:	4605      	mov	r5, r0
 800fde2:	b118      	cbz	r0, 800fdec <_calloc_r+0x18>
 800fde4:	4622      	mov	r2, r4
 800fde6:	2100      	movs	r1, #0
 800fde8:	f7fd ff0a 	bl	800dc00 <memset>
 800fdec:	4628      	mov	r0, r5
 800fdee:	bd38      	pop	{r3, r4, r5, pc}

0800fdf0 <_free_r>:
 800fdf0:	b538      	push	{r3, r4, r5, lr}
 800fdf2:	4605      	mov	r5, r0
 800fdf4:	2900      	cmp	r1, #0
 800fdf6:	d045      	beq.n	800fe84 <_free_r+0x94>
 800fdf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdfc:	1f0c      	subs	r4, r1, #4
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	bfb8      	it	lt
 800fe02:	18e4      	addlt	r4, r4, r3
 800fe04:	f000 fac3 	bl	801038e <__malloc_lock>
 800fe08:	4a1f      	ldr	r2, [pc, #124]	; (800fe88 <_free_r+0x98>)
 800fe0a:	6813      	ldr	r3, [r2, #0]
 800fe0c:	4610      	mov	r0, r2
 800fe0e:	b933      	cbnz	r3, 800fe1e <_free_r+0x2e>
 800fe10:	6063      	str	r3, [r4, #4]
 800fe12:	6014      	str	r4, [r2, #0]
 800fe14:	4628      	mov	r0, r5
 800fe16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe1a:	f000 bab9 	b.w	8010390 <__malloc_unlock>
 800fe1e:	42a3      	cmp	r3, r4
 800fe20:	d90c      	bls.n	800fe3c <_free_r+0x4c>
 800fe22:	6821      	ldr	r1, [r4, #0]
 800fe24:	1862      	adds	r2, r4, r1
 800fe26:	4293      	cmp	r3, r2
 800fe28:	bf04      	itt	eq
 800fe2a:	681a      	ldreq	r2, [r3, #0]
 800fe2c:	685b      	ldreq	r3, [r3, #4]
 800fe2e:	6063      	str	r3, [r4, #4]
 800fe30:	bf04      	itt	eq
 800fe32:	1852      	addeq	r2, r2, r1
 800fe34:	6022      	streq	r2, [r4, #0]
 800fe36:	6004      	str	r4, [r0, #0]
 800fe38:	e7ec      	b.n	800fe14 <_free_r+0x24>
 800fe3a:	4613      	mov	r3, r2
 800fe3c:	685a      	ldr	r2, [r3, #4]
 800fe3e:	b10a      	cbz	r2, 800fe44 <_free_r+0x54>
 800fe40:	42a2      	cmp	r2, r4
 800fe42:	d9fa      	bls.n	800fe3a <_free_r+0x4a>
 800fe44:	6819      	ldr	r1, [r3, #0]
 800fe46:	1858      	adds	r0, r3, r1
 800fe48:	42a0      	cmp	r0, r4
 800fe4a:	d10b      	bne.n	800fe64 <_free_r+0x74>
 800fe4c:	6820      	ldr	r0, [r4, #0]
 800fe4e:	4401      	add	r1, r0
 800fe50:	1858      	adds	r0, r3, r1
 800fe52:	4282      	cmp	r2, r0
 800fe54:	6019      	str	r1, [r3, #0]
 800fe56:	d1dd      	bne.n	800fe14 <_free_r+0x24>
 800fe58:	6810      	ldr	r0, [r2, #0]
 800fe5a:	6852      	ldr	r2, [r2, #4]
 800fe5c:	605a      	str	r2, [r3, #4]
 800fe5e:	4401      	add	r1, r0
 800fe60:	6019      	str	r1, [r3, #0]
 800fe62:	e7d7      	b.n	800fe14 <_free_r+0x24>
 800fe64:	d902      	bls.n	800fe6c <_free_r+0x7c>
 800fe66:	230c      	movs	r3, #12
 800fe68:	602b      	str	r3, [r5, #0]
 800fe6a:	e7d3      	b.n	800fe14 <_free_r+0x24>
 800fe6c:	6820      	ldr	r0, [r4, #0]
 800fe6e:	1821      	adds	r1, r4, r0
 800fe70:	428a      	cmp	r2, r1
 800fe72:	bf04      	itt	eq
 800fe74:	6811      	ldreq	r1, [r2, #0]
 800fe76:	6852      	ldreq	r2, [r2, #4]
 800fe78:	6062      	str	r2, [r4, #4]
 800fe7a:	bf04      	itt	eq
 800fe7c:	1809      	addeq	r1, r1, r0
 800fe7e:	6021      	streq	r1, [r4, #0]
 800fe80:	605c      	str	r4, [r3, #4]
 800fe82:	e7c7      	b.n	800fe14 <_free_r+0x24>
 800fe84:	bd38      	pop	{r3, r4, r5, pc}
 800fe86:	bf00      	nop
 800fe88:	20001f10 	.word	0x20001f10

0800fe8c <_malloc_r>:
 800fe8c:	b570      	push	{r4, r5, r6, lr}
 800fe8e:	1ccd      	adds	r5, r1, #3
 800fe90:	f025 0503 	bic.w	r5, r5, #3
 800fe94:	3508      	adds	r5, #8
 800fe96:	2d0c      	cmp	r5, #12
 800fe98:	bf38      	it	cc
 800fe9a:	250c      	movcc	r5, #12
 800fe9c:	2d00      	cmp	r5, #0
 800fe9e:	4606      	mov	r6, r0
 800fea0:	db01      	blt.n	800fea6 <_malloc_r+0x1a>
 800fea2:	42a9      	cmp	r1, r5
 800fea4:	d903      	bls.n	800feae <_malloc_r+0x22>
 800fea6:	230c      	movs	r3, #12
 800fea8:	6033      	str	r3, [r6, #0]
 800feaa:	2000      	movs	r0, #0
 800feac:	bd70      	pop	{r4, r5, r6, pc}
 800feae:	f000 fa6e 	bl	801038e <__malloc_lock>
 800feb2:	4a21      	ldr	r2, [pc, #132]	; (800ff38 <_malloc_r+0xac>)
 800feb4:	6814      	ldr	r4, [r2, #0]
 800feb6:	4621      	mov	r1, r4
 800feb8:	b991      	cbnz	r1, 800fee0 <_malloc_r+0x54>
 800feba:	4c20      	ldr	r4, [pc, #128]	; (800ff3c <_malloc_r+0xb0>)
 800febc:	6823      	ldr	r3, [r4, #0]
 800febe:	b91b      	cbnz	r3, 800fec8 <_malloc_r+0x3c>
 800fec0:	4630      	mov	r0, r6
 800fec2:	f000 f98f 	bl	80101e4 <_sbrk_r>
 800fec6:	6020      	str	r0, [r4, #0]
 800fec8:	4629      	mov	r1, r5
 800feca:	4630      	mov	r0, r6
 800fecc:	f000 f98a 	bl	80101e4 <_sbrk_r>
 800fed0:	1c43      	adds	r3, r0, #1
 800fed2:	d124      	bne.n	800ff1e <_malloc_r+0x92>
 800fed4:	230c      	movs	r3, #12
 800fed6:	6033      	str	r3, [r6, #0]
 800fed8:	4630      	mov	r0, r6
 800feda:	f000 fa59 	bl	8010390 <__malloc_unlock>
 800fede:	e7e4      	b.n	800feaa <_malloc_r+0x1e>
 800fee0:	680b      	ldr	r3, [r1, #0]
 800fee2:	1b5b      	subs	r3, r3, r5
 800fee4:	d418      	bmi.n	800ff18 <_malloc_r+0x8c>
 800fee6:	2b0b      	cmp	r3, #11
 800fee8:	d90f      	bls.n	800ff0a <_malloc_r+0x7e>
 800feea:	600b      	str	r3, [r1, #0]
 800feec:	50cd      	str	r5, [r1, r3]
 800feee:	18cc      	adds	r4, r1, r3
 800fef0:	4630      	mov	r0, r6
 800fef2:	f000 fa4d 	bl	8010390 <__malloc_unlock>
 800fef6:	f104 000b 	add.w	r0, r4, #11
 800fefa:	1d23      	adds	r3, r4, #4
 800fefc:	f020 0007 	bic.w	r0, r0, #7
 800ff00:	1ac3      	subs	r3, r0, r3
 800ff02:	d0d3      	beq.n	800feac <_malloc_r+0x20>
 800ff04:	425a      	negs	r2, r3
 800ff06:	50e2      	str	r2, [r4, r3]
 800ff08:	e7d0      	b.n	800feac <_malloc_r+0x20>
 800ff0a:	428c      	cmp	r4, r1
 800ff0c:	684b      	ldr	r3, [r1, #4]
 800ff0e:	bf16      	itet	ne
 800ff10:	6063      	strne	r3, [r4, #4]
 800ff12:	6013      	streq	r3, [r2, #0]
 800ff14:	460c      	movne	r4, r1
 800ff16:	e7eb      	b.n	800fef0 <_malloc_r+0x64>
 800ff18:	460c      	mov	r4, r1
 800ff1a:	6849      	ldr	r1, [r1, #4]
 800ff1c:	e7cc      	b.n	800feb8 <_malloc_r+0x2c>
 800ff1e:	1cc4      	adds	r4, r0, #3
 800ff20:	f024 0403 	bic.w	r4, r4, #3
 800ff24:	42a0      	cmp	r0, r4
 800ff26:	d005      	beq.n	800ff34 <_malloc_r+0xa8>
 800ff28:	1a21      	subs	r1, r4, r0
 800ff2a:	4630      	mov	r0, r6
 800ff2c:	f000 f95a 	bl	80101e4 <_sbrk_r>
 800ff30:	3001      	adds	r0, #1
 800ff32:	d0cf      	beq.n	800fed4 <_malloc_r+0x48>
 800ff34:	6025      	str	r5, [r4, #0]
 800ff36:	e7db      	b.n	800fef0 <_malloc_r+0x64>
 800ff38:	20001f10 	.word	0x20001f10
 800ff3c:	20001f14 	.word	0x20001f14

0800ff40 <__ssputs_r>:
 800ff40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff44:	688e      	ldr	r6, [r1, #8]
 800ff46:	429e      	cmp	r6, r3
 800ff48:	4682      	mov	sl, r0
 800ff4a:	460c      	mov	r4, r1
 800ff4c:	4690      	mov	r8, r2
 800ff4e:	4699      	mov	r9, r3
 800ff50:	d837      	bhi.n	800ffc2 <__ssputs_r+0x82>
 800ff52:	898a      	ldrh	r2, [r1, #12]
 800ff54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ff58:	d031      	beq.n	800ffbe <__ssputs_r+0x7e>
 800ff5a:	6825      	ldr	r5, [r4, #0]
 800ff5c:	6909      	ldr	r1, [r1, #16]
 800ff5e:	1a6f      	subs	r7, r5, r1
 800ff60:	6965      	ldr	r5, [r4, #20]
 800ff62:	2302      	movs	r3, #2
 800ff64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff68:	fb95 f5f3 	sdiv	r5, r5, r3
 800ff6c:	f109 0301 	add.w	r3, r9, #1
 800ff70:	443b      	add	r3, r7
 800ff72:	429d      	cmp	r5, r3
 800ff74:	bf38      	it	cc
 800ff76:	461d      	movcc	r5, r3
 800ff78:	0553      	lsls	r3, r2, #21
 800ff7a:	d530      	bpl.n	800ffde <__ssputs_r+0x9e>
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	f7ff ff85 	bl	800fe8c <_malloc_r>
 800ff82:	4606      	mov	r6, r0
 800ff84:	b950      	cbnz	r0, 800ff9c <__ssputs_r+0x5c>
 800ff86:	230c      	movs	r3, #12
 800ff88:	f8ca 3000 	str.w	r3, [sl]
 800ff8c:	89a3      	ldrh	r3, [r4, #12]
 800ff8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff92:	81a3      	strh	r3, [r4, #12]
 800ff94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ff98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff9c:	463a      	mov	r2, r7
 800ff9e:	6921      	ldr	r1, [r4, #16]
 800ffa0:	f7ff fc32 	bl	800f808 <memcpy>
 800ffa4:	89a3      	ldrh	r3, [r4, #12]
 800ffa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ffaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ffae:	81a3      	strh	r3, [r4, #12]
 800ffb0:	6126      	str	r6, [r4, #16]
 800ffb2:	6165      	str	r5, [r4, #20]
 800ffb4:	443e      	add	r6, r7
 800ffb6:	1bed      	subs	r5, r5, r7
 800ffb8:	6026      	str	r6, [r4, #0]
 800ffba:	60a5      	str	r5, [r4, #8]
 800ffbc:	464e      	mov	r6, r9
 800ffbe:	454e      	cmp	r6, r9
 800ffc0:	d900      	bls.n	800ffc4 <__ssputs_r+0x84>
 800ffc2:	464e      	mov	r6, r9
 800ffc4:	4632      	mov	r2, r6
 800ffc6:	4641      	mov	r1, r8
 800ffc8:	6820      	ldr	r0, [r4, #0]
 800ffca:	f000 f9c7 	bl	801035c <memmove>
 800ffce:	68a3      	ldr	r3, [r4, #8]
 800ffd0:	1b9b      	subs	r3, r3, r6
 800ffd2:	60a3      	str	r3, [r4, #8]
 800ffd4:	6823      	ldr	r3, [r4, #0]
 800ffd6:	441e      	add	r6, r3
 800ffd8:	6026      	str	r6, [r4, #0]
 800ffda:	2000      	movs	r0, #0
 800ffdc:	e7dc      	b.n	800ff98 <__ssputs_r+0x58>
 800ffde:	462a      	mov	r2, r5
 800ffe0:	f000 f9d7 	bl	8010392 <_realloc_r>
 800ffe4:	4606      	mov	r6, r0
 800ffe6:	2800      	cmp	r0, #0
 800ffe8:	d1e2      	bne.n	800ffb0 <__ssputs_r+0x70>
 800ffea:	6921      	ldr	r1, [r4, #16]
 800ffec:	4650      	mov	r0, sl
 800ffee:	f7ff feff 	bl	800fdf0 <_free_r>
 800fff2:	e7c8      	b.n	800ff86 <__ssputs_r+0x46>

0800fff4 <_svfiprintf_r>:
 800fff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff8:	461d      	mov	r5, r3
 800fffa:	898b      	ldrh	r3, [r1, #12]
 800fffc:	061f      	lsls	r7, r3, #24
 800fffe:	b09d      	sub	sp, #116	; 0x74
 8010000:	4680      	mov	r8, r0
 8010002:	460c      	mov	r4, r1
 8010004:	4616      	mov	r6, r2
 8010006:	d50f      	bpl.n	8010028 <_svfiprintf_r+0x34>
 8010008:	690b      	ldr	r3, [r1, #16]
 801000a:	b96b      	cbnz	r3, 8010028 <_svfiprintf_r+0x34>
 801000c:	2140      	movs	r1, #64	; 0x40
 801000e:	f7ff ff3d 	bl	800fe8c <_malloc_r>
 8010012:	6020      	str	r0, [r4, #0]
 8010014:	6120      	str	r0, [r4, #16]
 8010016:	b928      	cbnz	r0, 8010024 <_svfiprintf_r+0x30>
 8010018:	230c      	movs	r3, #12
 801001a:	f8c8 3000 	str.w	r3, [r8]
 801001e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010022:	e0c8      	b.n	80101b6 <_svfiprintf_r+0x1c2>
 8010024:	2340      	movs	r3, #64	; 0x40
 8010026:	6163      	str	r3, [r4, #20]
 8010028:	2300      	movs	r3, #0
 801002a:	9309      	str	r3, [sp, #36]	; 0x24
 801002c:	2320      	movs	r3, #32
 801002e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010032:	2330      	movs	r3, #48	; 0x30
 8010034:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010038:	9503      	str	r5, [sp, #12]
 801003a:	f04f 0b01 	mov.w	fp, #1
 801003e:	4637      	mov	r7, r6
 8010040:	463d      	mov	r5, r7
 8010042:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010046:	b10b      	cbz	r3, 801004c <_svfiprintf_r+0x58>
 8010048:	2b25      	cmp	r3, #37	; 0x25
 801004a:	d13e      	bne.n	80100ca <_svfiprintf_r+0xd6>
 801004c:	ebb7 0a06 	subs.w	sl, r7, r6
 8010050:	d00b      	beq.n	801006a <_svfiprintf_r+0x76>
 8010052:	4653      	mov	r3, sl
 8010054:	4632      	mov	r2, r6
 8010056:	4621      	mov	r1, r4
 8010058:	4640      	mov	r0, r8
 801005a:	f7ff ff71 	bl	800ff40 <__ssputs_r>
 801005e:	3001      	adds	r0, #1
 8010060:	f000 80a4 	beq.w	80101ac <_svfiprintf_r+0x1b8>
 8010064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010066:	4453      	add	r3, sl
 8010068:	9309      	str	r3, [sp, #36]	; 0x24
 801006a:	783b      	ldrb	r3, [r7, #0]
 801006c:	2b00      	cmp	r3, #0
 801006e:	f000 809d 	beq.w	80101ac <_svfiprintf_r+0x1b8>
 8010072:	2300      	movs	r3, #0
 8010074:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801007c:	9304      	str	r3, [sp, #16]
 801007e:	9307      	str	r3, [sp, #28]
 8010080:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010084:	931a      	str	r3, [sp, #104]	; 0x68
 8010086:	462f      	mov	r7, r5
 8010088:	2205      	movs	r2, #5
 801008a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801008e:	4850      	ldr	r0, [pc, #320]	; (80101d0 <_svfiprintf_r+0x1dc>)
 8010090:	f7f0 f8ce 	bl	8000230 <memchr>
 8010094:	9b04      	ldr	r3, [sp, #16]
 8010096:	b9d0      	cbnz	r0, 80100ce <_svfiprintf_r+0xda>
 8010098:	06d9      	lsls	r1, r3, #27
 801009a:	bf44      	itt	mi
 801009c:	2220      	movmi	r2, #32
 801009e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80100a2:	071a      	lsls	r2, r3, #28
 80100a4:	bf44      	itt	mi
 80100a6:	222b      	movmi	r2, #43	; 0x2b
 80100a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80100ac:	782a      	ldrb	r2, [r5, #0]
 80100ae:	2a2a      	cmp	r2, #42	; 0x2a
 80100b0:	d015      	beq.n	80100de <_svfiprintf_r+0xea>
 80100b2:	9a07      	ldr	r2, [sp, #28]
 80100b4:	462f      	mov	r7, r5
 80100b6:	2000      	movs	r0, #0
 80100b8:	250a      	movs	r5, #10
 80100ba:	4639      	mov	r1, r7
 80100bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100c0:	3b30      	subs	r3, #48	; 0x30
 80100c2:	2b09      	cmp	r3, #9
 80100c4:	d94d      	bls.n	8010162 <_svfiprintf_r+0x16e>
 80100c6:	b1b8      	cbz	r0, 80100f8 <_svfiprintf_r+0x104>
 80100c8:	e00f      	b.n	80100ea <_svfiprintf_r+0xf6>
 80100ca:	462f      	mov	r7, r5
 80100cc:	e7b8      	b.n	8010040 <_svfiprintf_r+0x4c>
 80100ce:	4a40      	ldr	r2, [pc, #256]	; (80101d0 <_svfiprintf_r+0x1dc>)
 80100d0:	1a80      	subs	r0, r0, r2
 80100d2:	fa0b f000 	lsl.w	r0, fp, r0
 80100d6:	4318      	orrs	r0, r3
 80100d8:	9004      	str	r0, [sp, #16]
 80100da:	463d      	mov	r5, r7
 80100dc:	e7d3      	b.n	8010086 <_svfiprintf_r+0x92>
 80100de:	9a03      	ldr	r2, [sp, #12]
 80100e0:	1d11      	adds	r1, r2, #4
 80100e2:	6812      	ldr	r2, [r2, #0]
 80100e4:	9103      	str	r1, [sp, #12]
 80100e6:	2a00      	cmp	r2, #0
 80100e8:	db01      	blt.n	80100ee <_svfiprintf_r+0xfa>
 80100ea:	9207      	str	r2, [sp, #28]
 80100ec:	e004      	b.n	80100f8 <_svfiprintf_r+0x104>
 80100ee:	4252      	negs	r2, r2
 80100f0:	f043 0302 	orr.w	r3, r3, #2
 80100f4:	9207      	str	r2, [sp, #28]
 80100f6:	9304      	str	r3, [sp, #16]
 80100f8:	783b      	ldrb	r3, [r7, #0]
 80100fa:	2b2e      	cmp	r3, #46	; 0x2e
 80100fc:	d10c      	bne.n	8010118 <_svfiprintf_r+0x124>
 80100fe:	787b      	ldrb	r3, [r7, #1]
 8010100:	2b2a      	cmp	r3, #42	; 0x2a
 8010102:	d133      	bne.n	801016c <_svfiprintf_r+0x178>
 8010104:	9b03      	ldr	r3, [sp, #12]
 8010106:	1d1a      	adds	r2, r3, #4
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	9203      	str	r2, [sp, #12]
 801010c:	2b00      	cmp	r3, #0
 801010e:	bfb8      	it	lt
 8010110:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010114:	3702      	adds	r7, #2
 8010116:	9305      	str	r3, [sp, #20]
 8010118:	4d2e      	ldr	r5, [pc, #184]	; (80101d4 <_svfiprintf_r+0x1e0>)
 801011a:	7839      	ldrb	r1, [r7, #0]
 801011c:	2203      	movs	r2, #3
 801011e:	4628      	mov	r0, r5
 8010120:	f7f0 f886 	bl	8000230 <memchr>
 8010124:	b138      	cbz	r0, 8010136 <_svfiprintf_r+0x142>
 8010126:	2340      	movs	r3, #64	; 0x40
 8010128:	1b40      	subs	r0, r0, r5
 801012a:	fa03 f000 	lsl.w	r0, r3, r0
 801012e:	9b04      	ldr	r3, [sp, #16]
 8010130:	4303      	orrs	r3, r0
 8010132:	3701      	adds	r7, #1
 8010134:	9304      	str	r3, [sp, #16]
 8010136:	7839      	ldrb	r1, [r7, #0]
 8010138:	4827      	ldr	r0, [pc, #156]	; (80101d8 <_svfiprintf_r+0x1e4>)
 801013a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801013e:	2206      	movs	r2, #6
 8010140:	1c7e      	adds	r6, r7, #1
 8010142:	f7f0 f875 	bl	8000230 <memchr>
 8010146:	2800      	cmp	r0, #0
 8010148:	d038      	beq.n	80101bc <_svfiprintf_r+0x1c8>
 801014a:	4b24      	ldr	r3, [pc, #144]	; (80101dc <_svfiprintf_r+0x1e8>)
 801014c:	bb13      	cbnz	r3, 8010194 <_svfiprintf_r+0x1a0>
 801014e:	9b03      	ldr	r3, [sp, #12]
 8010150:	3307      	adds	r3, #7
 8010152:	f023 0307 	bic.w	r3, r3, #7
 8010156:	3308      	adds	r3, #8
 8010158:	9303      	str	r3, [sp, #12]
 801015a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801015c:	444b      	add	r3, r9
 801015e:	9309      	str	r3, [sp, #36]	; 0x24
 8010160:	e76d      	b.n	801003e <_svfiprintf_r+0x4a>
 8010162:	fb05 3202 	mla	r2, r5, r2, r3
 8010166:	2001      	movs	r0, #1
 8010168:	460f      	mov	r7, r1
 801016a:	e7a6      	b.n	80100ba <_svfiprintf_r+0xc6>
 801016c:	2300      	movs	r3, #0
 801016e:	3701      	adds	r7, #1
 8010170:	9305      	str	r3, [sp, #20]
 8010172:	4619      	mov	r1, r3
 8010174:	250a      	movs	r5, #10
 8010176:	4638      	mov	r0, r7
 8010178:	f810 2b01 	ldrb.w	r2, [r0], #1
 801017c:	3a30      	subs	r2, #48	; 0x30
 801017e:	2a09      	cmp	r2, #9
 8010180:	d903      	bls.n	801018a <_svfiprintf_r+0x196>
 8010182:	2b00      	cmp	r3, #0
 8010184:	d0c8      	beq.n	8010118 <_svfiprintf_r+0x124>
 8010186:	9105      	str	r1, [sp, #20]
 8010188:	e7c6      	b.n	8010118 <_svfiprintf_r+0x124>
 801018a:	fb05 2101 	mla	r1, r5, r1, r2
 801018e:	2301      	movs	r3, #1
 8010190:	4607      	mov	r7, r0
 8010192:	e7f0      	b.n	8010176 <_svfiprintf_r+0x182>
 8010194:	ab03      	add	r3, sp, #12
 8010196:	9300      	str	r3, [sp, #0]
 8010198:	4622      	mov	r2, r4
 801019a:	4b11      	ldr	r3, [pc, #68]	; (80101e0 <_svfiprintf_r+0x1ec>)
 801019c:	a904      	add	r1, sp, #16
 801019e:	4640      	mov	r0, r8
 80101a0:	f7fd fdca 	bl	800dd38 <_printf_float>
 80101a4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80101a8:	4681      	mov	r9, r0
 80101aa:	d1d6      	bne.n	801015a <_svfiprintf_r+0x166>
 80101ac:	89a3      	ldrh	r3, [r4, #12]
 80101ae:	065b      	lsls	r3, r3, #25
 80101b0:	f53f af35 	bmi.w	801001e <_svfiprintf_r+0x2a>
 80101b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80101b6:	b01d      	add	sp, #116	; 0x74
 80101b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101bc:	ab03      	add	r3, sp, #12
 80101be:	9300      	str	r3, [sp, #0]
 80101c0:	4622      	mov	r2, r4
 80101c2:	4b07      	ldr	r3, [pc, #28]	; (80101e0 <_svfiprintf_r+0x1ec>)
 80101c4:	a904      	add	r1, sp, #16
 80101c6:	4640      	mov	r0, r8
 80101c8:	f7fe f86c 	bl	800e2a4 <_printf_i>
 80101cc:	e7ea      	b.n	80101a4 <_svfiprintf_r+0x1b0>
 80101ce:	bf00      	nop
 80101d0:	08012d74 	.word	0x08012d74
 80101d4:	08012d7a 	.word	0x08012d7a
 80101d8:	08012d7e 	.word	0x08012d7e
 80101dc:	0800dd39 	.word	0x0800dd39
 80101e0:	0800ff41 	.word	0x0800ff41

080101e4 <_sbrk_r>:
 80101e4:	b538      	push	{r3, r4, r5, lr}
 80101e6:	4c06      	ldr	r4, [pc, #24]	; (8010200 <_sbrk_r+0x1c>)
 80101e8:	2300      	movs	r3, #0
 80101ea:	4605      	mov	r5, r0
 80101ec:	4608      	mov	r0, r1
 80101ee:	6023      	str	r3, [r4, #0]
 80101f0:	f7f7 f82a 	bl	8007248 <_sbrk>
 80101f4:	1c43      	adds	r3, r0, #1
 80101f6:	d102      	bne.n	80101fe <_sbrk_r+0x1a>
 80101f8:	6823      	ldr	r3, [r4, #0]
 80101fa:	b103      	cbz	r3, 80101fe <_sbrk_r+0x1a>
 80101fc:	602b      	str	r3, [r5, #0]
 80101fe:	bd38      	pop	{r3, r4, r5, pc}
 8010200:	20002948 	.word	0x20002948

08010204 <__sread>:
 8010204:	b510      	push	{r4, lr}
 8010206:	460c      	mov	r4, r1
 8010208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801020c:	f000 f8e8 	bl	80103e0 <_read_r>
 8010210:	2800      	cmp	r0, #0
 8010212:	bfab      	itete	ge
 8010214:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010216:	89a3      	ldrhlt	r3, [r4, #12]
 8010218:	181b      	addge	r3, r3, r0
 801021a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801021e:	bfac      	ite	ge
 8010220:	6563      	strge	r3, [r4, #84]	; 0x54
 8010222:	81a3      	strhlt	r3, [r4, #12]
 8010224:	bd10      	pop	{r4, pc}

08010226 <__swrite>:
 8010226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801022a:	461f      	mov	r7, r3
 801022c:	898b      	ldrh	r3, [r1, #12]
 801022e:	05db      	lsls	r3, r3, #23
 8010230:	4605      	mov	r5, r0
 8010232:	460c      	mov	r4, r1
 8010234:	4616      	mov	r6, r2
 8010236:	d505      	bpl.n	8010244 <__swrite+0x1e>
 8010238:	2302      	movs	r3, #2
 801023a:	2200      	movs	r2, #0
 801023c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010240:	f000 f868 	bl	8010314 <_lseek_r>
 8010244:	89a3      	ldrh	r3, [r4, #12]
 8010246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801024a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801024e:	81a3      	strh	r3, [r4, #12]
 8010250:	4632      	mov	r2, r6
 8010252:	463b      	mov	r3, r7
 8010254:	4628      	mov	r0, r5
 8010256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801025a:	f000 b817 	b.w	801028c <_write_r>

0801025e <__sseek>:
 801025e:	b510      	push	{r4, lr}
 8010260:	460c      	mov	r4, r1
 8010262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010266:	f000 f855 	bl	8010314 <_lseek_r>
 801026a:	1c43      	adds	r3, r0, #1
 801026c:	89a3      	ldrh	r3, [r4, #12]
 801026e:	bf15      	itete	ne
 8010270:	6560      	strne	r0, [r4, #84]	; 0x54
 8010272:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010276:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801027a:	81a3      	strheq	r3, [r4, #12]
 801027c:	bf18      	it	ne
 801027e:	81a3      	strhne	r3, [r4, #12]
 8010280:	bd10      	pop	{r4, pc}

08010282 <__sclose>:
 8010282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010286:	f000 b813 	b.w	80102b0 <_close_r>
	...

0801028c <_write_r>:
 801028c:	b538      	push	{r3, r4, r5, lr}
 801028e:	4c07      	ldr	r4, [pc, #28]	; (80102ac <_write_r+0x20>)
 8010290:	4605      	mov	r5, r0
 8010292:	4608      	mov	r0, r1
 8010294:	4611      	mov	r1, r2
 8010296:	2200      	movs	r2, #0
 8010298:	6022      	str	r2, [r4, #0]
 801029a:	461a      	mov	r2, r3
 801029c:	f7f6 fca9 	bl	8006bf2 <_write>
 80102a0:	1c43      	adds	r3, r0, #1
 80102a2:	d102      	bne.n	80102aa <_write_r+0x1e>
 80102a4:	6823      	ldr	r3, [r4, #0]
 80102a6:	b103      	cbz	r3, 80102aa <_write_r+0x1e>
 80102a8:	602b      	str	r3, [r5, #0]
 80102aa:	bd38      	pop	{r3, r4, r5, pc}
 80102ac:	20002948 	.word	0x20002948

080102b0 <_close_r>:
 80102b0:	b538      	push	{r3, r4, r5, lr}
 80102b2:	4c06      	ldr	r4, [pc, #24]	; (80102cc <_close_r+0x1c>)
 80102b4:	2300      	movs	r3, #0
 80102b6:	4605      	mov	r5, r0
 80102b8:	4608      	mov	r0, r1
 80102ba:	6023      	str	r3, [r4, #0]
 80102bc:	f7f6 ff8f 	bl	80071de <_close>
 80102c0:	1c43      	adds	r3, r0, #1
 80102c2:	d102      	bne.n	80102ca <_close_r+0x1a>
 80102c4:	6823      	ldr	r3, [r4, #0]
 80102c6:	b103      	cbz	r3, 80102ca <_close_r+0x1a>
 80102c8:	602b      	str	r3, [r5, #0]
 80102ca:	bd38      	pop	{r3, r4, r5, pc}
 80102cc:	20002948 	.word	0x20002948

080102d0 <_fstat_r>:
 80102d0:	b538      	push	{r3, r4, r5, lr}
 80102d2:	4c07      	ldr	r4, [pc, #28]	; (80102f0 <_fstat_r+0x20>)
 80102d4:	2300      	movs	r3, #0
 80102d6:	4605      	mov	r5, r0
 80102d8:	4608      	mov	r0, r1
 80102da:	4611      	mov	r1, r2
 80102dc:	6023      	str	r3, [r4, #0]
 80102de:	f7f6 ff8a 	bl	80071f6 <_fstat>
 80102e2:	1c43      	adds	r3, r0, #1
 80102e4:	d102      	bne.n	80102ec <_fstat_r+0x1c>
 80102e6:	6823      	ldr	r3, [r4, #0]
 80102e8:	b103      	cbz	r3, 80102ec <_fstat_r+0x1c>
 80102ea:	602b      	str	r3, [r5, #0]
 80102ec:	bd38      	pop	{r3, r4, r5, pc}
 80102ee:	bf00      	nop
 80102f0:	20002948 	.word	0x20002948

080102f4 <_isatty_r>:
 80102f4:	b538      	push	{r3, r4, r5, lr}
 80102f6:	4c06      	ldr	r4, [pc, #24]	; (8010310 <_isatty_r+0x1c>)
 80102f8:	2300      	movs	r3, #0
 80102fa:	4605      	mov	r5, r0
 80102fc:	4608      	mov	r0, r1
 80102fe:	6023      	str	r3, [r4, #0]
 8010300:	f7f6 ff89 	bl	8007216 <_isatty>
 8010304:	1c43      	adds	r3, r0, #1
 8010306:	d102      	bne.n	801030e <_isatty_r+0x1a>
 8010308:	6823      	ldr	r3, [r4, #0]
 801030a:	b103      	cbz	r3, 801030e <_isatty_r+0x1a>
 801030c:	602b      	str	r3, [r5, #0]
 801030e:	bd38      	pop	{r3, r4, r5, pc}
 8010310:	20002948 	.word	0x20002948

08010314 <_lseek_r>:
 8010314:	b538      	push	{r3, r4, r5, lr}
 8010316:	4c07      	ldr	r4, [pc, #28]	; (8010334 <_lseek_r+0x20>)
 8010318:	4605      	mov	r5, r0
 801031a:	4608      	mov	r0, r1
 801031c:	4611      	mov	r1, r2
 801031e:	2200      	movs	r2, #0
 8010320:	6022      	str	r2, [r4, #0]
 8010322:	461a      	mov	r2, r3
 8010324:	f7f6 ff82 	bl	800722c <_lseek>
 8010328:	1c43      	adds	r3, r0, #1
 801032a:	d102      	bne.n	8010332 <_lseek_r+0x1e>
 801032c:	6823      	ldr	r3, [r4, #0]
 801032e:	b103      	cbz	r3, 8010332 <_lseek_r+0x1e>
 8010330:	602b      	str	r3, [r5, #0]
 8010332:	bd38      	pop	{r3, r4, r5, pc}
 8010334:	20002948 	.word	0x20002948

08010338 <__ascii_mbtowc>:
 8010338:	b082      	sub	sp, #8
 801033a:	b901      	cbnz	r1, 801033e <__ascii_mbtowc+0x6>
 801033c:	a901      	add	r1, sp, #4
 801033e:	b142      	cbz	r2, 8010352 <__ascii_mbtowc+0x1a>
 8010340:	b14b      	cbz	r3, 8010356 <__ascii_mbtowc+0x1e>
 8010342:	7813      	ldrb	r3, [r2, #0]
 8010344:	600b      	str	r3, [r1, #0]
 8010346:	7812      	ldrb	r2, [r2, #0]
 8010348:	1c10      	adds	r0, r2, #0
 801034a:	bf18      	it	ne
 801034c:	2001      	movne	r0, #1
 801034e:	b002      	add	sp, #8
 8010350:	4770      	bx	lr
 8010352:	4610      	mov	r0, r2
 8010354:	e7fb      	b.n	801034e <__ascii_mbtowc+0x16>
 8010356:	f06f 0001 	mvn.w	r0, #1
 801035a:	e7f8      	b.n	801034e <__ascii_mbtowc+0x16>

0801035c <memmove>:
 801035c:	4288      	cmp	r0, r1
 801035e:	b510      	push	{r4, lr}
 8010360:	eb01 0302 	add.w	r3, r1, r2
 8010364:	d807      	bhi.n	8010376 <memmove+0x1a>
 8010366:	1e42      	subs	r2, r0, #1
 8010368:	4299      	cmp	r1, r3
 801036a:	d00a      	beq.n	8010382 <memmove+0x26>
 801036c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010370:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010374:	e7f8      	b.n	8010368 <memmove+0xc>
 8010376:	4283      	cmp	r3, r0
 8010378:	d9f5      	bls.n	8010366 <memmove+0xa>
 801037a:	1881      	adds	r1, r0, r2
 801037c:	1ad2      	subs	r2, r2, r3
 801037e:	42d3      	cmn	r3, r2
 8010380:	d100      	bne.n	8010384 <memmove+0x28>
 8010382:	bd10      	pop	{r4, pc}
 8010384:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010388:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801038c:	e7f7      	b.n	801037e <memmove+0x22>

0801038e <__malloc_lock>:
 801038e:	4770      	bx	lr

08010390 <__malloc_unlock>:
 8010390:	4770      	bx	lr

08010392 <_realloc_r>:
 8010392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010394:	4607      	mov	r7, r0
 8010396:	4614      	mov	r4, r2
 8010398:	460e      	mov	r6, r1
 801039a:	b921      	cbnz	r1, 80103a6 <_realloc_r+0x14>
 801039c:	4611      	mov	r1, r2
 801039e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80103a2:	f7ff bd73 	b.w	800fe8c <_malloc_r>
 80103a6:	b922      	cbnz	r2, 80103b2 <_realloc_r+0x20>
 80103a8:	f7ff fd22 	bl	800fdf0 <_free_r>
 80103ac:	4625      	mov	r5, r4
 80103ae:	4628      	mov	r0, r5
 80103b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103b2:	f000 f834 	bl	801041e <_malloc_usable_size_r>
 80103b6:	42a0      	cmp	r0, r4
 80103b8:	d20f      	bcs.n	80103da <_realloc_r+0x48>
 80103ba:	4621      	mov	r1, r4
 80103bc:	4638      	mov	r0, r7
 80103be:	f7ff fd65 	bl	800fe8c <_malloc_r>
 80103c2:	4605      	mov	r5, r0
 80103c4:	2800      	cmp	r0, #0
 80103c6:	d0f2      	beq.n	80103ae <_realloc_r+0x1c>
 80103c8:	4631      	mov	r1, r6
 80103ca:	4622      	mov	r2, r4
 80103cc:	f7ff fa1c 	bl	800f808 <memcpy>
 80103d0:	4631      	mov	r1, r6
 80103d2:	4638      	mov	r0, r7
 80103d4:	f7ff fd0c 	bl	800fdf0 <_free_r>
 80103d8:	e7e9      	b.n	80103ae <_realloc_r+0x1c>
 80103da:	4635      	mov	r5, r6
 80103dc:	e7e7      	b.n	80103ae <_realloc_r+0x1c>
	...

080103e0 <_read_r>:
 80103e0:	b538      	push	{r3, r4, r5, lr}
 80103e2:	4c07      	ldr	r4, [pc, #28]	; (8010400 <_read_r+0x20>)
 80103e4:	4605      	mov	r5, r0
 80103e6:	4608      	mov	r0, r1
 80103e8:	4611      	mov	r1, r2
 80103ea:	2200      	movs	r2, #0
 80103ec:	6022      	str	r2, [r4, #0]
 80103ee:	461a      	mov	r2, r3
 80103f0:	f7f6 fed8 	bl	80071a4 <_read>
 80103f4:	1c43      	adds	r3, r0, #1
 80103f6:	d102      	bne.n	80103fe <_read_r+0x1e>
 80103f8:	6823      	ldr	r3, [r4, #0]
 80103fa:	b103      	cbz	r3, 80103fe <_read_r+0x1e>
 80103fc:	602b      	str	r3, [r5, #0]
 80103fe:	bd38      	pop	{r3, r4, r5, pc}
 8010400:	20002948 	.word	0x20002948

08010404 <__ascii_wctomb>:
 8010404:	b149      	cbz	r1, 801041a <__ascii_wctomb+0x16>
 8010406:	2aff      	cmp	r2, #255	; 0xff
 8010408:	bf85      	ittet	hi
 801040a:	238a      	movhi	r3, #138	; 0x8a
 801040c:	6003      	strhi	r3, [r0, #0]
 801040e:	700a      	strbls	r2, [r1, #0]
 8010410:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8010414:	bf98      	it	ls
 8010416:	2001      	movls	r0, #1
 8010418:	4770      	bx	lr
 801041a:	4608      	mov	r0, r1
 801041c:	4770      	bx	lr

0801041e <_malloc_usable_size_r>:
 801041e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010422:	1f18      	subs	r0, r3, #4
 8010424:	2b00      	cmp	r3, #0
 8010426:	bfbc      	itt	lt
 8010428:	580b      	ldrlt	r3, [r1, r0]
 801042a:	18c0      	addlt	r0, r0, r3
 801042c:	4770      	bx	lr
	...

08010430 <log10>:
 8010430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010432:	ed2d 8b02 	vpush	{d8}
 8010436:	b08b      	sub	sp, #44	; 0x2c
 8010438:	ec55 4b10 	vmov	r4, r5, d0
 801043c:	f000 f9e8 	bl	8010810 <__ieee754_log10>
 8010440:	4b36      	ldr	r3, [pc, #216]	; (801051c <log10+0xec>)
 8010442:	eeb0 8a40 	vmov.f32	s16, s0
 8010446:	eef0 8a60 	vmov.f32	s17, s1
 801044a:	f993 6000 	ldrsb.w	r6, [r3]
 801044e:	1c73      	adds	r3, r6, #1
 8010450:	d05c      	beq.n	801050c <log10+0xdc>
 8010452:	4622      	mov	r2, r4
 8010454:	462b      	mov	r3, r5
 8010456:	4620      	mov	r0, r4
 8010458:	4629      	mov	r1, r5
 801045a:	f7f0 fb8f 	bl	8000b7c <__aeabi_dcmpun>
 801045e:	4607      	mov	r7, r0
 8010460:	2800      	cmp	r0, #0
 8010462:	d153      	bne.n	801050c <log10+0xdc>
 8010464:	2200      	movs	r2, #0
 8010466:	2300      	movs	r3, #0
 8010468:	4620      	mov	r0, r4
 801046a:	4629      	mov	r1, r5
 801046c:	f7f0 fb68 	bl	8000b40 <__aeabi_dcmple>
 8010470:	2800      	cmp	r0, #0
 8010472:	d04b      	beq.n	801050c <log10+0xdc>
 8010474:	4b2a      	ldr	r3, [pc, #168]	; (8010520 <log10+0xf0>)
 8010476:	9301      	str	r3, [sp, #4]
 8010478:	9708      	str	r7, [sp, #32]
 801047a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801047e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010482:	b9a6      	cbnz	r6, 80104ae <log10+0x7e>
 8010484:	4b27      	ldr	r3, [pc, #156]	; (8010524 <log10+0xf4>)
 8010486:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801048a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801048e:	4620      	mov	r0, r4
 8010490:	2200      	movs	r2, #0
 8010492:	2300      	movs	r3, #0
 8010494:	4629      	mov	r1, r5
 8010496:	f7f0 fb3f 	bl	8000b18 <__aeabi_dcmpeq>
 801049a:	bb40      	cbnz	r0, 80104ee <log10+0xbe>
 801049c:	2301      	movs	r3, #1
 801049e:	2e02      	cmp	r6, #2
 80104a0:	9300      	str	r3, [sp, #0]
 80104a2:	d119      	bne.n	80104d8 <log10+0xa8>
 80104a4:	f7fd fb82 	bl	800dbac <__errno>
 80104a8:	2321      	movs	r3, #33	; 0x21
 80104aa:	6003      	str	r3, [r0, #0]
 80104ac:	e019      	b.n	80104e2 <log10+0xb2>
 80104ae:	4b1e      	ldr	r3, [pc, #120]	; (8010528 <log10+0xf8>)
 80104b0:	2200      	movs	r2, #0
 80104b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80104b6:	4620      	mov	r0, r4
 80104b8:	2200      	movs	r2, #0
 80104ba:	2300      	movs	r3, #0
 80104bc:	4629      	mov	r1, r5
 80104be:	f7f0 fb2b 	bl	8000b18 <__aeabi_dcmpeq>
 80104c2:	2800      	cmp	r0, #0
 80104c4:	d0ea      	beq.n	801049c <log10+0x6c>
 80104c6:	2302      	movs	r3, #2
 80104c8:	429e      	cmp	r6, r3
 80104ca:	9300      	str	r3, [sp, #0]
 80104cc:	d111      	bne.n	80104f2 <log10+0xc2>
 80104ce:	f7fd fb6d 	bl	800dbac <__errno>
 80104d2:	2322      	movs	r3, #34	; 0x22
 80104d4:	6003      	str	r3, [r0, #0]
 80104d6:	e011      	b.n	80104fc <log10+0xcc>
 80104d8:	4668      	mov	r0, sp
 80104da:	f000 fff4 	bl	80114c6 <matherr>
 80104de:	2800      	cmp	r0, #0
 80104e0:	d0e0      	beq.n	80104a4 <log10+0x74>
 80104e2:	4812      	ldr	r0, [pc, #72]	; (801052c <log10+0xfc>)
 80104e4:	f000 fff4 	bl	80114d0 <nan>
 80104e8:	ed8d 0b06 	vstr	d0, [sp, #24]
 80104ec:	e006      	b.n	80104fc <log10+0xcc>
 80104ee:	2302      	movs	r3, #2
 80104f0:	9300      	str	r3, [sp, #0]
 80104f2:	4668      	mov	r0, sp
 80104f4:	f000 ffe7 	bl	80114c6 <matherr>
 80104f8:	2800      	cmp	r0, #0
 80104fa:	d0e8      	beq.n	80104ce <log10+0x9e>
 80104fc:	9b08      	ldr	r3, [sp, #32]
 80104fe:	b11b      	cbz	r3, 8010508 <log10+0xd8>
 8010500:	f7fd fb54 	bl	800dbac <__errno>
 8010504:	9b08      	ldr	r3, [sp, #32]
 8010506:	6003      	str	r3, [r0, #0]
 8010508:	ed9d 8b06 	vldr	d8, [sp, #24]
 801050c:	eeb0 0a48 	vmov.f32	s0, s16
 8010510:	eef0 0a68 	vmov.f32	s1, s17
 8010514:	b00b      	add	sp, #44	; 0x2c
 8010516:	ecbd 8b02 	vpop	{d8}
 801051a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801051c:	20001e7c 	.word	0x20001e7c
 8010520:	08012e90 	.word	0x08012e90
 8010524:	c7efffff 	.word	0xc7efffff
 8010528:	fff00000 	.word	0xfff00000
 801052c:	08012d79 	.word	0x08012d79

08010530 <pow>:
 8010530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010534:	ed2d 8b04 	vpush	{d8-d9}
 8010538:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 801080c <pow+0x2dc>
 801053c:	b08d      	sub	sp, #52	; 0x34
 801053e:	ec57 6b10 	vmov	r6, r7, d0
 8010542:	ec55 4b11 	vmov	r4, r5, d1
 8010546:	f000 f9ef 	bl	8010928 <__ieee754_pow>
 801054a:	f999 3000 	ldrsb.w	r3, [r9]
 801054e:	9300      	str	r3, [sp, #0]
 8010550:	3301      	adds	r3, #1
 8010552:	eeb0 8a40 	vmov.f32	s16, s0
 8010556:	eef0 8a60 	vmov.f32	s17, s1
 801055a:	46c8      	mov	r8, r9
 801055c:	d05f      	beq.n	801061e <pow+0xee>
 801055e:	4622      	mov	r2, r4
 8010560:	462b      	mov	r3, r5
 8010562:	4620      	mov	r0, r4
 8010564:	4629      	mov	r1, r5
 8010566:	f7f0 fb09 	bl	8000b7c <__aeabi_dcmpun>
 801056a:	4683      	mov	fp, r0
 801056c:	2800      	cmp	r0, #0
 801056e:	d156      	bne.n	801061e <pow+0xee>
 8010570:	4632      	mov	r2, r6
 8010572:	463b      	mov	r3, r7
 8010574:	4630      	mov	r0, r6
 8010576:	4639      	mov	r1, r7
 8010578:	f7f0 fb00 	bl	8000b7c <__aeabi_dcmpun>
 801057c:	9001      	str	r0, [sp, #4]
 801057e:	b1e8      	cbz	r0, 80105bc <pow+0x8c>
 8010580:	2200      	movs	r2, #0
 8010582:	2300      	movs	r3, #0
 8010584:	4620      	mov	r0, r4
 8010586:	4629      	mov	r1, r5
 8010588:	f7f0 fac6 	bl	8000b18 <__aeabi_dcmpeq>
 801058c:	2800      	cmp	r0, #0
 801058e:	d046      	beq.n	801061e <pow+0xee>
 8010590:	2301      	movs	r3, #1
 8010592:	9302      	str	r3, [sp, #8]
 8010594:	4b96      	ldr	r3, [pc, #600]	; (80107f0 <pow+0x2c0>)
 8010596:	9303      	str	r3, [sp, #12]
 8010598:	4b96      	ldr	r3, [pc, #600]	; (80107f4 <pow+0x2c4>)
 801059a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801059e:	2200      	movs	r2, #0
 80105a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80105a4:	9b00      	ldr	r3, [sp, #0]
 80105a6:	2b02      	cmp	r3, #2
 80105a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80105ac:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80105b0:	d033      	beq.n	801061a <pow+0xea>
 80105b2:	a802      	add	r0, sp, #8
 80105b4:	f000 ff87 	bl	80114c6 <matherr>
 80105b8:	bb48      	cbnz	r0, 801060e <pow+0xde>
 80105ba:	e05d      	b.n	8010678 <pow+0x148>
 80105bc:	f04f 0a00 	mov.w	sl, #0
 80105c0:	f04f 0b00 	mov.w	fp, #0
 80105c4:	4652      	mov	r2, sl
 80105c6:	465b      	mov	r3, fp
 80105c8:	4630      	mov	r0, r6
 80105ca:	4639      	mov	r1, r7
 80105cc:	f7f0 faa4 	bl	8000b18 <__aeabi_dcmpeq>
 80105d0:	ec4b ab19 	vmov	d9, sl, fp
 80105d4:	2800      	cmp	r0, #0
 80105d6:	d054      	beq.n	8010682 <pow+0x152>
 80105d8:	4652      	mov	r2, sl
 80105da:	465b      	mov	r3, fp
 80105dc:	4620      	mov	r0, r4
 80105de:	4629      	mov	r1, r5
 80105e0:	f7f0 fa9a 	bl	8000b18 <__aeabi_dcmpeq>
 80105e4:	4680      	mov	r8, r0
 80105e6:	b318      	cbz	r0, 8010630 <pow+0x100>
 80105e8:	2301      	movs	r3, #1
 80105ea:	9302      	str	r3, [sp, #8]
 80105ec:	4b80      	ldr	r3, [pc, #512]	; (80107f0 <pow+0x2c0>)
 80105ee:	9303      	str	r3, [sp, #12]
 80105f0:	9b01      	ldr	r3, [sp, #4]
 80105f2:	930a      	str	r3, [sp, #40]	; 0x28
 80105f4:	9b00      	ldr	r3, [sp, #0]
 80105f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80105fa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80105fe:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d0d5      	beq.n	80105b2 <pow+0x82>
 8010606:	4b7b      	ldr	r3, [pc, #492]	; (80107f4 <pow+0x2c4>)
 8010608:	2200      	movs	r2, #0
 801060a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801060e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010610:	b11b      	cbz	r3, 801061a <pow+0xea>
 8010612:	f7fd facb 	bl	800dbac <__errno>
 8010616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010618:	6003      	str	r3, [r0, #0]
 801061a:	ed9d 8b08 	vldr	d8, [sp, #32]
 801061e:	eeb0 0a48 	vmov.f32	s0, s16
 8010622:	eef0 0a68 	vmov.f32	s1, s17
 8010626:	b00d      	add	sp, #52	; 0x34
 8010628:	ecbd 8b04 	vpop	{d8-d9}
 801062c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010630:	ec45 4b10 	vmov	d0, r4, r5
 8010634:	f000 ff3f 	bl	80114b6 <finite>
 8010638:	2800      	cmp	r0, #0
 801063a:	d0f0      	beq.n	801061e <pow+0xee>
 801063c:	4652      	mov	r2, sl
 801063e:	465b      	mov	r3, fp
 8010640:	4620      	mov	r0, r4
 8010642:	4629      	mov	r1, r5
 8010644:	f7f0 fa72 	bl	8000b2c <__aeabi_dcmplt>
 8010648:	2800      	cmp	r0, #0
 801064a:	d0e8      	beq.n	801061e <pow+0xee>
 801064c:	2301      	movs	r3, #1
 801064e:	9302      	str	r3, [sp, #8]
 8010650:	4b67      	ldr	r3, [pc, #412]	; (80107f0 <pow+0x2c0>)
 8010652:	9303      	str	r3, [sp, #12]
 8010654:	f999 3000 	ldrsb.w	r3, [r9]
 8010658:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801065c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010660:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010664:	b913      	cbnz	r3, 801066c <pow+0x13c>
 8010666:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801066a:	e7a2      	b.n	80105b2 <pow+0x82>
 801066c:	4962      	ldr	r1, [pc, #392]	; (80107f8 <pow+0x2c8>)
 801066e:	2000      	movs	r0, #0
 8010670:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010674:	2b02      	cmp	r3, #2
 8010676:	d19c      	bne.n	80105b2 <pow+0x82>
 8010678:	f7fd fa98 	bl	800dbac <__errno>
 801067c:	2321      	movs	r3, #33	; 0x21
 801067e:	6003      	str	r3, [r0, #0]
 8010680:	e7c5      	b.n	801060e <pow+0xde>
 8010682:	eeb0 0a48 	vmov.f32	s0, s16
 8010686:	eef0 0a68 	vmov.f32	s1, s17
 801068a:	f000 ff14 	bl	80114b6 <finite>
 801068e:	9000      	str	r0, [sp, #0]
 8010690:	2800      	cmp	r0, #0
 8010692:	f040 8081 	bne.w	8010798 <pow+0x268>
 8010696:	ec47 6b10 	vmov	d0, r6, r7
 801069a:	f000 ff0c 	bl	80114b6 <finite>
 801069e:	2800      	cmp	r0, #0
 80106a0:	d07a      	beq.n	8010798 <pow+0x268>
 80106a2:	ec45 4b10 	vmov	d0, r4, r5
 80106a6:	f000 ff06 	bl	80114b6 <finite>
 80106aa:	2800      	cmp	r0, #0
 80106ac:	d074      	beq.n	8010798 <pow+0x268>
 80106ae:	ec53 2b18 	vmov	r2, r3, d8
 80106b2:	ee18 0a10 	vmov	r0, s16
 80106b6:	4619      	mov	r1, r3
 80106b8:	f7f0 fa60 	bl	8000b7c <__aeabi_dcmpun>
 80106bc:	f999 9000 	ldrsb.w	r9, [r9]
 80106c0:	4b4b      	ldr	r3, [pc, #300]	; (80107f0 <pow+0x2c0>)
 80106c2:	b1b0      	cbz	r0, 80106f2 <pow+0x1c2>
 80106c4:	2201      	movs	r2, #1
 80106c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80106ca:	9b00      	ldr	r3, [sp, #0]
 80106cc:	930a      	str	r3, [sp, #40]	; 0x28
 80106ce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80106d2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80106d6:	f1b9 0f00 	cmp.w	r9, #0
 80106da:	d0c4      	beq.n	8010666 <pow+0x136>
 80106dc:	4652      	mov	r2, sl
 80106de:	465b      	mov	r3, fp
 80106e0:	4650      	mov	r0, sl
 80106e2:	4659      	mov	r1, fp
 80106e4:	f7f0 f8da 	bl	800089c <__aeabi_ddiv>
 80106e8:	f1b9 0f02 	cmp.w	r9, #2
 80106ec:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80106f0:	e7c1      	b.n	8010676 <pow+0x146>
 80106f2:	2203      	movs	r2, #3
 80106f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80106f8:	900a      	str	r0, [sp, #40]	; 0x28
 80106fa:	4629      	mov	r1, r5
 80106fc:	4620      	mov	r0, r4
 80106fe:	2200      	movs	r2, #0
 8010700:	4b3e      	ldr	r3, [pc, #248]	; (80107fc <pow+0x2cc>)
 8010702:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010706:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801070a:	f7ef ff9d 	bl	8000648 <__aeabi_dmul>
 801070e:	4604      	mov	r4, r0
 8010710:	460d      	mov	r5, r1
 8010712:	f1b9 0f00 	cmp.w	r9, #0
 8010716:	d124      	bne.n	8010762 <pow+0x232>
 8010718:	4b39      	ldr	r3, [pc, #228]	; (8010800 <pow+0x2d0>)
 801071a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801071e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010722:	4630      	mov	r0, r6
 8010724:	4652      	mov	r2, sl
 8010726:	465b      	mov	r3, fp
 8010728:	4639      	mov	r1, r7
 801072a:	f7f0 f9ff 	bl	8000b2c <__aeabi_dcmplt>
 801072e:	2800      	cmp	r0, #0
 8010730:	d056      	beq.n	80107e0 <pow+0x2b0>
 8010732:	ec45 4b10 	vmov	d0, r4, r5
 8010736:	f000 fed3 	bl	80114e0 <rint>
 801073a:	4622      	mov	r2, r4
 801073c:	462b      	mov	r3, r5
 801073e:	ec51 0b10 	vmov	r0, r1, d0
 8010742:	f7f0 f9e9 	bl	8000b18 <__aeabi_dcmpeq>
 8010746:	b920      	cbnz	r0, 8010752 <pow+0x222>
 8010748:	4b2e      	ldr	r3, [pc, #184]	; (8010804 <pow+0x2d4>)
 801074a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801074e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010752:	f998 3000 	ldrsb.w	r3, [r8]
 8010756:	2b02      	cmp	r3, #2
 8010758:	d142      	bne.n	80107e0 <pow+0x2b0>
 801075a:	f7fd fa27 	bl	800dbac <__errno>
 801075e:	2322      	movs	r3, #34	; 0x22
 8010760:	e78d      	b.n	801067e <pow+0x14e>
 8010762:	4b29      	ldr	r3, [pc, #164]	; (8010808 <pow+0x2d8>)
 8010764:	2200      	movs	r2, #0
 8010766:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801076a:	4630      	mov	r0, r6
 801076c:	4652      	mov	r2, sl
 801076e:	465b      	mov	r3, fp
 8010770:	4639      	mov	r1, r7
 8010772:	f7f0 f9db 	bl	8000b2c <__aeabi_dcmplt>
 8010776:	2800      	cmp	r0, #0
 8010778:	d0eb      	beq.n	8010752 <pow+0x222>
 801077a:	ec45 4b10 	vmov	d0, r4, r5
 801077e:	f000 feaf 	bl	80114e0 <rint>
 8010782:	4622      	mov	r2, r4
 8010784:	462b      	mov	r3, r5
 8010786:	ec51 0b10 	vmov	r0, r1, d0
 801078a:	f7f0 f9c5 	bl	8000b18 <__aeabi_dcmpeq>
 801078e:	2800      	cmp	r0, #0
 8010790:	d1df      	bne.n	8010752 <pow+0x222>
 8010792:	2200      	movs	r2, #0
 8010794:	4b18      	ldr	r3, [pc, #96]	; (80107f8 <pow+0x2c8>)
 8010796:	e7da      	b.n	801074e <pow+0x21e>
 8010798:	2200      	movs	r2, #0
 801079a:	2300      	movs	r3, #0
 801079c:	ec51 0b18 	vmov	r0, r1, d8
 80107a0:	f7f0 f9ba 	bl	8000b18 <__aeabi_dcmpeq>
 80107a4:	2800      	cmp	r0, #0
 80107a6:	f43f af3a 	beq.w	801061e <pow+0xee>
 80107aa:	ec47 6b10 	vmov	d0, r6, r7
 80107ae:	f000 fe82 	bl	80114b6 <finite>
 80107b2:	2800      	cmp	r0, #0
 80107b4:	f43f af33 	beq.w	801061e <pow+0xee>
 80107b8:	ec45 4b10 	vmov	d0, r4, r5
 80107bc:	f000 fe7b 	bl	80114b6 <finite>
 80107c0:	2800      	cmp	r0, #0
 80107c2:	f43f af2c 	beq.w	801061e <pow+0xee>
 80107c6:	2304      	movs	r3, #4
 80107c8:	9302      	str	r3, [sp, #8]
 80107ca:	4b09      	ldr	r3, [pc, #36]	; (80107f0 <pow+0x2c0>)
 80107cc:	9303      	str	r3, [sp, #12]
 80107ce:	2300      	movs	r3, #0
 80107d0:	930a      	str	r3, [sp, #40]	; 0x28
 80107d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80107d6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80107da:	ed8d 9b08 	vstr	d9, [sp, #32]
 80107de:	e7b8      	b.n	8010752 <pow+0x222>
 80107e0:	a802      	add	r0, sp, #8
 80107e2:	f000 fe70 	bl	80114c6 <matherr>
 80107e6:	2800      	cmp	r0, #0
 80107e8:	f47f af11 	bne.w	801060e <pow+0xde>
 80107ec:	e7b5      	b.n	801075a <pow+0x22a>
 80107ee:	bf00      	nop
 80107f0:	08012e96 	.word	0x08012e96
 80107f4:	3ff00000 	.word	0x3ff00000
 80107f8:	fff00000 	.word	0xfff00000
 80107fc:	3fe00000 	.word	0x3fe00000
 8010800:	47efffff 	.word	0x47efffff
 8010804:	c7efffff 	.word	0xc7efffff
 8010808:	7ff00000 	.word	0x7ff00000
 801080c:	20001e7c 	.word	0x20001e7c

08010810 <__ieee754_log10>:
 8010810:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010814:	ec55 4b10 	vmov	r4, r5, d0
 8010818:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801081c:	462b      	mov	r3, r5
 801081e:	da2f      	bge.n	8010880 <__ieee754_log10+0x70>
 8010820:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8010824:	4322      	orrs	r2, r4
 8010826:	d10a      	bne.n	801083e <__ieee754_log10+0x2e>
 8010828:	493b      	ldr	r1, [pc, #236]	; (8010918 <__ieee754_log10+0x108>)
 801082a:	2200      	movs	r2, #0
 801082c:	2300      	movs	r3, #0
 801082e:	2000      	movs	r0, #0
 8010830:	f7f0 f834 	bl	800089c <__aeabi_ddiv>
 8010834:	ec41 0b10 	vmov	d0, r0, r1
 8010838:	b003      	add	sp, #12
 801083a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801083e:	2d00      	cmp	r5, #0
 8010840:	da08      	bge.n	8010854 <__ieee754_log10+0x44>
 8010842:	ee10 2a10 	vmov	r2, s0
 8010846:	4620      	mov	r0, r4
 8010848:	4629      	mov	r1, r5
 801084a:	f7ef fd45 	bl	80002d8 <__aeabi_dsub>
 801084e:	2200      	movs	r2, #0
 8010850:	2300      	movs	r3, #0
 8010852:	e7ed      	b.n	8010830 <__ieee754_log10+0x20>
 8010854:	2200      	movs	r2, #0
 8010856:	4b31      	ldr	r3, [pc, #196]	; (801091c <__ieee754_log10+0x10c>)
 8010858:	4629      	mov	r1, r5
 801085a:	ee10 0a10 	vmov	r0, s0
 801085e:	f7ef fef3 	bl	8000648 <__aeabi_dmul>
 8010862:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8010866:	4604      	mov	r4, r0
 8010868:	460d      	mov	r5, r1
 801086a:	460b      	mov	r3, r1
 801086c:	492c      	ldr	r1, [pc, #176]	; (8010920 <__ieee754_log10+0x110>)
 801086e:	428b      	cmp	r3, r1
 8010870:	dd08      	ble.n	8010884 <__ieee754_log10+0x74>
 8010872:	4622      	mov	r2, r4
 8010874:	462b      	mov	r3, r5
 8010876:	4620      	mov	r0, r4
 8010878:	4629      	mov	r1, r5
 801087a:	f7ef fd2f 	bl	80002dc <__adddf3>
 801087e:	e7d9      	b.n	8010834 <__ieee754_log10+0x24>
 8010880:	2200      	movs	r2, #0
 8010882:	e7f3      	b.n	801086c <__ieee754_log10+0x5c>
 8010884:	1518      	asrs	r0, r3, #20
 8010886:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 801088a:	4410      	add	r0, r2
 801088c:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8010890:	4448      	add	r0, r9
 8010892:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8010896:	f7ef fe6d 	bl	8000574 <__aeabi_i2d>
 801089a:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 801089e:	3303      	adds	r3, #3
 80108a0:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80108a4:	ec45 4b10 	vmov	d0, r4, r5
 80108a8:	4606      	mov	r6, r0
 80108aa:	460f      	mov	r7, r1
 80108ac:	f000 ff14 	bl	80116d8 <__ieee754_log>
 80108b0:	a313      	add	r3, pc, #76	; (adr r3, 8010900 <__ieee754_log10+0xf0>)
 80108b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b6:	4630      	mov	r0, r6
 80108b8:	4639      	mov	r1, r7
 80108ba:	ed8d 0b00 	vstr	d0, [sp]
 80108be:	f7ef fec3 	bl	8000648 <__aeabi_dmul>
 80108c2:	ed9d 0b00 	vldr	d0, [sp]
 80108c6:	4604      	mov	r4, r0
 80108c8:	460d      	mov	r5, r1
 80108ca:	a30f      	add	r3, pc, #60	; (adr r3, 8010908 <__ieee754_log10+0xf8>)
 80108cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d0:	ec51 0b10 	vmov	r0, r1, d0
 80108d4:	f7ef feb8 	bl	8000648 <__aeabi_dmul>
 80108d8:	4602      	mov	r2, r0
 80108da:	460b      	mov	r3, r1
 80108dc:	4620      	mov	r0, r4
 80108de:	4629      	mov	r1, r5
 80108e0:	f7ef fcfc 	bl	80002dc <__adddf3>
 80108e4:	a30a      	add	r3, pc, #40	; (adr r3, 8010910 <__ieee754_log10+0x100>)
 80108e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ea:	4604      	mov	r4, r0
 80108ec:	460d      	mov	r5, r1
 80108ee:	4630      	mov	r0, r6
 80108f0:	4639      	mov	r1, r7
 80108f2:	f7ef fea9 	bl	8000648 <__aeabi_dmul>
 80108f6:	4602      	mov	r2, r0
 80108f8:	460b      	mov	r3, r1
 80108fa:	4620      	mov	r0, r4
 80108fc:	4629      	mov	r1, r5
 80108fe:	e7bc      	b.n	801087a <__ieee754_log10+0x6a>
 8010900:	11f12b36 	.word	0x11f12b36
 8010904:	3d59fef3 	.word	0x3d59fef3
 8010908:	1526e50e 	.word	0x1526e50e
 801090c:	3fdbcb7b 	.word	0x3fdbcb7b
 8010910:	509f6000 	.word	0x509f6000
 8010914:	3fd34413 	.word	0x3fd34413
 8010918:	c3500000 	.word	0xc3500000
 801091c:	43500000 	.word	0x43500000
 8010920:	7fefffff 	.word	0x7fefffff
 8010924:	00000000 	.word	0x00000000

08010928 <__ieee754_pow>:
 8010928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801092c:	b091      	sub	sp, #68	; 0x44
 801092e:	ed8d 1b00 	vstr	d1, [sp]
 8010932:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010936:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801093a:	ea58 0302 	orrs.w	r3, r8, r2
 801093e:	ec57 6b10 	vmov	r6, r7, d0
 8010942:	f000 84be 	beq.w	80112c2 <__ieee754_pow+0x99a>
 8010946:	4b7a      	ldr	r3, [pc, #488]	; (8010b30 <__ieee754_pow+0x208>)
 8010948:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801094c:	429c      	cmp	r4, r3
 801094e:	463d      	mov	r5, r7
 8010950:	ee10 aa10 	vmov	sl, s0
 8010954:	dc09      	bgt.n	801096a <__ieee754_pow+0x42>
 8010956:	d103      	bne.n	8010960 <__ieee754_pow+0x38>
 8010958:	b93e      	cbnz	r6, 801096a <__ieee754_pow+0x42>
 801095a:	45a0      	cmp	r8, r4
 801095c:	dc0d      	bgt.n	801097a <__ieee754_pow+0x52>
 801095e:	e001      	b.n	8010964 <__ieee754_pow+0x3c>
 8010960:	4598      	cmp	r8, r3
 8010962:	dc02      	bgt.n	801096a <__ieee754_pow+0x42>
 8010964:	4598      	cmp	r8, r3
 8010966:	d10e      	bne.n	8010986 <__ieee754_pow+0x5e>
 8010968:	b16a      	cbz	r2, 8010986 <__ieee754_pow+0x5e>
 801096a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801096e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010972:	ea54 030a 	orrs.w	r3, r4, sl
 8010976:	f000 84a4 	beq.w	80112c2 <__ieee754_pow+0x99a>
 801097a:	486e      	ldr	r0, [pc, #440]	; (8010b34 <__ieee754_pow+0x20c>)
 801097c:	b011      	add	sp, #68	; 0x44
 801097e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010982:	f000 bda5 	b.w	80114d0 <nan>
 8010986:	2d00      	cmp	r5, #0
 8010988:	da53      	bge.n	8010a32 <__ieee754_pow+0x10a>
 801098a:	4b6b      	ldr	r3, [pc, #428]	; (8010b38 <__ieee754_pow+0x210>)
 801098c:	4598      	cmp	r8, r3
 801098e:	dc4d      	bgt.n	8010a2c <__ieee754_pow+0x104>
 8010990:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010994:	4598      	cmp	r8, r3
 8010996:	dd4c      	ble.n	8010a32 <__ieee754_pow+0x10a>
 8010998:	ea4f 5328 	mov.w	r3, r8, asr #20
 801099c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80109a0:	2b14      	cmp	r3, #20
 80109a2:	dd26      	ble.n	80109f2 <__ieee754_pow+0xca>
 80109a4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80109a8:	fa22 f103 	lsr.w	r1, r2, r3
 80109ac:	fa01 f303 	lsl.w	r3, r1, r3
 80109b0:	4293      	cmp	r3, r2
 80109b2:	d13e      	bne.n	8010a32 <__ieee754_pow+0x10a>
 80109b4:	f001 0101 	and.w	r1, r1, #1
 80109b8:	f1c1 0b02 	rsb	fp, r1, #2
 80109bc:	2a00      	cmp	r2, #0
 80109be:	d15b      	bne.n	8010a78 <__ieee754_pow+0x150>
 80109c0:	4b5b      	ldr	r3, [pc, #364]	; (8010b30 <__ieee754_pow+0x208>)
 80109c2:	4598      	cmp	r8, r3
 80109c4:	d124      	bne.n	8010a10 <__ieee754_pow+0xe8>
 80109c6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80109ca:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80109ce:	ea53 030a 	orrs.w	r3, r3, sl
 80109d2:	f000 8476 	beq.w	80112c2 <__ieee754_pow+0x99a>
 80109d6:	4b59      	ldr	r3, [pc, #356]	; (8010b3c <__ieee754_pow+0x214>)
 80109d8:	429c      	cmp	r4, r3
 80109da:	dd2d      	ble.n	8010a38 <__ieee754_pow+0x110>
 80109dc:	f1b9 0f00 	cmp.w	r9, #0
 80109e0:	f280 8473 	bge.w	80112ca <__ieee754_pow+0x9a2>
 80109e4:	2000      	movs	r0, #0
 80109e6:	2100      	movs	r1, #0
 80109e8:	ec41 0b10 	vmov	d0, r0, r1
 80109ec:	b011      	add	sp, #68	; 0x44
 80109ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109f2:	2a00      	cmp	r2, #0
 80109f4:	d13e      	bne.n	8010a74 <__ieee754_pow+0x14c>
 80109f6:	f1c3 0314 	rsb	r3, r3, #20
 80109fa:	fa48 f103 	asr.w	r1, r8, r3
 80109fe:	fa01 f303 	lsl.w	r3, r1, r3
 8010a02:	4543      	cmp	r3, r8
 8010a04:	f040 8469 	bne.w	80112da <__ieee754_pow+0x9b2>
 8010a08:	f001 0101 	and.w	r1, r1, #1
 8010a0c:	f1c1 0b02 	rsb	fp, r1, #2
 8010a10:	4b4b      	ldr	r3, [pc, #300]	; (8010b40 <__ieee754_pow+0x218>)
 8010a12:	4598      	cmp	r8, r3
 8010a14:	d118      	bne.n	8010a48 <__ieee754_pow+0x120>
 8010a16:	f1b9 0f00 	cmp.w	r9, #0
 8010a1a:	f280 845a 	bge.w	80112d2 <__ieee754_pow+0x9aa>
 8010a1e:	4948      	ldr	r1, [pc, #288]	; (8010b40 <__ieee754_pow+0x218>)
 8010a20:	4632      	mov	r2, r6
 8010a22:	463b      	mov	r3, r7
 8010a24:	2000      	movs	r0, #0
 8010a26:	f7ef ff39 	bl	800089c <__aeabi_ddiv>
 8010a2a:	e7dd      	b.n	80109e8 <__ieee754_pow+0xc0>
 8010a2c:	f04f 0b02 	mov.w	fp, #2
 8010a30:	e7c4      	b.n	80109bc <__ieee754_pow+0x94>
 8010a32:	f04f 0b00 	mov.w	fp, #0
 8010a36:	e7c1      	b.n	80109bc <__ieee754_pow+0x94>
 8010a38:	f1b9 0f00 	cmp.w	r9, #0
 8010a3c:	dad2      	bge.n	80109e4 <__ieee754_pow+0xbc>
 8010a3e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010a42:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010a46:	e7cf      	b.n	80109e8 <__ieee754_pow+0xc0>
 8010a48:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010a4c:	d106      	bne.n	8010a5c <__ieee754_pow+0x134>
 8010a4e:	4632      	mov	r2, r6
 8010a50:	463b      	mov	r3, r7
 8010a52:	4610      	mov	r0, r2
 8010a54:	4619      	mov	r1, r3
 8010a56:	f7ef fdf7 	bl	8000648 <__aeabi_dmul>
 8010a5a:	e7c5      	b.n	80109e8 <__ieee754_pow+0xc0>
 8010a5c:	4b39      	ldr	r3, [pc, #228]	; (8010b44 <__ieee754_pow+0x21c>)
 8010a5e:	4599      	cmp	r9, r3
 8010a60:	d10a      	bne.n	8010a78 <__ieee754_pow+0x150>
 8010a62:	2d00      	cmp	r5, #0
 8010a64:	db08      	blt.n	8010a78 <__ieee754_pow+0x150>
 8010a66:	ec47 6b10 	vmov	d0, r6, r7
 8010a6a:	b011      	add	sp, #68	; 0x44
 8010a6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a70:	f000 bc68 	b.w	8011344 <__ieee754_sqrt>
 8010a74:	f04f 0b00 	mov.w	fp, #0
 8010a78:	ec47 6b10 	vmov	d0, r6, r7
 8010a7c:	f000 fd12 	bl	80114a4 <fabs>
 8010a80:	ec51 0b10 	vmov	r0, r1, d0
 8010a84:	f1ba 0f00 	cmp.w	sl, #0
 8010a88:	d127      	bne.n	8010ada <__ieee754_pow+0x1b2>
 8010a8a:	b124      	cbz	r4, 8010a96 <__ieee754_pow+0x16e>
 8010a8c:	4b2c      	ldr	r3, [pc, #176]	; (8010b40 <__ieee754_pow+0x218>)
 8010a8e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010a92:	429a      	cmp	r2, r3
 8010a94:	d121      	bne.n	8010ada <__ieee754_pow+0x1b2>
 8010a96:	f1b9 0f00 	cmp.w	r9, #0
 8010a9a:	da05      	bge.n	8010aa8 <__ieee754_pow+0x180>
 8010a9c:	4602      	mov	r2, r0
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	2000      	movs	r0, #0
 8010aa2:	4927      	ldr	r1, [pc, #156]	; (8010b40 <__ieee754_pow+0x218>)
 8010aa4:	f7ef fefa 	bl	800089c <__aeabi_ddiv>
 8010aa8:	2d00      	cmp	r5, #0
 8010aaa:	da9d      	bge.n	80109e8 <__ieee754_pow+0xc0>
 8010aac:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010ab0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010ab4:	ea54 030b 	orrs.w	r3, r4, fp
 8010ab8:	d108      	bne.n	8010acc <__ieee754_pow+0x1a4>
 8010aba:	4602      	mov	r2, r0
 8010abc:	460b      	mov	r3, r1
 8010abe:	4610      	mov	r0, r2
 8010ac0:	4619      	mov	r1, r3
 8010ac2:	f7ef fc09 	bl	80002d8 <__aeabi_dsub>
 8010ac6:	4602      	mov	r2, r0
 8010ac8:	460b      	mov	r3, r1
 8010aca:	e7ac      	b.n	8010a26 <__ieee754_pow+0xfe>
 8010acc:	f1bb 0f01 	cmp.w	fp, #1
 8010ad0:	d18a      	bne.n	80109e8 <__ieee754_pow+0xc0>
 8010ad2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ad6:	4619      	mov	r1, r3
 8010ad8:	e786      	b.n	80109e8 <__ieee754_pow+0xc0>
 8010ada:	0fed      	lsrs	r5, r5, #31
 8010adc:	1e6b      	subs	r3, r5, #1
 8010ade:	930d      	str	r3, [sp, #52]	; 0x34
 8010ae0:	ea5b 0303 	orrs.w	r3, fp, r3
 8010ae4:	d102      	bne.n	8010aec <__ieee754_pow+0x1c4>
 8010ae6:	4632      	mov	r2, r6
 8010ae8:	463b      	mov	r3, r7
 8010aea:	e7e8      	b.n	8010abe <__ieee754_pow+0x196>
 8010aec:	4b16      	ldr	r3, [pc, #88]	; (8010b48 <__ieee754_pow+0x220>)
 8010aee:	4598      	cmp	r8, r3
 8010af0:	f340 80fe 	ble.w	8010cf0 <__ieee754_pow+0x3c8>
 8010af4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010af8:	4598      	cmp	r8, r3
 8010afa:	dd0a      	ble.n	8010b12 <__ieee754_pow+0x1ea>
 8010afc:	4b0f      	ldr	r3, [pc, #60]	; (8010b3c <__ieee754_pow+0x214>)
 8010afe:	429c      	cmp	r4, r3
 8010b00:	dc0d      	bgt.n	8010b1e <__ieee754_pow+0x1f6>
 8010b02:	f1b9 0f00 	cmp.w	r9, #0
 8010b06:	f6bf af6d 	bge.w	80109e4 <__ieee754_pow+0xbc>
 8010b0a:	a307      	add	r3, pc, #28	; (adr r3, 8010b28 <__ieee754_pow+0x200>)
 8010b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b10:	e79f      	b.n	8010a52 <__ieee754_pow+0x12a>
 8010b12:	4b0e      	ldr	r3, [pc, #56]	; (8010b4c <__ieee754_pow+0x224>)
 8010b14:	429c      	cmp	r4, r3
 8010b16:	ddf4      	ble.n	8010b02 <__ieee754_pow+0x1da>
 8010b18:	4b09      	ldr	r3, [pc, #36]	; (8010b40 <__ieee754_pow+0x218>)
 8010b1a:	429c      	cmp	r4, r3
 8010b1c:	dd18      	ble.n	8010b50 <__ieee754_pow+0x228>
 8010b1e:	f1b9 0f00 	cmp.w	r9, #0
 8010b22:	dcf2      	bgt.n	8010b0a <__ieee754_pow+0x1e2>
 8010b24:	e75e      	b.n	80109e4 <__ieee754_pow+0xbc>
 8010b26:	bf00      	nop
 8010b28:	8800759c 	.word	0x8800759c
 8010b2c:	7e37e43c 	.word	0x7e37e43c
 8010b30:	7ff00000 	.word	0x7ff00000
 8010b34:	08012d79 	.word	0x08012d79
 8010b38:	433fffff 	.word	0x433fffff
 8010b3c:	3fefffff 	.word	0x3fefffff
 8010b40:	3ff00000 	.word	0x3ff00000
 8010b44:	3fe00000 	.word	0x3fe00000
 8010b48:	41e00000 	.word	0x41e00000
 8010b4c:	3feffffe 	.word	0x3feffffe
 8010b50:	2200      	movs	r2, #0
 8010b52:	4b63      	ldr	r3, [pc, #396]	; (8010ce0 <__ieee754_pow+0x3b8>)
 8010b54:	f7ef fbc0 	bl	80002d8 <__aeabi_dsub>
 8010b58:	a355      	add	r3, pc, #340	; (adr r3, 8010cb0 <__ieee754_pow+0x388>)
 8010b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b5e:	4604      	mov	r4, r0
 8010b60:	460d      	mov	r5, r1
 8010b62:	f7ef fd71 	bl	8000648 <__aeabi_dmul>
 8010b66:	a354      	add	r3, pc, #336	; (adr r3, 8010cb8 <__ieee754_pow+0x390>)
 8010b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b6c:	4606      	mov	r6, r0
 8010b6e:	460f      	mov	r7, r1
 8010b70:	4620      	mov	r0, r4
 8010b72:	4629      	mov	r1, r5
 8010b74:	f7ef fd68 	bl	8000648 <__aeabi_dmul>
 8010b78:	2200      	movs	r2, #0
 8010b7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b7e:	4b59      	ldr	r3, [pc, #356]	; (8010ce4 <__ieee754_pow+0x3bc>)
 8010b80:	4620      	mov	r0, r4
 8010b82:	4629      	mov	r1, r5
 8010b84:	f7ef fd60 	bl	8000648 <__aeabi_dmul>
 8010b88:	4602      	mov	r2, r0
 8010b8a:	460b      	mov	r3, r1
 8010b8c:	a14c      	add	r1, pc, #304	; (adr r1, 8010cc0 <__ieee754_pow+0x398>)
 8010b8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b92:	f7ef fba1 	bl	80002d8 <__aeabi_dsub>
 8010b96:	4622      	mov	r2, r4
 8010b98:	462b      	mov	r3, r5
 8010b9a:	f7ef fd55 	bl	8000648 <__aeabi_dmul>
 8010b9e:	4602      	mov	r2, r0
 8010ba0:	460b      	mov	r3, r1
 8010ba2:	2000      	movs	r0, #0
 8010ba4:	4950      	ldr	r1, [pc, #320]	; (8010ce8 <__ieee754_pow+0x3c0>)
 8010ba6:	f7ef fb97 	bl	80002d8 <__aeabi_dsub>
 8010baa:	4622      	mov	r2, r4
 8010bac:	462b      	mov	r3, r5
 8010bae:	4680      	mov	r8, r0
 8010bb0:	4689      	mov	r9, r1
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	4629      	mov	r1, r5
 8010bb6:	f7ef fd47 	bl	8000648 <__aeabi_dmul>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	4640      	mov	r0, r8
 8010bc0:	4649      	mov	r1, r9
 8010bc2:	f7ef fd41 	bl	8000648 <__aeabi_dmul>
 8010bc6:	a340      	add	r3, pc, #256	; (adr r3, 8010cc8 <__ieee754_pow+0x3a0>)
 8010bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bcc:	f7ef fd3c 	bl	8000648 <__aeabi_dmul>
 8010bd0:	4602      	mov	r2, r0
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bd8:	f7ef fb7e 	bl	80002d8 <__aeabi_dsub>
 8010bdc:	4602      	mov	r2, r0
 8010bde:	460b      	mov	r3, r1
 8010be0:	4604      	mov	r4, r0
 8010be2:	460d      	mov	r5, r1
 8010be4:	4630      	mov	r0, r6
 8010be6:	4639      	mov	r1, r7
 8010be8:	f7ef fb78 	bl	80002dc <__adddf3>
 8010bec:	2000      	movs	r0, #0
 8010bee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bf2:	4632      	mov	r2, r6
 8010bf4:	463b      	mov	r3, r7
 8010bf6:	f7ef fb6f 	bl	80002d8 <__aeabi_dsub>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	460b      	mov	r3, r1
 8010bfe:	4620      	mov	r0, r4
 8010c00:	4629      	mov	r1, r5
 8010c02:	f7ef fb69 	bl	80002d8 <__aeabi_dsub>
 8010c06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010c08:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8010c0c:	4313      	orrs	r3, r2
 8010c0e:	4606      	mov	r6, r0
 8010c10:	460f      	mov	r7, r1
 8010c12:	f040 81eb 	bne.w	8010fec <__ieee754_pow+0x6c4>
 8010c16:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010cd0 <__ieee754_pow+0x3a8>
 8010c1a:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010c1e:	2400      	movs	r4, #0
 8010c20:	4622      	mov	r2, r4
 8010c22:	462b      	mov	r3, r5
 8010c24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010c2c:	f7ef fb54 	bl	80002d8 <__aeabi_dsub>
 8010c30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c34:	f7ef fd08 	bl	8000648 <__aeabi_dmul>
 8010c38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c3c:	4680      	mov	r8, r0
 8010c3e:	4689      	mov	r9, r1
 8010c40:	4630      	mov	r0, r6
 8010c42:	4639      	mov	r1, r7
 8010c44:	f7ef fd00 	bl	8000648 <__aeabi_dmul>
 8010c48:	4602      	mov	r2, r0
 8010c4a:	460b      	mov	r3, r1
 8010c4c:	4640      	mov	r0, r8
 8010c4e:	4649      	mov	r1, r9
 8010c50:	f7ef fb44 	bl	80002dc <__adddf3>
 8010c54:	4622      	mov	r2, r4
 8010c56:	462b      	mov	r3, r5
 8010c58:	4680      	mov	r8, r0
 8010c5a:	4689      	mov	r9, r1
 8010c5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c60:	f7ef fcf2 	bl	8000648 <__aeabi_dmul>
 8010c64:	460b      	mov	r3, r1
 8010c66:	4604      	mov	r4, r0
 8010c68:	460d      	mov	r5, r1
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	4649      	mov	r1, r9
 8010c6e:	4640      	mov	r0, r8
 8010c70:	e9cd 4500 	strd	r4, r5, [sp]
 8010c74:	f7ef fb32 	bl	80002dc <__adddf3>
 8010c78:	4b1c      	ldr	r3, [pc, #112]	; (8010cec <__ieee754_pow+0x3c4>)
 8010c7a:	4299      	cmp	r1, r3
 8010c7c:	4606      	mov	r6, r0
 8010c7e:	460f      	mov	r7, r1
 8010c80:	468b      	mov	fp, r1
 8010c82:	f340 82f7 	ble.w	8011274 <__ieee754_pow+0x94c>
 8010c86:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010c8a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010c8e:	4303      	orrs	r3, r0
 8010c90:	f000 81ea 	beq.w	8011068 <__ieee754_pow+0x740>
 8010c94:	a310      	add	r3, pc, #64	; (adr r3, 8010cd8 <__ieee754_pow+0x3b0>)
 8010c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c9e:	f7ef fcd3 	bl	8000648 <__aeabi_dmul>
 8010ca2:	a30d      	add	r3, pc, #52	; (adr r3, 8010cd8 <__ieee754_pow+0x3b0>)
 8010ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca8:	e6d5      	b.n	8010a56 <__ieee754_pow+0x12e>
 8010caa:	bf00      	nop
 8010cac:	f3af 8000 	nop.w
 8010cb0:	60000000 	.word	0x60000000
 8010cb4:	3ff71547 	.word	0x3ff71547
 8010cb8:	f85ddf44 	.word	0xf85ddf44
 8010cbc:	3e54ae0b 	.word	0x3e54ae0b
 8010cc0:	55555555 	.word	0x55555555
 8010cc4:	3fd55555 	.word	0x3fd55555
 8010cc8:	652b82fe 	.word	0x652b82fe
 8010ccc:	3ff71547 	.word	0x3ff71547
 8010cd0:	00000000 	.word	0x00000000
 8010cd4:	bff00000 	.word	0xbff00000
 8010cd8:	8800759c 	.word	0x8800759c
 8010cdc:	7e37e43c 	.word	0x7e37e43c
 8010ce0:	3ff00000 	.word	0x3ff00000
 8010ce4:	3fd00000 	.word	0x3fd00000
 8010ce8:	3fe00000 	.word	0x3fe00000
 8010cec:	408fffff 	.word	0x408fffff
 8010cf0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010cf4:	f04f 0200 	mov.w	r2, #0
 8010cf8:	da05      	bge.n	8010d06 <__ieee754_pow+0x3de>
 8010cfa:	4bd3      	ldr	r3, [pc, #844]	; (8011048 <__ieee754_pow+0x720>)
 8010cfc:	f7ef fca4 	bl	8000648 <__aeabi_dmul>
 8010d00:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010d04:	460c      	mov	r4, r1
 8010d06:	1523      	asrs	r3, r4, #20
 8010d08:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d0c:	4413      	add	r3, r2
 8010d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8010d10:	4bce      	ldr	r3, [pc, #824]	; (801104c <__ieee754_pow+0x724>)
 8010d12:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010d16:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010d1a:	429c      	cmp	r4, r3
 8010d1c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010d20:	dd08      	ble.n	8010d34 <__ieee754_pow+0x40c>
 8010d22:	4bcb      	ldr	r3, [pc, #812]	; (8011050 <__ieee754_pow+0x728>)
 8010d24:	429c      	cmp	r4, r3
 8010d26:	f340 815e 	ble.w	8010fe6 <__ieee754_pow+0x6be>
 8010d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d2c:	3301      	adds	r3, #1
 8010d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8010d30:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010d34:	f04f 0a00 	mov.w	sl, #0
 8010d38:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010d3c:	930c      	str	r3, [sp, #48]	; 0x30
 8010d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010d40:	4bc4      	ldr	r3, [pc, #784]	; (8011054 <__ieee754_pow+0x72c>)
 8010d42:	4413      	add	r3, r2
 8010d44:	ed93 7b00 	vldr	d7, [r3]
 8010d48:	4629      	mov	r1, r5
 8010d4a:	ec53 2b17 	vmov	r2, r3, d7
 8010d4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010d52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010d56:	f7ef fabf 	bl	80002d8 <__aeabi_dsub>
 8010d5a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010d5e:	4606      	mov	r6, r0
 8010d60:	460f      	mov	r7, r1
 8010d62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d66:	f7ef fab9 	bl	80002dc <__adddf3>
 8010d6a:	4602      	mov	r2, r0
 8010d6c:	460b      	mov	r3, r1
 8010d6e:	2000      	movs	r0, #0
 8010d70:	49b9      	ldr	r1, [pc, #740]	; (8011058 <__ieee754_pow+0x730>)
 8010d72:	f7ef fd93 	bl	800089c <__aeabi_ddiv>
 8010d76:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010d7a:	4602      	mov	r2, r0
 8010d7c:	460b      	mov	r3, r1
 8010d7e:	4630      	mov	r0, r6
 8010d80:	4639      	mov	r1, r7
 8010d82:	f7ef fc61 	bl	8000648 <__aeabi_dmul>
 8010d86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d8a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010d8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010d92:	2300      	movs	r3, #0
 8010d94:	9302      	str	r3, [sp, #8]
 8010d96:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010d9a:	106d      	asrs	r5, r5, #1
 8010d9c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010da0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010da4:	2200      	movs	r2, #0
 8010da6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010daa:	4640      	mov	r0, r8
 8010dac:	4649      	mov	r1, r9
 8010dae:	4614      	mov	r4, r2
 8010db0:	461d      	mov	r5, r3
 8010db2:	f7ef fc49 	bl	8000648 <__aeabi_dmul>
 8010db6:	4602      	mov	r2, r0
 8010db8:	460b      	mov	r3, r1
 8010dba:	4630      	mov	r0, r6
 8010dbc:	4639      	mov	r1, r7
 8010dbe:	f7ef fa8b 	bl	80002d8 <__aeabi_dsub>
 8010dc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010dc6:	4606      	mov	r6, r0
 8010dc8:	460f      	mov	r7, r1
 8010dca:	4620      	mov	r0, r4
 8010dcc:	4629      	mov	r1, r5
 8010dce:	f7ef fa83 	bl	80002d8 <__aeabi_dsub>
 8010dd2:	4602      	mov	r2, r0
 8010dd4:	460b      	mov	r3, r1
 8010dd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010dda:	f7ef fa7d 	bl	80002d8 <__aeabi_dsub>
 8010dde:	4642      	mov	r2, r8
 8010de0:	464b      	mov	r3, r9
 8010de2:	f7ef fc31 	bl	8000648 <__aeabi_dmul>
 8010de6:	4602      	mov	r2, r0
 8010de8:	460b      	mov	r3, r1
 8010dea:	4630      	mov	r0, r6
 8010dec:	4639      	mov	r1, r7
 8010dee:	f7ef fa73 	bl	80002d8 <__aeabi_dsub>
 8010df2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010df6:	f7ef fc27 	bl	8000648 <__aeabi_dmul>
 8010dfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010e02:	4610      	mov	r0, r2
 8010e04:	4619      	mov	r1, r3
 8010e06:	f7ef fc1f 	bl	8000648 <__aeabi_dmul>
 8010e0a:	a37b      	add	r3, pc, #492	; (adr r3, 8010ff8 <__ieee754_pow+0x6d0>)
 8010e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e10:	4604      	mov	r4, r0
 8010e12:	460d      	mov	r5, r1
 8010e14:	f7ef fc18 	bl	8000648 <__aeabi_dmul>
 8010e18:	a379      	add	r3, pc, #484	; (adr r3, 8011000 <__ieee754_pow+0x6d8>)
 8010e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e1e:	f7ef fa5d 	bl	80002dc <__adddf3>
 8010e22:	4622      	mov	r2, r4
 8010e24:	462b      	mov	r3, r5
 8010e26:	f7ef fc0f 	bl	8000648 <__aeabi_dmul>
 8010e2a:	a377      	add	r3, pc, #476	; (adr r3, 8011008 <__ieee754_pow+0x6e0>)
 8010e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e30:	f7ef fa54 	bl	80002dc <__adddf3>
 8010e34:	4622      	mov	r2, r4
 8010e36:	462b      	mov	r3, r5
 8010e38:	f7ef fc06 	bl	8000648 <__aeabi_dmul>
 8010e3c:	a374      	add	r3, pc, #464	; (adr r3, 8011010 <__ieee754_pow+0x6e8>)
 8010e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e42:	f7ef fa4b 	bl	80002dc <__adddf3>
 8010e46:	4622      	mov	r2, r4
 8010e48:	462b      	mov	r3, r5
 8010e4a:	f7ef fbfd 	bl	8000648 <__aeabi_dmul>
 8010e4e:	a372      	add	r3, pc, #456	; (adr r3, 8011018 <__ieee754_pow+0x6f0>)
 8010e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e54:	f7ef fa42 	bl	80002dc <__adddf3>
 8010e58:	4622      	mov	r2, r4
 8010e5a:	462b      	mov	r3, r5
 8010e5c:	f7ef fbf4 	bl	8000648 <__aeabi_dmul>
 8010e60:	a36f      	add	r3, pc, #444	; (adr r3, 8011020 <__ieee754_pow+0x6f8>)
 8010e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e66:	f7ef fa39 	bl	80002dc <__adddf3>
 8010e6a:	4622      	mov	r2, r4
 8010e6c:	4606      	mov	r6, r0
 8010e6e:	460f      	mov	r7, r1
 8010e70:	462b      	mov	r3, r5
 8010e72:	4620      	mov	r0, r4
 8010e74:	4629      	mov	r1, r5
 8010e76:	f7ef fbe7 	bl	8000648 <__aeabi_dmul>
 8010e7a:	4602      	mov	r2, r0
 8010e7c:	460b      	mov	r3, r1
 8010e7e:	4630      	mov	r0, r6
 8010e80:	4639      	mov	r1, r7
 8010e82:	f7ef fbe1 	bl	8000648 <__aeabi_dmul>
 8010e86:	4642      	mov	r2, r8
 8010e88:	4604      	mov	r4, r0
 8010e8a:	460d      	mov	r5, r1
 8010e8c:	464b      	mov	r3, r9
 8010e8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e92:	f7ef fa23 	bl	80002dc <__adddf3>
 8010e96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010e9a:	f7ef fbd5 	bl	8000648 <__aeabi_dmul>
 8010e9e:	4622      	mov	r2, r4
 8010ea0:	462b      	mov	r3, r5
 8010ea2:	f7ef fa1b 	bl	80002dc <__adddf3>
 8010ea6:	4642      	mov	r2, r8
 8010ea8:	4606      	mov	r6, r0
 8010eaa:	460f      	mov	r7, r1
 8010eac:	464b      	mov	r3, r9
 8010eae:	4640      	mov	r0, r8
 8010eb0:	4649      	mov	r1, r9
 8010eb2:	f7ef fbc9 	bl	8000648 <__aeabi_dmul>
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	4b68      	ldr	r3, [pc, #416]	; (801105c <__ieee754_pow+0x734>)
 8010eba:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010ebe:	f7ef fa0d 	bl	80002dc <__adddf3>
 8010ec2:	4632      	mov	r2, r6
 8010ec4:	463b      	mov	r3, r7
 8010ec6:	f7ef fa09 	bl	80002dc <__adddf3>
 8010eca:	9802      	ldr	r0, [sp, #8]
 8010ecc:	460d      	mov	r5, r1
 8010ece:	4604      	mov	r4, r0
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	460b      	mov	r3, r1
 8010ed4:	4640      	mov	r0, r8
 8010ed6:	4649      	mov	r1, r9
 8010ed8:	f7ef fbb6 	bl	8000648 <__aeabi_dmul>
 8010edc:	2200      	movs	r2, #0
 8010ede:	4680      	mov	r8, r0
 8010ee0:	4689      	mov	r9, r1
 8010ee2:	4b5e      	ldr	r3, [pc, #376]	; (801105c <__ieee754_pow+0x734>)
 8010ee4:	4620      	mov	r0, r4
 8010ee6:	4629      	mov	r1, r5
 8010ee8:	f7ef f9f6 	bl	80002d8 <__aeabi_dsub>
 8010eec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010ef0:	f7ef f9f2 	bl	80002d8 <__aeabi_dsub>
 8010ef4:	4602      	mov	r2, r0
 8010ef6:	460b      	mov	r3, r1
 8010ef8:	4630      	mov	r0, r6
 8010efa:	4639      	mov	r1, r7
 8010efc:	f7ef f9ec 	bl	80002d8 <__aeabi_dsub>
 8010f00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f04:	f7ef fba0 	bl	8000648 <__aeabi_dmul>
 8010f08:	4622      	mov	r2, r4
 8010f0a:	4606      	mov	r6, r0
 8010f0c:	460f      	mov	r7, r1
 8010f0e:	462b      	mov	r3, r5
 8010f10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010f14:	f7ef fb98 	bl	8000648 <__aeabi_dmul>
 8010f18:	4602      	mov	r2, r0
 8010f1a:	460b      	mov	r3, r1
 8010f1c:	4630      	mov	r0, r6
 8010f1e:	4639      	mov	r1, r7
 8010f20:	f7ef f9dc 	bl	80002dc <__adddf3>
 8010f24:	4606      	mov	r6, r0
 8010f26:	460f      	mov	r7, r1
 8010f28:	4602      	mov	r2, r0
 8010f2a:	460b      	mov	r3, r1
 8010f2c:	4640      	mov	r0, r8
 8010f2e:	4649      	mov	r1, r9
 8010f30:	f7ef f9d4 	bl	80002dc <__adddf3>
 8010f34:	9802      	ldr	r0, [sp, #8]
 8010f36:	a33c      	add	r3, pc, #240	; (adr r3, 8011028 <__ieee754_pow+0x700>)
 8010f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f3c:	4604      	mov	r4, r0
 8010f3e:	460d      	mov	r5, r1
 8010f40:	f7ef fb82 	bl	8000648 <__aeabi_dmul>
 8010f44:	4642      	mov	r2, r8
 8010f46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010f4a:	464b      	mov	r3, r9
 8010f4c:	4620      	mov	r0, r4
 8010f4e:	4629      	mov	r1, r5
 8010f50:	f7ef f9c2 	bl	80002d8 <__aeabi_dsub>
 8010f54:	4602      	mov	r2, r0
 8010f56:	460b      	mov	r3, r1
 8010f58:	4630      	mov	r0, r6
 8010f5a:	4639      	mov	r1, r7
 8010f5c:	f7ef f9bc 	bl	80002d8 <__aeabi_dsub>
 8010f60:	a333      	add	r3, pc, #204	; (adr r3, 8011030 <__ieee754_pow+0x708>)
 8010f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f66:	f7ef fb6f 	bl	8000648 <__aeabi_dmul>
 8010f6a:	a333      	add	r3, pc, #204	; (adr r3, 8011038 <__ieee754_pow+0x710>)
 8010f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f70:	4606      	mov	r6, r0
 8010f72:	460f      	mov	r7, r1
 8010f74:	4620      	mov	r0, r4
 8010f76:	4629      	mov	r1, r5
 8010f78:	f7ef fb66 	bl	8000648 <__aeabi_dmul>
 8010f7c:	4602      	mov	r2, r0
 8010f7e:	460b      	mov	r3, r1
 8010f80:	4630      	mov	r0, r6
 8010f82:	4639      	mov	r1, r7
 8010f84:	f7ef f9aa 	bl	80002dc <__adddf3>
 8010f88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010f8a:	4b35      	ldr	r3, [pc, #212]	; (8011060 <__ieee754_pow+0x738>)
 8010f8c:	4413      	add	r3, r2
 8010f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f92:	f7ef f9a3 	bl	80002dc <__adddf3>
 8010f96:	4604      	mov	r4, r0
 8010f98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010f9a:	460d      	mov	r5, r1
 8010f9c:	f7ef faea 	bl	8000574 <__aeabi_i2d>
 8010fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010fa2:	4b30      	ldr	r3, [pc, #192]	; (8011064 <__ieee754_pow+0x73c>)
 8010fa4:	4413      	add	r3, r2
 8010fa6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010faa:	4606      	mov	r6, r0
 8010fac:	460f      	mov	r7, r1
 8010fae:	4622      	mov	r2, r4
 8010fb0:	462b      	mov	r3, r5
 8010fb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fb6:	f7ef f991 	bl	80002dc <__adddf3>
 8010fba:	4642      	mov	r2, r8
 8010fbc:	464b      	mov	r3, r9
 8010fbe:	f7ef f98d 	bl	80002dc <__adddf3>
 8010fc2:	4632      	mov	r2, r6
 8010fc4:	463b      	mov	r3, r7
 8010fc6:	f7ef f989 	bl	80002dc <__adddf3>
 8010fca:	9802      	ldr	r0, [sp, #8]
 8010fcc:	4632      	mov	r2, r6
 8010fce:	463b      	mov	r3, r7
 8010fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fd4:	f7ef f980 	bl	80002d8 <__aeabi_dsub>
 8010fd8:	4642      	mov	r2, r8
 8010fda:	464b      	mov	r3, r9
 8010fdc:	f7ef f97c 	bl	80002d8 <__aeabi_dsub>
 8010fe0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010fe4:	e607      	b.n	8010bf6 <__ieee754_pow+0x2ce>
 8010fe6:	f04f 0a01 	mov.w	sl, #1
 8010fea:	e6a5      	b.n	8010d38 <__ieee754_pow+0x410>
 8010fec:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8011040 <__ieee754_pow+0x718>
 8010ff0:	e613      	b.n	8010c1a <__ieee754_pow+0x2f2>
 8010ff2:	bf00      	nop
 8010ff4:	f3af 8000 	nop.w
 8010ff8:	4a454eef 	.word	0x4a454eef
 8010ffc:	3fca7e28 	.word	0x3fca7e28
 8011000:	93c9db65 	.word	0x93c9db65
 8011004:	3fcd864a 	.word	0x3fcd864a
 8011008:	a91d4101 	.word	0xa91d4101
 801100c:	3fd17460 	.word	0x3fd17460
 8011010:	518f264d 	.word	0x518f264d
 8011014:	3fd55555 	.word	0x3fd55555
 8011018:	db6fabff 	.word	0xdb6fabff
 801101c:	3fdb6db6 	.word	0x3fdb6db6
 8011020:	33333303 	.word	0x33333303
 8011024:	3fe33333 	.word	0x3fe33333
 8011028:	e0000000 	.word	0xe0000000
 801102c:	3feec709 	.word	0x3feec709
 8011030:	dc3a03fd 	.word	0xdc3a03fd
 8011034:	3feec709 	.word	0x3feec709
 8011038:	145b01f5 	.word	0x145b01f5
 801103c:	be3e2fe0 	.word	0xbe3e2fe0
 8011040:	00000000 	.word	0x00000000
 8011044:	3ff00000 	.word	0x3ff00000
 8011048:	43400000 	.word	0x43400000
 801104c:	0003988e 	.word	0x0003988e
 8011050:	000bb679 	.word	0x000bb679
 8011054:	08012ea0 	.word	0x08012ea0
 8011058:	3ff00000 	.word	0x3ff00000
 801105c:	40080000 	.word	0x40080000
 8011060:	08012ec0 	.word	0x08012ec0
 8011064:	08012eb0 	.word	0x08012eb0
 8011068:	a3b4      	add	r3, pc, #720	; (adr r3, 801133c <__ieee754_pow+0xa14>)
 801106a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801106e:	4640      	mov	r0, r8
 8011070:	4649      	mov	r1, r9
 8011072:	f7ef f933 	bl	80002dc <__adddf3>
 8011076:	4622      	mov	r2, r4
 8011078:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801107c:	462b      	mov	r3, r5
 801107e:	4630      	mov	r0, r6
 8011080:	4639      	mov	r1, r7
 8011082:	f7ef f929 	bl	80002d8 <__aeabi_dsub>
 8011086:	4602      	mov	r2, r0
 8011088:	460b      	mov	r3, r1
 801108a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801108e:	f7ef fd6b 	bl	8000b68 <__aeabi_dcmpgt>
 8011092:	2800      	cmp	r0, #0
 8011094:	f47f adfe 	bne.w	8010c94 <__ieee754_pow+0x36c>
 8011098:	4aa3      	ldr	r2, [pc, #652]	; (8011328 <__ieee754_pow+0xa00>)
 801109a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801109e:	4293      	cmp	r3, r2
 80110a0:	f340 810a 	ble.w	80112b8 <__ieee754_pow+0x990>
 80110a4:	151b      	asrs	r3, r3, #20
 80110a6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80110aa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80110ae:	fa4a f303 	asr.w	r3, sl, r3
 80110b2:	445b      	add	r3, fp
 80110b4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80110b8:	4e9c      	ldr	r6, [pc, #624]	; (801132c <__ieee754_pow+0xa04>)
 80110ba:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80110be:	4116      	asrs	r6, r2
 80110c0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80110c4:	2000      	movs	r0, #0
 80110c6:	ea23 0106 	bic.w	r1, r3, r6
 80110ca:	f1c2 0214 	rsb	r2, r2, #20
 80110ce:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80110d2:	fa4a fa02 	asr.w	sl, sl, r2
 80110d6:	f1bb 0f00 	cmp.w	fp, #0
 80110da:	4602      	mov	r2, r0
 80110dc:	460b      	mov	r3, r1
 80110de:	4620      	mov	r0, r4
 80110e0:	4629      	mov	r1, r5
 80110e2:	bfb8      	it	lt
 80110e4:	f1ca 0a00 	rsblt	sl, sl, #0
 80110e8:	f7ef f8f6 	bl	80002d8 <__aeabi_dsub>
 80110ec:	e9cd 0100 	strd	r0, r1, [sp]
 80110f0:	4642      	mov	r2, r8
 80110f2:	464b      	mov	r3, r9
 80110f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80110f8:	f7ef f8f0 	bl	80002dc <__adddf3>
 80110fc:	2000      	movs	r0, #0
 80110fe:	a378      	add	r3, pc, #480	; (adr r3, 80112e0 <__ieee754_pow+0x9b8>)
 8011100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011104:	4604      	mov	r4, r0
 8011106:	460d      	mov	r5, r1
 8011108:	f7ef fa9e 	bl	8000648 <__aeabi_dmul>
 801110c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011110:	4606      	mov	r6, r0
 8011112:	460f      	mov	r7, r1
 8011114:	4620      	mov	r0, r4
 8011116:	4629      	mov	r1, r5
 8011118:	f7ef f8de 	bl	80002d8 <__aeabi_dsub>
 801111c:	4602      	mov	r2, r0
 801111e:	460b      	mov	r3, r1
 8011120:	4640      	mov	r0, r8
 8011122:	4649      	mov	r1, r9
 8011124:	f7ef f8d8 	bl	80002d8 <__aeabi_dsub>
 8011128:	a36f      	add	r3, pc, #444	; (adr r3, 80112e8 <__ieee754_pow+0x9c0>)
 801112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112e:	f7ef fa8b 	bl	8000648 <__aeabi_dmul>
 8011132:	a36f      	add	r3, pc, #444	; (adr r3, 80112f0 <__ieee754_pow+0x9c8>)
 8011134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011138:	4680      	mov	r8, r0
 801113a:	4689      	mov	r9, r1
 801113c:	4620      	mov	r0, r4
 801113e:	4629      	mov	r1, r5
 8011140:	f7ef fa82 	bl	8000648 <__aeabi_dmul>
 8011144:	4602      	mov	r2, r0
 8011146:	460b      	mov	r3, r1
 8011148:	4640      	mov	r0, r8
 801114a:	4649      	mov	r1, r9
 801114c:	f7ef f8c6 	bl	80002dc <__adddf3>
 8011150:	4604      	mov	r4, r0
 8011152:	460d      	mov	r5, r1
 8011154:	4602      	mov	r2, r0
 8011156:	460b      	mov	r3, r1
 8011158:	4630      	mov	r0, r6
 801115a:	4639      	mov	r1, r7
 801115c:	f7ef f8be 	bl	80002dc <__adddf3>
 8011160:	4632      	mov	r2, r6
 8011162:	463b      	mov	r3, r7
 8011164:	4680      	mov	r8, r0
 8011166:	4689      	mov	r9, r1
 8011168:	f7ef f8b6 	bl	80002d8 <__aeabi_dsub>
 801116c:	4602      	mov	r2, r0
 801116e:	460b      	mov	r3, r1
 8011170:	4620      	mov	r0, r4
 8011172:	4629      	mov	r1, r5
 8011174:	f7ef f8b0 	bl	80002d8 <__aeabi_dsub>
 8011178:	4642      	mov	r2, r8
 801117a:	4606      	mov	r6, r0
 801117c:	460f      	mov	r7, r1
 801117e:	464b      	mov	r3, r9
 8011180:	4640      	mov	r0, r8
 8011182:	4649      	mov	r1, r9
 8011184:	f7ef fa60 	bl	8000648 <__aeabi_dmul>
 8011188:	a35b      	add	r3, pc, #364	; (adr r3, 80112f8 <__ieee754_pow+0x9d0>)
 801118a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801118e:	4604      	mov	r4, r0
 8011190:	460d      	mov	r5, r1
 8011192:	f7ef fa59 	bl	8000648 <__aeabi_dmul>
 8011196:	a35a      	add	r3, pc, #360	; (adr r3, 8011300 <__ieee754_pow+0x9d8>)
 8011198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801119c:	f7ef f89c 	bl	80002d8 <__aeabi_dsub>
 80111a0:	4622      	mov	r2, r4
 80111a2:	462b      	mov	r3, r5
 80111a4:	f7ef fa50 	bl	8000648 <__aeabi_dmul>
 80111a8:	a357      	add	r3, pc, #348	; (adr r3, 8011308 <__ieee754_pow+0x9e0>)
 80111aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ae:	f7ef f895 	bl	80002dc <__adddf3>
 80111b2:	4622      	mov	r2, r4
 80111b4:	462b      	mov	r3, r5
 80111b6:	f7ef fa47 	bl	8000648 <__aeabi_dmul>
 80111ba:	a355      	add	r3, pc, #340	; (adr r3, 8011310 <__ieee754_pow+0x9e8>)
 80111bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111c0:	f7ef f88a 	bl	80002d8 <__aeabi_dsub>
 80111c4:	4622      	mov	r2, r4
 80111c6:	462b      	mov	r3, r5
 80111c8:	f7ef fa3e 	bl	8000648 <__aeabi_dmul>
 80111cc:	a352      	add	r3, pc, #328	; (adr r3, 8011318 <__ieee754_pow+0x9f0>)
 80111ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111d2:	f7ef f883 	bl	80002dc <__adddf3>
 80111d6:	4622      	mov	r2, r4
 80111d8:	462b      	mov	r3, r5
 80111da:	f7ef fa35 	bl	8000648 <__aeabi_dmul>
 80111de:	4602      	mov	r2, r0
 80111e0:	460b      	mov	r3, r1
 80111e2:	4640      	mov	r0, r8
 80111e4:	4649      	mov	r1, r9
 80111e6:	f7ef f877 	bl	80002d8 <__aeabi_dsub>
 80111ea:	4604      	mov	r4, r0
 80111ec:	460d      	mov	r5, r1
 80111ee:	4602      	mov	r2, r0
 80111f0:	460b      	mov	r3, r1
 80111f2:	4640      	mov	r0, r8
 80111f4:	4649      	mov	r1, r9
 80111f6:	f7ef fa27 	bl	8000648 <__aeabi_dmul>
 80111fa:	2200      	movs	r2, #0
 80111fc:	e9cd 0100 	strd	r0, r1, [sp]
 8011200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011204:	4620      	mov	r0, r4
 8011206:	4629      	mov	r1, r5
 8011208:	f7ef f866 	bl	80002d8 <__aeabi_dsub>
 801120c:	4602      	mov	r2, r0
 801120e:	460b      	mov	r3, r1
 8011210:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011214:	f7ef fb42 	bl	800089c <__aeabi_ddiv>
 8011218:	4632      	mov	r2, r6
 801121a:	4604      	mov	r4, r0
 801121c:	460d      	mov	r5, r1
 801121e:	463b      	mov	r3, r7
 8011220:	4640      	mov	r0, r8
 8011222:	4649      	mov	r1, r9
 8011224:	f7ef fa10 	bl	8000648 <__aeabi_dmul>
 8011228:	4632      	mov	r2, r6
 801122a:	463b      	mov	r3, r7
 801122c:	f7ef f856 	bl	80002dc <__adddf3>
 8011230:	4602      	mov	r2, r0
 8011232:	460b      	mov	r3, r1
 8011234:	4620      	mov	r0, r4
 8011236:	4629      	mov	r1, r5
 8011238:	f7ef f84e 	bl	80002d8 <__aeabi_dsub>
 801123c:	4642      	mov	r2, r8
 801123e:	464b      	mov	r3, r9
 8011240:	f7ef f84a 	bl	80002d8 <__aeabi_dsub>
 8011244:	4602      	mov	r2, r0
 8011246:	460b      	mov	r3, r1
 8011248:	2000      	movs	r0, #0
 801124a:	4939      	ldr	r1, [pc, #228]	; (8011330 <__ieee754_pow+0xa08>)
 801124c:	f7ef f844 	bl	80002d8 <__aeabi_dsub>
 8011250:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8011254:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011258:	4602      	mov	r2, r0
 801125a:	460b      	mov	r3, r1
 801125c:	da2f      	bge.n	80112be <__ieee754_pow+0x996>
 801125e:	4650      	mov	r0, sl
 8011260:	ec43 2b10 	vmov	d0, r2, r3
 8011264:	f000 f9c0 	bl	80115e8 <scalbn>
 8011268:	ec51 0b10 	vmov	r0, r1, d0
 801126c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011270:	f7ff bbf1 	b.w	8010a56 <__ieee754_pow+0x12e>
 8011274:	4b2f      	ldr	r3, [pc, #188]	; (8011334 <__ieee754_pow+0xa0c>)
 8011276:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801127a:	429e      	cmp	r6, r3
 801127c:	f77f af0c 	ble.w	8011098 <__ieee754_pow+0x770>
 8011280:	4b2d      	ldr	r3, [pc, #180]	; (8011338 <__ieee754_pow+0xa10>)
 8011282:	440b      	add	r3, r1
 8011284:	4303      	orrs	r3, r0
 8011286:	d00b      	beq.n	80112a0 <__ieee754_pow+0x978>
 8011288:	a325      	add	r3, pc, #148	; (adr r3, 8011320 <__ieee754_pow+0x9f8>)
 801128a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801128e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011292:	f7ef f9d9 	bl	8000648 <__aeabi_dmul>
 8011296:	a322      	add	r3, pc, #136	; (adr r3, 8011320 <__ieee754_pow+0x9f8>)
 8011298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801129c:	f7ff bbdb 	b.w	8010a56 <__ieee754_pow+0x12e>
 80112a0:	4622      	mov	r2, r4
 80112a2:	462b      	mov	r3, r5
 80112a4:	f7ef f818 	bl	80002d8 <__aeabi_dsub>
 80112a8:	4642      	mov	r2, r8
 80112aa:	464b      	mov	r3, r9
 80112ac:	f7ef fc52 	bl	8000b54 <__aeabi_dcmpge>
 80112b0:	2800      	cmp	r0, #0
 80112b2:	f43f aef1 	beq.w	8011098 <__ieee754_pow+0x770>
 80112b6:	e7e7      	b.n	8011288 <__ieee754_pow+0x960>
 80112b8:	f04f 0a00 	mov.w	sl, #0
 80112bc:	e718      	b.n	80110f0 <__ieee754_pow+0x7c8>
 80112be:	4621      	mov	r1, r4
 80112c0:	e7d4      	b.n	801126c <__ieee754_pow+0x944>
 80112c2:	2000      	movs	r0, #0
 80112c4:	491a      	ldr	r1, [pc, #104]	; (8011330 <__ieee754_pow+0xa08>)
 80112c6:	f7ff bb8f 	b.w	80109e8 <__ieee754_pow+0xc0>
 80112ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112ce:	f7ff bb8b 	b.w	80109e8 <__ieee754_pow+0xc0>
 80112d2:	4630      	mov	r0, r6
 80112d4:	4639      	mov	r1, r7
 80112d6:	f7ff bb87 	b.w	80109e8 <__ieee754_pow+0xc0>
 80112da:	4693      	mov	fp, r2
 80112dc:	f7ff bb98 	b.w	8010a10 <__ieee754_pow+0xe8>
 80112e0:	00000000 	.word	0x00000000
 80112e4:	3fe62e43 	.word	0x3fe62e43
 80112e8:	fefa39ef 	.word	0xfefa39ef
 80112ec:	3fe62e42 	.word	0x3fe62e42
 80112f0:	0ca86c39 	.word	0x0ca86c39
 80112f4:	be205c61 	.word	0xbe205c61
 80112f8:	72bea4d0 	.word	0x72bea4d0
 80112fc:	3e663769 	.word	0x3e663769
 8011300:	c5d26bf1 	.word	0xc5d26bf1
 8011304:	3ebbbd41 	.word	0x3ebbbd41
 8011308:	af25de2c 	.word	0xaf25de2c
 801130c:	3f11566a 	.word	0x3f11566a
 8011310:	16bebd93 	.word	0x16bebd93
 8011314:	3f66c16c 	.word	0x3f66c16c
 8011318:	5555553e 	.word	0x5555553e
 801131c:	3fc55555 	.word	0x3fc55555
 8011320:	c2f8f359 	.word	0xc2f8f359
 8011324:	01a56e1f 	.word	0x01a56e1f
 8011328:	3fe00000 	.word	0x3fe00000
 801132c:	000fffff 	.word	0x000fffff
 8011330:	3ff00000 	.word	0x3ff00000
 8011334:	4090cbff 	.word	0x4090cbff
 8011338:	3f6f3400 	.word	0x3f6f3400
 801133c:	652b82fe 	.word	0x652b82fe
 8011340:	3c971547 	.word	0x3c971547

08011344 <__ieee754_sqrt>:
 8011344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011348:	4955      	ldr	r1, [pc, #340]	; (80114a0 <__ieee754_sqrt+0x15c>)
 801134a:	ec55 4b10 	vmov	r4, r5, d0
 801134e:	43a9      	bics	r1, r5
 8011350:	462b      	mov	r3, r5
 8011352:	462a      	mov	r2, r5
 8011354:	d112      	bne.n	801137c <__ieee754_sqrt+0x38>
 8011356:	ee10 2a10 	vmov	r2, s0
 801135a:	ee10 0a10 	vmov	r0, s0
 801135e:	4629      	mov	r1, r5
 8011360:	f7ef f972 	bl	8000648 <__aeabi_dmul>
 8011364:	4602      	mov	r2, r0
 8011366:	460b      	mov	r3, r1
 8011368:	4620      	mov	r0, r4
 801136a:	4629      	mov	r1, r5
 801136c:	f7ee ffb6 	bl	80002dc <__adddf3>
 8011370:	4604      	mov	r4, r0
 8011372:	460d      	mov	r5, r1
 8011374:	ec45 4b10 	vmov	d0, r4, r5
 8011378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801137c:	2d00      	cmp	r5, #0
 801137e:	ee10 0a10 	vmov	r0, s0
 8011382:	4621      	mov	r1, r4
 8011384:	dc0f      	bgt.n	80113a6 <__ieee754_sqrt+0x62>
 8011386:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801138a:	4330      	orrs	r0, r6
 801138c:	d0f2      	beq.n	8011374 <__ieee754_sqrt+0x30>
 801138e:	b155      	cbz	r5, 80113a6 <__ieee754_sqrt+0x62>
 8011390:	ee10 2a10 	vmov	r2, s0
 8011394:	4620      	mov	r0, r4
 8011396:	4629      	mov	r1, r5
 8011398:	f7ee ff9e 	bl	80002d8 <__aeabi_dsub>
 801139c:	4602      	mov	r2, r0
 801139e:	460b      	mov	r3, r1
 80113a0:	f7ef fa7c 	bl	800089c <__aeabi_ddiv>
 80113a4:	e7e4      	b.n	8011370 <__ieee754_sqrt+0x2c>
 80113a6:	151b      	asrs	r3, r3, #20
 80113a8:	d073      	beq.n	8011492 <__ieee754_sqrt+0x14e>
 80113aa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80113ae:	07dd      	lsls	r5, r3, #31
 80113b0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80113b4:	bf48      	it	mi
 80113b6:	0fc8      	lsrmi	r0, r1, #31
 80113b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80113bc:	bf44      	itt	mi
 80113be:	0049      	lslmi	r1, r1, #1
 80113c0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80113c4:	2500      	movs	r5, #0
 80113c6:	1058      	asrs	r0, r3, #1
 80113c8:	0fcb      	lsrs	r3, r1, #31
 80113ca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80113ce:	0049      	lsls	r1, r1, #1
 80113d0:	2316      	movs	r3, #22
 80113d2:	462c      	mov	r4, r5
 80113d4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80113d8:	19a7      	adds	r7, r4, r6
 80113da:	4297      	cmp	r7, r2
 80113dc:	bfde      	ittt	le
 80113de:	19bc      	addle	r4, r7, r6
 80113e0:	1bd2      	suble	r2, r2, r7
 80113e2:	19ad      	addle	r5, r5, r6
 80113e4:	0fcf      	lsrs	r7, r1, #31
 80113e6:	3b01      	subs	r3, #1
 80113e8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80113ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80113f0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80113f4:	d1f0      	bne.n	80113d8 <__ieee754_sqrt+0x94>
 80113f6:	f04f 0c20 	mov.w	ip, #32
 80113fa:	469e      	mov	lr, r3
 80113fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011400:	42a2      	cmp	r2, r4
 8011402:	eb06 070e 	add.w	r7, r6, lr
 8011406:	dc02      	bgt.n	801140e <__ieee754_sqrt+0xca>
 8011408:	d112      	bne.n	8011430 <__ieee754_sqrt+0xec>
 801140a:	428f      	cmp	r7, r1
 801140c:	d810      	bhi.n	8011430 <__ieee754_sqrt+0xec>
 801140e:	2f00      	cmp	r7, #0
 8011410:	eb07 0e06 	add.w	lr, r7, r6
 8011414:	da42      	bge.n	801149c <__ieee754_sqrt+0x158>
 8011416:	f1be 0f00 	cmp.w	lr, #0
 801141a:	db3f      	blt.n	801149c <__ieee754_sqrt+0x158>
 801141c:	f104 0801 	add.w	r8, r4, #1
 8011420:	1b12      	subs	r2, r2, r4
 8011422:	428f      	cmp	r7, r1
 8011424:	bf88      	it	hi
 8011426:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801142a:	1bc9      	subs	r1, r1, r7
 801142c:	4433      	add	r3, r6
 801142e:	4644      	mov	r4, r8
 8011430:	0052      	lsls	r2, r2, #1
 8011432:	f1bc 0c01 	subs.w	ip, ip, #1
 8011436:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801143a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801143e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011442:	d1dd      	bne.n	8011400 <__ieee754_sqrt+0xbc>
 8011444:	430a      	orrs	r2, r1
 8011446:	d006      	beq.n	8011456 <__ieee754_sqrt+0x112>
 8011448:	1c5c      	adds	r4, r3, #1
 801144a:	bf13      	iteet	ne
 801144c:	3301      	addne	r3, #1
 801144e:	3501      	addeq	r5, #1
 8011450:	4663      	moveq	r3, ip
 8011452:	f023 0301 	bicne.w	r3, r3, #1
 8011456:	106a      	asrs	r2, r5, #1
 8011458:	085b      	lsrs	r3, r3, #1
 801145a:	07e9      	lsls	r1, r5, #31
 801145c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011460:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011464:	bf48      	it	mi
 8011466:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801146a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801146e:	461c      	mov	r4, r3
 8011470:	e780      	b.n	8011374 <__ieee754_sqrt+0x30>
 8011472:	0aca      	lsrs	r2, r1, #11
 8011474:	3815      	subs	r0, #21
 8011476:	0549      	lsls	r1, r1, #21
 8011478:	2a00      	cmp	r2, #0
 801147a:	d0fa      	beq.n	8011472 <__ieee754_sqrt+0x12e>
 801147c:	02d6      	lsls	r6, r2, #11
 801147e:	d50a      	bpl.n	8011496 <__ieee754_sqrt+0x152>
 8011480:	f1c3 0420 	rsb	r4, r3, #32
 8011484:	fa21 f404 	lsr.w	r4, r1, r4
 8011488:	1e5d      	subs	r5, r3, #1
 801148a:	4099      	lsls	r1, r3
 801148c:	4322      	orrs	r2, r4
 801148e:	1b43      	subs	r3, r0, r5
 8011490:	e78b      	b.n	80113aa <__ieee754_sqrt+0x66>
 8011492:	4618      	mov	r0, r3
 8011494:	e7f0      	b.n	8011478 <__ieee754_sqrt+0x134>
 8011496:	0052      	lsls	r2, r2, #1
 8011498:	3301      	adds	r3, #1
 801149a:	e7ef      	b.n	801147c <__ieee754_sqrt+0x138>
 801149c:	46a0      	mov	r8, r4
 801149e:	e7bf      	b.n	8011420 <__ieee754_sqrt+0xdc>
 80114a0:	7ff00000 	.word	0x7ff00000

080114a4 <fabs>:
 80114a4:	ec51 0b10 	vmov	r0, r1, d0
 80114a8:	ee10 2a10 	vmov	r2, s0
 80114ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80114b0:	ec43 2b10 	vmov	d0, r2, r3
 80114b4:	4770      	bx	lr

080114b6 <finite>:
 80114b6:	ee10 3a90 	vmov	r3, s1
 80114ba:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80114be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80114c2:	0fc0      	lsrs	r0, r0, #31
 80114c4:	4770      	bx	lr

080114c6 <matherr>:
 80114c6:	2000      	movs	r0, #0
 80114c8:	4770      	bx	lr
 80114ca:	0000      	movs	r0, r0
 80114cc:	0000      	movs	r0, r0
	...

080114d0 <nan>:
 80114d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80114d8 <nan+0x8>
 80114d4:	4770      	bx	lr
 80114d6:	bf00      	nop
 80114d8:	00000000 	.word	0x00000000
 80114dc:	7ff80000 	.word	0x7ff80000

080114e0 <rint>:
 80114e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114e2:	ec51 0b10 	vmov	r0, r1, d0
 80114e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80114ea:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80114ee:	2e13      	cmp	r6, #19
 80114f0:	460b      	mov	r3, r1
 80114f2:	ee10 4a10 	vmov	r4, s0
 80114f6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80114fa:	dc56      	bgt.n	80115aa <rint+0xca>
 80114fc:	2e00      	cmp	r6, #0
 80114fe:	da2b      	bge.n	8011558 <rint+0x78>
 8011500:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011504:	4302      	orrs	r2, r0
 8011506:	d023      	beq.n	8011550 <rint+0x70>
 8011508:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801150c:	4302      	orrs	r2, r0
 801150e:	4254      	negs	r4, r2
 8011510:	4314      	orrs	r4, r2
 8011512:	0c4b      	lsrs	r3, r1, #17
 8011514:	0b24      	lsrs	r4, r4, #12
 8011516:	045b      	lsls	r3, r3, #17
 8011518:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801151c:	ea44 0103 	orr.w	r1, r4, r3
 8011520:	460b      	mov	r3, r1
 8011522:	492f      	ldr	r1, [pc, #188]	; (80115e0 <rint+0x100>)
 8011524:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8011528:	e9d1 6700 	ldrd	r6, r7, [r1]
 801152c:	4602      	mov	r2, r0
 801152e:	4639      	mov	r1, r7
 8011530:	4630      	mov	r0, r6
 8011532:	f7ee fed3 	bl	80002dc <__adddf3>
 8011536:	e9cd 0100 	strd	r0, r1, [sp]
 801153a:	463b      	mov	r3, r7
 801153c:	4632      	mov	r2, r6
 801153e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011542:	f7ee fec9 	bl	80002d8 <__aeabi_dsub>
 8011546:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801154a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801154e:	4639      	mov	r1, r7
 8011550:	ec41 0b10 	vmov	d0, r0, r1
 8011554:	b003      	add	sp, #12
 8011556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011558:	4a22      	ldr	r2, [pc, #136]	; (80115e4 <rint+0x104>)
 801155a:	4132      	asrs	r2, r6
 801155c:	ea01 0702 	and.w	r7, r1, r2
 8011560:	4307      	orrs	r7, r0
 8011562:	d0f5      	beq.n	8011550 <rint+0x70>
 8011564:	0852      	lsrs	r2, r2, #1
 8011566:	4011      	ands	r1, r2
 8011568:	430c      	orrs	r4, r1
 801156a:	d00b      	beq.n	8011584 <rint+0xa4>
 801156c:	ea23 0202 	bic.w	r2, r3, r2
 8011570:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011574:	2e13      	cmp	r6, #19
 8011576:	fa43 f306 	asr.w	r3, r3, r6
 801157a:	bf0c      	ite	eq
 801157c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8011580:	2400      	movne	r4, #0
 8011582:	4313      	orrs	r3, r2
 8011584:	4916      	ldr	r1, [pc, #88]	; (80115e0 <rint+0x100>)
 8011586:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801158a:	4622      	mov	r2, r4
 801158c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011590:	4620      	mov	r0, r4
 8011592:	4629      	mov	r1, r5
 8011594:	f7ee fea2 	bl	80002dc <__adddf3>
 8011598:	e9cd 0100 	strd	r0, r1, [sp]
 801159c:	4622      	mov	r2, r4
 801159e:	462b      	mov	r3, r5
 80115a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115a4:	f7ee fe98 	bl	80002d8 <__aeabi_dsub>
 80115a8:	e7d2      	b.n	8011550 <rint+0x70>
 80115aa:	2e33      	cmp	r6, #51	; 0x33
 80115ac:	dd07      	ble.n	80115be <rint+0xde>
 80115ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80115b2:	d1cd      	bne.n	8011550 <rint+0x70>
 80115b4:	ee10 2a10 	vmov	r2, s0
 80115b8:	f7ee fe90 	bl	80002dc <__adddf3>
 80115bc:	e7c8      	b.n	8011550 <rint+0x70>
 80115be:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80115c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80115c6:	40f2      	lsrs	r2, r6
 80115c8:	4210      	tst	r0, r2
 80115ca:	d0c1      	beq.n	8011550 <rint+0x70>
 80115cc:	0852      	lsrs	r2, r2, #1
 80115ce:	4210      	tst	r0, r2
 80115d0:	bf1f      	itttt	ne
 80115d2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80115d6:	ea20 0202 	bicne.w	r2, r0, r2
 80115da:	4134      	asrne	r4, r6
 80115dc:	4314      	orrne	r4, r2
 80115de:	e7d1      	b.n	8011584 <rint+0xa4>
 80115e0:	08012ed0 	.word	0x08012ed0
 80115e4:	000fffff 	.word	0x000fffff

080115e8 <scalbn>:
 80115e8:	b570      	push	{r4, r5, r6, lr}
 80115ea:	ec55 4b10 	vmov	r4, r5, d0
 80115ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80115f2:	4606      	mov	r6, r0
 80115f4:	462b      	mov	r3, r5
 80115f6:	b9aa      	cbnz	r2, 8011624 <scalbn+0x3c>
 80115f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80115fc:	4323      	orrs	r3, r4
 80115fe:	d03b      	beq.n	8011678 <scalbn+0x90>
 8011600:	4b31      	ldr	r3, [pc, #196]	; (80116c8 <scalbn+0xe0>)
 8011602:	4629      	mov	r1, r5
 8011604:	2200      	movs	r2, #0
 8011606:	ee10 0a10 	vmov	r0, s0
 801160a:	f7ef f81d 	bl	8000648 <__aeabi_dmul>
 801160e:	4b2f      	ldr	r3, [pc, #188]	; (80116cc <scalbn+0xe4>)
 8011610:	429e      	cmp	r6, r3
 8011612:	4604      	mov	r4, r0
 8011614:	460d      	mov	r5, r1
 8011616:	da12      	bge.n	801163e <scalbn+0x56>
 8011618:	a327      	add	r3, pc, #156	; (adr r3, 80116b8 <scalbn+0xd0>)
 801161a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801161e:	f7ef f813 	bl	8000648 <__aeabi_dmul>
 8011622:	e009      	b.n	8011638 <scalbn+0x50>
 8011624:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011628:	428a      	cmp	r2, r1
 801162a:	d10c      	bne.n	8011646 <scalbn+0x5e>
 801162c:	ee10 2a10 	vmov	r2, s0
 8011630:	4620      	mov	r0, r4
 8011632:	4629      	mov	r1, r5
 8011634:	f7ee fe52 	bl	80002dc <__adddf3>
 8011638:	4604      	mov	r4, r0
 801163a:	460d      	mov	r5, r1
 801163c:	e01c      	b.n	8011678 <scalbn+0x90>
 801163e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011642:	460b      	mov	r3, r1
 8011644:	3a36      	subs	r2, #54	; 0x36
 8011646:	4432      	add	r2, r6
 8011648:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801164c:	428a      	cmp	r2, r1
 801164e:	dd0b      	ble.n	8011668 <scalbn+0x80>
 8011650:	ec45 4b11 	vmov	d1, r4, r5
 8011654:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80116c0 <scalbn+0xd8>
 8011658:	f000 f9f0 	bl	8011a3c <copysign>
 801165c:	a318      	add	r3, pc, #96	; (adr r3, 80116c0 <scalbn+0xd8>)
 801165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011662:	ec51 0b10 	vmov	r0, r1, d0
 8011666:	e7da      	b.n	801161e <scalbn+0x36>
 8011668:	2a00      	cmp	r2, #0
 801166a:	dd08      	ble.n	801167e <scalbn+0x96>
 801166c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011670:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011674:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011678:	ec45 4b10 	vmov	d0, r4, r5
 801167c:	bd70      	pop	{r4, r5, r6, pc}
 801167e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011682:	da0d      	bge.n	80116a0 <scalbn+0xb8>
 8011684:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011688:	429e      	cmp	r6, r3
 801168a:	ec45 4b11 	vmov	d1, r4, r5
 801168e:	dce1      	bgt.n	8011654 <scalbn+0x6c>
 8011690:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80116b8 <scalbn+0xd0>
 8011694:	f000 f9d2 	bl	8011a3c <copysign>
 8011698:	a307      	add	r3, pc, #28	; (adr r3, 80116b8 <scalbn+0xd0>)
 801169a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801169e:	e7e0      	b.n	8011662 <scalbn+0x7a>
 80116a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80116a4:	3236      	adds	r2, #54	; 0x36
 80116a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80116aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80116ae:	4620      	mov	r0, r4
 80116b0:	4629      	mov	r1, r5
 80116b2:	2200      	movs	r2, #0
 80116b4:	4b06      	ldr	r3, [pc, #24]	; (80116d0 <scalbn+0xe8>)
 80116b6:	e7b2      	b.n	801161e <scalbn+0x36>
 80116b8:	c2f8f359 	.word	0xc2f8f359
 80116bc:	01a56e1f 	.word	0x01a56e1f
 80116c0:	8800759c 	.word	0x8800759c
 80116c4:	7e37e43c 	.word	0x7e37e43c
 80116c8:	43500000 	.word	0x43500000
 80116cc:	ffff3cb0 	.word	0xffff3cb0
 80116d0:	3c900000 	.word	0x3c900000
 80116d4:	00000000 	.word	0x00000000

080116d8 <__ieee754_log>:
 80116d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116dc:	ec51 0b10 	vmov	r0, r1, d0
 80116e0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80116e4:	b087      	sub	sp, #28
 80116e6:	460d      	mov	r5, r1
 80116e8:	da27      	bge.n	801173a <__ieee754_log+0x62>
 80116ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80116ee:	4303      	orrs	r3, r0
 80116f0:	ee10 2a10 	vmov	r2, s0
 80116f4:	d10a      	bne.n	801170c <__ieee754_log+0x34>
 80116f6:	49cc      	ldr	r1, [pc, #816]	; (8011a28 <__ieee754_log+0x350>)
 80116f8:	2200      	movs	r2, #0
 80116fa:	2300      	movs	r3, #0
 80116fc:	2000      	movs	r0, #0
 80116fe:	f7ef f8cd 	bl	800089c <__aeabi_ddiv>
 8011702:	ec41 0b10 	vmov	d0, r0, r1
 8011706:	b007      	add	sp, #28
 8011708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170c:	2900      	cmp	r1, #0
 801170e:	da05      	bge.n	801171c <__ieee754_log+0x44>
 8011710:	460b      	mov	r3, r1
 8011712:	f7ee fde1 	bl	80002d8 <__aeabi_dsub>
 8011716:	2200      	movs	r2, #0
 8011718:	2300      	movs	r3, #0
 801171a:	e7f0      	b.n	80116fe <__ieee754_log+0x26>
 801171c:	4bc3      	ldr	r3, [pc, #780]	; (8011a2c <__ieee754_log+0x354>)
 801171e:	2200      	movs	r2, #0
 8011720:	f7ee ff92 	bl	8000648 <__aeabi_dmul>
 8011724:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8011728:	460d      	mov	r5, r1
 801172a:	4ac1      	ldr	r2, [pc, #772]	; (8011a30 <__ieee754_log+0x358>)
 801172c:	4295      	cmp	r5, r2
 801172e:	dd06      	ble.n	801173e <__ieee754_log+0x66>
 8011730:	4602      	mov	r2, r0
 8011732:	460b      	mov	r3, r1
 8011734:	f7ee fdd2 	bl	80002dc <__adddf3>
 8011738:	e7e3      	b.n	8011702 <__ieee754_log+0x2a>
 801173a:	2300      	movs	r3, #0
 801173c:	e7f5      	b.n	801172a <__ieee754_log+0x52>
 801173e:	152c      	asrs	r4, r5, #20
 8011740:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8011744:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8011748:	441c      	add	r4, r3
 801174a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801174e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8011752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011756:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 801175a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 801175e:	ea42 0105 	orr.w	r1, r2, r5
 8011762:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8011766:	2200      	movs	r2, #0
 8011768:	4bb2      	ldr	r3, [pc, #712]	; (8011a34 <__ieee754_log+0x35c>)
 801176a:	f7ee fdb5 	bl	80002d8 <__aeabi_dsub>
 801176e:	1cab      	adds	r3, r5, #2
 8011770:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011774:	2b02      	cmp	r3, #2
 8011776:	4682      	mov	sl, r0
 8011778:	468b      	mov	fp, r1
 801177a:	f04f 0200 	mov.w	r2, #0
 801177e:	dc53      	bgt.n	8011828 <__ieee754_log+0x150>
 8011780:	2300      	movs	r3, #0
 8011782:	f7ef f9c9 	bl	8000b18 <__aeabi_dcmpeq>
 8011786:	b1d0      	cbz	r0, 80117be <__ieee754_log+0xe6>
 8011788:	2c00      	cmp	r4, #0
 801178a:	f000 8120 	beq.w	80119ce <__ieee754_log+0x2f6>
 801178e:	4620      	mov	r0, r4
 8011790:	f7ee fef0 	bl	8000574 <__aeabi_i2d>
 8011794:	a390      	add	r3, pc, #576	; (adr r3, 80119d8 <__ieee754_log+0x300>)
 8011796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801179a:	4606      	mov	r6, r0
 801179c:	460f      	mov	r7, r1
 801179e:	f7ee ff53 	bl	8000648 <__aeabi_dmul>
 80117a2:	a38f      	add	r3, pc, #572	; (adr r3, 80119e0 <__ieee754_log+0x308>)
 80117a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117a8:	4604      	mov	r4, r0
 80117aa:	460d      	mov	r5, r1
 80117ac:	4630      	mov	r0, r6
 80117ae:	4639      	mov	r1, r7
 80117b0:	f7ee ff4a 	bl	8000648 <__aeabi_dmul>
 80117b4:	4602      	mov	r2, r0
 80117b6:	460b      	mov	r3, r1
 80117b8:	4620      	mov	r0, r4
 80117ba:	4629      	mov	r1, r5
 80117bc:	e7ba      	b.n	8011734 <__ieee754_log+0x5c>
 80117be:	a38a      	add	r3, pc, #552	; (adr r3, 80119e8 <__ieee754_log+0x310>)
 80117c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117c4:	4650      	mov	r0, sl
 80117c6:	4659      	mov	r1, fp
 80117c8:	f7ee ff3e 	bl	8000648 <__aeabi_dmul>
 80117cc:	4602      	mov	r2, r0
 80117ce:	460b      	mov	r3, r1
 80117d0:	2000      	movs	r0, #0
 80117d2:	4999      	ldr	r1, [pc, #612]	; (8011a38 <__ieee754_log+0x360>)
 80117d4:	f7ee fd80 	bl	80002d8 <__aeabi_dsub>
 80117d8:	4652      	mov	r2, sl
 80117da:	4606      	mov	r6, r0
 80117dc:	460f      	mov	r7, r1
 80117de:	465b      	mov	r3, fp
 80117e0:	4650      	mov	r0, sl
 80117e2:	4659      	mov	r1, fp
 80117e4:	f7ee ff30 	bl	8000648 <__aeabi_dmul>
 80117e8:	4602      	mov	r2, r0
 80117ea:	460b      	mov	r3, r1
 80117ec:	4630      	mov	r0, r6
 80117ee:	4639      	mov	r1, r7
 80117f0:	f7ee ff2a 	bl	8000648 <__aeabi_dmul>
 80117f4:	4606      	mov	r6, r0
 80117f6:	460f      	mov	r7, r1
 80117f8:	b914      	cbnz	r4, 8011800 <__ieee754_log+0x128>
 80117fa:	4632      	mov	r2, r6
 80117fc:	463b      	mov	r3, r7
 80117fe:	e0a0      	b.n	8011942 <__ieee754_log+0x26a>
 8011800:	4620      	mov	r0, r4
 8011802:	f7ee feb7 	bl	8000574 <__aeabi_i2d>
 8011806:	a374      	add	r3, pc, #464	; (adr r3, 80119d8 <__ieee754_log+0x300>)
 8011808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801180c:	4680      	mov	r8, r0
 801180e:	4689      	mov	r9, r1
 8011810:	f7ee ff1a 	bl	8000648 <__aeabi_dmul>
 8011814:	a372      	add	r3, pc, #456	; (adr r3, 80119e0 <__ieee754_log+0x308>)
 8011816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801181a:	4604      	mov	r4, r0
 801181c:	460d      	mov	r5, r1
 801181e:	4640      	mov	r0, r8
 8011820:	4649      	mov	r1, r9
 8011822:	f7ee ff11 	bl	8000648 <__aeabi_dmul>
 8011826:	e0a5      	b.n	8011974 <__ieee754_log+0x29c>
 8011828:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801182c:	f7ee fd56 	bl	80002dc <__adddf3>
 8011830:	4602      	mov	r2, r0
 8011832:	460b      	mov	r3, r1
 8011834:	4650      	mov	r0, sl
 8011836:	4659      	mov	r1, fp
 8011838:	f7ef f830 	bl	800089c <__aeabi_ddiv>
 801183c:	e9cd 0100 	strd	r0, r1, [sp]
 8011840:	4620      	mov	r0, r4
 8011842:	f7ee fe97 	bl	8000574 <__aeabi_i2d>
 8011846:	e9dd 2300 	ldrd	r2, r3, [sp]
 801184a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801184e:	4610      	mov	r0, r2
 8011850:	4619      	mov	r1, r3
 8011852:	f7ee fef9 	bl	8000648 <__aeabi_dmul>
 8011856:	4602      	mov	r2, r0
 8011858:	460b      	mov	r3, r1
 801185a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801185e:	f7ee fef3 	bl	8000648 <__aeabi_dmul>
 8011862:	a363      	add	r3, pc, #396	; (adr r3, 80119f0 <__ieee754_log+0x318>)
 8011864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011868:	4680      	mov	r8, r0
 801186a:	4689      	mov	r9, r1
 801186c:	f7ee feec 	bl	8000648 <__aeabi_dmul>
 8011870:	a361      	add	r3, pc, #388	; (adr r3, 80119f8 <__ieee754_log+0x320>)
 8011872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011876:	f7ee fd31 	bl	80002dc <__adddf3>
 801187a:	4642      	mov	r2, r8
 801187c:	464b      	mov	r3, r9
 801187e:	f7ee fee3 	bl	8000648 <__aeabi_dmul>
 8011882:	a35f      	add	r3, pc, #380	; (adr r3, 8011a00 <__ieee754_log+0x328>)
 8011884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011888:	f7ee fd28 	bl	80002dc <__adddf3>
 801188c:	4642      	mov	r2, r8
 801188e:	464b      	mov	r3, r9
 8011890:	f7ee feda 	bl	8000648 <__aeabi_dmul>
 8011894:	a35c      	add	r3, pc, #368	; (adr r3, 8011a08 <__ieee754_log+0x330>)
 8011896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801189a:	f7ee fd1f 	bl	80002dc <__adddf3>
 801189e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118a2:	f7ee fed1 	bl	8000648 <__aeabi_dmul>
 80118a6:	a35a      	add	r3, pc, #360	; (adr r3, 8011a10 <__ieee754_log+0x338>)
 80118a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80118b0:	4640      	mov	r0, r8
 80118b2:	4649      	mov	r1, r9
 80118b4:	f7ee fec8 	bl	8000648 <__aeabi_dmul>
 80118b8:	a357      	add	r3, pc, #348	; (adr r3, 8011a18 <__ieee754_log+0x340>)
 80118ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118be:	f7ee fd0d 	bl	80002dc <__adddf3>
 80118c2:	4642      	mov	r2, r8
 80118c4:	464b      	mov	r3, r9
 80118c6:	f7ee febf 	bl	8000648 <__aeabi_dmul>
 80118ca:	a355      	add	r3, pc, #340	; (adr r3, 8011a20 <__ieee754_log+0x348>)
 80118cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118d0:	f7ee fd04 	bl	80002dc <__adddf3>
 80118d4:	4642      	mov	r2, r8
 80118d6:	464b      	mov	r3, r9
 80118d8:	f7ee feb6 	bl	8000648 <__aeabi_dmul>
 80118dc:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80118e0:	4602      	mov	r2, r0
 80118e2:	460b      	mov	r3, r1
 80118e4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80118e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80118ec:	f7ee fcf6 	bl	80002dc <__adddf3>
 80118f0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80118f4:	3551      	adds	r5, #81	; 0x51
 80118f6:	4335      	orrs	r5, r6
 80118f8:	2d00      	cmp	r5, #0
 80118fa:	4680      	mov	r8, r0
 80118fc:	4689      	mov	r9, r1
 80118fe:	dd48      	ble.n	8011992 <__ieee754_log+0x2ba>
 8011900:	2200      	movs	r2, #0
 8011902:	4b4d      	ldr	r3, [pc, #308]	; (8011a38 <__ieee754_log+0x360>)
 8011904:	4650      	mov	r0, sl
 8011906:	4659      	mov	r1, fp
 8011908:	f7ee fe9e 	bl	8000648 <__aeabi_dmul>
 801190c:	4652      	mov	r2, sl
 801190e:	465b      	mov	r3, fp
 8011910:	f7ee fe9a 	bl	8000648 <__aeabi_dmul>
 8011914:	4602      	mov	r2, r0
 8011916:	460b      	mov	r3, r1
 8011918:	4606      	mov	r6, r0
 801191a:	460f      	mov	r7, r1
 801191c:	4640      	mov	r0, r8
 801191e:	4649      	mov	r1, r9
 8011920:	f7ee fcdc 	bl	80002dc <__adddf3>
 8011924:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011928:	f7ee fe8e 	bl	8000648 <__aeabi_dmul>
 801192c:	4680      	mov	r8, r0
 801192e:	4689      	mov	r9, r1
 8011930:	b964      	cbnz	r4, 801194c <__ieee754_log+0x274>
 8011932:	4602      	mov	r2, r0
 8011934:	460b      	mov	r3, r1
 8011936:	4630      	mov	r0, r6
 8011938:	4639      	mov	r1, r7
 801193a:	f7ee fccd 	bl	80002d8 <__aeabi_dsub>
 801193e:	4602      	mov	r2, r0
 8011940:	460b      	mov	r3, r1
 8011942:	4650      	mov	r0, sl
 8011944:	4659      	mov	r1, fp
 8011946:	f7ee fcc7 	bl	80002d8 <__aeabi_dsub>
 801194a:	e6da      	b.n	8011702 <__ieee754_log+0x2a>
 801194c:	a322      	add	r3, pc, #136	; (adr r3, 80119d8 <__ieee754_log+0x300>)
 801194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011956:	f7ee fe77 	bl	8000648 <__aeabi_dmul>
 801195a:	a321      	add	r3, pc, #132	; (adr r3, 80119e0 <__ieee754_log+0x308>)
 801195c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011960:	4604      	mov	r4, r0
 8011962:	460d      	mov	r5, r1
 8011964:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011968:	f7ee fe6e 	bl	8000648 <__aeabi_dmul>
 801196c:	4642      	mov	r2, r8
 801196e:	464b      	mov	r3, r9
 8011970:	f7ee fcb4 	bl	80002dc <__adddf3>
 8011974:	4602      	mov	r2, r0
 8011976:	460b      	mov	r3, r1
 8011978:	4630      	mov	r0, r6
 801197a:	4639      	mov	r1, r7
 801197c:	f7ee fcac 	bl	80002d8 <__aeabi_dsub>
 8011980:	4652      	mov	r2, sl
 8011982:	465b      	mov	r3, fp
 8011984:	f7ee fca8 	bl	80002d8 <__aeabi_dsub>
 8011988:	4602      	mov	r2, r0
 801198a:	460b      	mov	r3, r1
 801198c:	4620      	mov	r0, r4
 801198e:	4629      	mov	r1, r5
 8011990:	e7d9      	b.n	8011946 <__ieee754_log+0x26e>
 8011992:	4602      	mov	r2, r0
 8011994:	460b      	mov	r3, r1
 8011996:	4650      	mov	r0, sl
 8011998:	4659      	mov	r1, fp
 801199a:	f7ee fc9d 	bl	80002d8 <__aeabi_dsub>
 801199e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80119a2:	f7ee fe51 	bl	8000648 <__aeabi_dmul>
 80119a6:	4606      	mov	r6, r0
 80119a8:	460f      	mov	r7, r1
 80119aa:	2c00      	cmp	r4, #0
 80119ac:	f43f af25 	beq.w	80117fa <__ieee754_log+0x122>
 80119b0:	a309      	add	r3, pc, #36	; (adr r3, 80119d8 <__ieee754_log+0x300>)
 80119b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80119ba:	f7ee fe45 	bl	8000648 <__aeabi_dmul>
 80119be:	a308      	add	r3, pc, #32	; (adr r3, 80119e0 <__ieee754_log+0x308>)
 80119c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119c4:	4604      	mov	r4, r0
 80119c6:	460d      	mov	r5, r1
 80119c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80119cc:	e729      	b.n	8011822 <__ieee754_log+0x14a>
 80119ce:	2000      	movs	r0, #0
 80119d0:	2100      	movs	r1, #0
 80119d2:	e696      	b.n	8011702 <__ieee754_log+0x2a>
 80119d4:	f3af 8000 	nop.w
 80119d8:	fee00000 	.word	0xfee00000
 80119dc:	3fe62e42 	.word	0x3fe62e42
 80119e0:	35793c76 	.word	0x35793c76
 80119e4:	3dea39ef 	.word	0x3dea39ef
 80119e8:	55555555 	.word	0x55555555
 80119ec:	3fd55555 	.word	0x3fd55555
 80119f0:	df3e5244 	.word	0xdf3e5244
 80119f4:	3fc2f112 	.word	0x3fc2f112
 80119f8:	96cb03de 	.word	0x96cb03de
 80119fc:	3fc74664 	.word	0x3fc74664
 8011a00:	94229359 	.word	0x94229359
 8011a04:	3fd24924 	.word	0x3fd24924
 8011a08:	55555593 	.word	0x55555593
 8011a0c:	3fe55555 	.word	0x3fe55555
 8011a10:	d078c69f 	.word	0xd078c69f
 8011a14:	3fc39a09 	.word	0x3fc39a09
 8011a18:	1d8e78af 	.word	0x1d8e78af
 8011a1c:	3fcc71c5 	.word	0x3fcc71c5
 8011a20:	9997fa04 	.word	0x9997fa04
 8011a24:	3fd99999 	.word	0x3fd99999
 8011a28:	c3500000 	.word	0xc3500000
 8011a2c:	43500000 	.word	0x43500000
 8011a30:	7fefffff 	.word	0x7fefffff
 8011a34:	3ff00000 	.word	0x3ff00000
 8011a38:	3fe00000 	.word	0x3fe00000

08011a3c <copysign>:
 8011a3c:	ec51 0b10 	vmov	r0, r1, d0
 8011a40:	ee11 0a90 	vmov	r0, s3
 8011a44:	ee10 2a10 	vmov	r2, s0
 8011a48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011a4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8011a50:	ea41 0300 	orr.w	r3, r1, r0
 8011a54:	ec43 2b10 	vmov	d0, r2, r3
 8011a58:	4770      	bx	lr
	...

08011a5c <_init>:
 8011a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a5e:	bf00      	nop
 8011a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a62:	bc08      	pop	{r3}
 8011a64:	469e      	mov	lr, r3
 8011a66:	4770      	bx	lr

08011a68 <_fini>:
 8011a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a6a:	bf00      	nop
 8011a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a6e:	bc08      	pop	{r3}
 8011a70:	469e      	mov	lr, r3
 8011a72:	4770      	bx	lr
