[{"DBLP title": "Automatically Realising Embedded Systems from High-Level Functional Models.", "DBLP authors": ["Pieter J. Mosterman", "Don Orofino", "Janos Sztipanovits", "Ahmed Amine Jerraya", "Wido Kruijtzer", "V\u00edctor Reyes", "Christos G. Cassandras", "Grant Martin"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484636", "OA papers": [{"PaperId": "https://openalex.org/W2025092306", "PaperTitle": "Automatically Realising Embedded Systems from High-Level Functional Models", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"MathWorks (United States)": 2.0, "Vanderbilt University": 1.0, "CEA LETI": 1.0, "NXP, NL": 2.0, "Boston University": 1.0, "[Tensilica, US]": 1.0}, "Authors": ["Pieter J. Mosterman", "Don Orofino", "Janos Sztipanovits", "Ahmed Amine Jerraya", "Wido Kruijtzer", "V. Reyes", "Christos G. Cassandras", "Grant Martin"]}]}, {"DBLP title": "Design Flows, Communication Based Design and Architectures in Automotive Electronic Systems.", "DBLP authors": ["J\u00fcrgen Becker", "Michael H\u00fcbner", "Robert Esser", "Andreas Herkersdorf", "Walter Stechele", "Vera Lauer"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484637", "OA papers": [{"PaperId": "https://openalex.org/W2094252739", "PaperTitle": "Design Flows, Communication Based Design and Architectures in Automotive Electronic Systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe U, DE": 2.0, "Xilinx (United States)": 1.0, "TU Munich, DE": 2.0, "Daimler (United States)": 1.0}, "Authors": ["Juergen Becker", "Michael Huebner", "Robert Esser", "Andreas Herkersdorf", "Walter Stechele", "Vera Lauer"]}]}, {"DBLP title": "System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures.", "DBLP authors": ["Rainer Leupers", "Gerd Ascheid", "Wilfried Verachtert", "Tom Ashby", "Arnout Vandecappelle"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484638", "OA papers": [{"PaperId": "https://openalex.org/W2004641348", "PaperTitle": "System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"RWTH Aachen, DE": 2.0, "IMEC (BE)": 3.0}, "Authors": ["Rainer Leupers", "Gerd Ascheid", "Wilfried Verachtert", "Tom Ashby", "Arnout Vandecappelle"]}]}, {"DBLP title": "Design Variability: Challenges and Solutions at Microarchitecture-Architecture Level.", "DBLP authors": ["Diana Marculescu", "Sani R. Nassif"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484639", "OA papers": [{"PaperId": "https://openalex.org/W1965068110", "PaperTitle": "Design Variability: Challenges and Solutions at Microarchitecture-Architecture Level", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carnegie Mellon University": 1.0, "IBM US": 1.0}, "Authors": ["Diana Marculescu", "Sani R. Nassif"]}]}, {"DBLP title": "Power Gating for Ultra-low Leakage: Physics, Design, and Analysis.", "DBLP authors": ["Jerry Frenkil", "Ken Choi", "Kimiyoshi Usami"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484640", "OA papers": [{"PaperId": "https://openalex.org/W2059403103", "PaperTitle": "Power Gating for Ultra-low Leakage: Physics, Design, and Analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sequence Design, US": 1.0, "Illinois Institute of Technology": 1.0, "Shibaura Institute of Technology": 1.0}, "Authors": ["Jerry Frenkil", "Ken Choi", "Kimiyoshi Usami"]}]}, {"DBLP title": "Heterogeneous System-level Specification Using SystemC.", "DBLP authors": ["Eugenio Villar", "Axel Jantsch", "Christoph Grimm", "Tim Kogel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484641", "OA papers": [{"PaperId": "https://openalex.org/W2016506914", "PaperTitle": "Heterogeneous System-level Specification Using SystemC", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Cantabria": 1.0, "KTH, SE": 1.0, "TU Wien": 1.0, "CoWare, DE": 1.0}, "Authors": ["Eugenio Villar", "Axel Jantsch", "Christoph Grimm", "Tim Kogel"]}]}, {"DBLP title": "Power-Aware Testing and Test Strategies for Low Power Devices.", "DBLP authors": ["Dimitris Gizopoulos", "Kaushik Roy", "Patrick Girard", "Nicola Nicolici", "Xiaoqing Wen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484642", "OA papers": [{"PaperId": "https://openalex.org/W3210820645", "PaperTitle": "Power-Aware Testing and Test Strategies for Low Power Devices", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Piraeus": 2.0, "Purdue University System": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Gizopoulos", "Roy", "Girard", "Nicolici", "Wen"]}]}, {"DBLP title": "From Transistor to PLL - Analogue Design and EDA Methods.", "DBLP authors": ["David M. Binkley", "Helmut E. Graeb", "Georges G. E. Gielen", "Jaijeet S. Roychowdhury"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484643", "OA papers": [{"PaperId": "https://openalex.org/W2120059357", "PaperTitle": "From Transistor to PLL - Analogue Design and EDA Methods", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of North Carolina at Charlotte": 1.0, "TU Munich, DE": 1.0, "KU Leuven": 1.0, "Twin Cities Orthopedics": 1.0}, "Authors": ["David M Binkley", "Helmut Graeb", "Georges Gielen", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "DfM in the Analogue and Digital World.", "DBLP authors": ["Carsten Elgert", "Volker Herbig", "Anton Ossner", "Thomas Harms", "Emmanuel Blanc"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484644", "OA papers": [{"PaperId": "https://openalex.org/W2013842156", "PaperTitle": "DfM in the Analogue and Digital World", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Mentor Technologies": 1.0, "X-Fab (United States)": 1.0, "ON Semiconductor (United States)": 1.0, "IFX, DE": 1.0, "Siemens (Hungary)": 0.5, "Mentor": 0.5}, "Authors": ["Carsten Elgert", "Volker Herbig", "Anton Ossner", "Thomas M. Harms", "Emmanuel Blanc"]}]}, {"DBLP title": "Formal Methods in System and MpSoC Performance Analysis and Optimisation.", "DBLP authors": ["Rolf Ernst", "Marek Jersak", "Hans Sarnowski", "Marco Bekooij", "Samarjit Chakraborty"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484645", "OA papers": [{"PaperId": "https://openalex.org/W2000524517", "PaperTitle": "Formal Methods in System and MpSoC Performance Analysis and Optimisation", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"[TU Braunschweig, DE]": 1.0, "Symtavision, DE": 1.0, "BMW of North America (United States)": 1.0, "NXP, NE": 1.0, "National University of Singapore": 1.0}, "Authors": ["Rolf Ernst", "Marek Jersak", "Hans Sarnowski", "Marco J. G. Bekooij", "Samarjit Chakraborty"]}]}, {"DBLP title": "Soft Errors: System Effects, Protection Techniques and Case Studies.", "DBLP authors": ["Dimitris Gizopoulos", "Kaushik Roy", "Subhasish Mitra", "Pia Sanda"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484646", "OA papers": [{"PaperId": "https://openalex.org/W2059695042", "PaperTitle": "Soft Errors: System Effects, Protection Techniques and Case Studies", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Piraeus": 1.0, "Purdue University System": 1.0, "Stanford U, US": 1.0, "IBM US": 1.0}, "Authors": ["Dimitris Gizopoulos", "Kaushik Roy", "Subhasish Mitra", "Pia Naoko Sanda"]}]}, {"DBLP title": "Cycle-approximate Retargetable Performance Estimation at the Transaction Level.", "DBLP authors": ["Yonghyun Hwang", "Samar Abdi", "Daniel Gajski"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484651", "OA papers": [{"PaperId": "https://openalex.org/W4234456726", "PaperTitle": "Cycle-approximate Retargetable Performance Estimation at the Transaction Level", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Yonghyun Hwang", "Samar Abdi", "Daniel D. Gajski"]}]}, {"DBLP title": "A Method for the Efficient Development of Timed and Untimed Transaction-Level Models of Systems-on-Chip.", "DBLP authors": ["J\u00e9r\u00f4me Cornet", "Florence Maraninchi", "Laurent Maillet-Contoz"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484652", "OA papers": [{"PaperId": "https://openalex.org/W3150294762", "PaperTitle": "A Method for the Efficient Development of Timed and Untimed Transaction-Level Models of Systems-on-Chip", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"STMicroelectronics (France)": 1.5, "Verimag": 1.5}, "Authors": ["Cornet", "Maraninchi", "Maillet-Contoz"]}]}, {"DBLP title": "Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation.", "DBLP authors": ["Nicola Bombieri", "Nicola Deganello", "Franco Fummi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484653", "OA papers": [{"PaperId": "https://openalex.org/W3141356049", "PaperTitle": "Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Bombieri", "Deganello", "Fummi"]}]}, {"DBLP title": "Tailored Solutions for Safety-Installations in the Loetschberg Tunnel - A Project with Importance for the Trans-European Rail Traffic.", "DBLP authors": ["Walter Fu\u00df"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484654", "OA papers": [{"PaperId": "https://openalex.org/W3151879614", "PaperTitle": "Tailored Solutions for Safety-Installations in the Loetschberg Tunnel - A Project with Importance for the Trans-European Rail Traffic", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Thales (Australia)": 1.0}, "Authors": ["W. Fub"]}]}, {"DBLP title": "On the Verification of High-Order Constraint Compliance in IC Design.", "DBLP authors": ["Jan B. Freuer", "G\u00f6ran Jerke", "Joachim Gerlach", "Wolfgang Nebel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484655", "OA papers": [{"PaperId": "https://openalex.org/W3145852431", "PaperTitle": "On the Verification of High-Order Constraint Compliance in IC Design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Freuer", "Jerke", "Gerlach", "Nebel"]}]}, {"DBLP title": "Industrial IP Integration Flows based on IP-XACT Standards.", "DBLP authors": ["Wido Kruijtzer", "Pieter van der Wolf", "Erwin A. de Kock", "Jan Stuyt", "Wolfgang Ecker", "Albrecht Mayer", "Serge Hustin", "Christophe Amerijckx", "Serge de Paoli", "Emmanuel Vaumorin"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484656", "OA papers": [{"PaperId": "https://openalex.org/W4240976302", "PaperTitle": "Industrial IP integration flows based on IP-XACT standards", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Wido Kruijtzer", "P. van der Wolf", "E. A. de Kock", "Jan J. Stuyt", "Werner Ecker", "Alexandre Mayer", "Serge Hustin", "Christophe Amerijckx", "S. de Paoli", "Emmanuel Vaumorin"]}]}, {"DBLP title": "A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment.", "DBLP authors": ["Timo Vogt", "Norbert Wehn"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484657", "OA papers": [{"PaperId": "https://openalex.org/W3142182984", "PaperTitle": "A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Kaiserslautern": 2.0}, "Authors": ["Vogt", "Wehn"]}]}, {"DBLP title": "Using Reconfigurable Logic to Optimise GPU Memory Accesses.", "DBLP authors": ["Ben Cope", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484658", "OA papers": [{"PaperId": "https://openalex.org/W3150013291", "PaperTitle": "Using Reconfigurable Logic to Optimise GPU Memory Accesses", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Cope", "Cheung", "Luk"]}]}, {"DBLP title": "Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs.", "DBLP authors": ["Katarina Paulsson", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484659", "OA papers": [{"PaperId": "https://openalex.org/W3139915793", "PaperTitle": "Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Paulsson", "Hubner", "Becker"]}]}, {"DBLP title": "Design flow for embedded FPGAs based on a flexible architecture template.", "DBLP authors": ["Bernd Neumann", "Thorsten von Sydow", "Holger Blume", "Tobias G. Noll"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484660", "OA papers": [{"PaperId": "https://openalex.org/W4233948307", "PaperTitle": "Design flow for embedded FPGAs based on a flexible architecture template", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["B. Neumann", "T. von Sydow", "Holger Blume", "Tobias G. Noll"]}]}, {"DBLP title": "Optimal High-Resolution Spectral Analyzer.", "DBLP authors": ["A. Tchegho", "Heinz Mattes", "Sebastian Sattler"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484661", "OA papers": [{"PaperId": "https://openalex.org/W3147824391", "PaperTitle": "Optimal High-Resolution Spectral Analyzer", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 1.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Tchegho", "Mattes", "Sattler"]}]}, {"DBLP title": "A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Jeanne Tongbong", "Salvador Mir"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484662", "OA papers": [{"PaperId": "https://openalex.org/W3149114438", "PaperTitle": "A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Stratigopoulos", "Tongbong", "Mir"]}]}, {"DBLP title": "Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters.", "DBLP authors": ["Amir Zjajo", "Jos\u00e9 Pineda de Gyvez"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484663", "OA papers": [{"PaperId": "https://openalex.org/W4246520825", "PaperTitle": "Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 1.5, "Eindhoven University of Technology": 0.5}, "Authors": ["Amir Zjajo", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Practical Implementation of a Network Analyzer for Analog BIST Applications.", "DBLP authors": ["Manuel J. Barragan Asian", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484664", "OA papers": [{"PaperId": "https://openalex.org/W3149163682", "PaperTitle": "Practical Implementation of a Network Analyzer for Analog BIST Applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seville Institute of Microelectronics": 0.75, "Spanish National Research Council": 0.75, "Centro Nacional de Microelectr\u00f3nica": 0.75, "University of Seville": 0.75}, "Authors": ["Barragan", "Vazquez", "Rueda"]}]}, {"DBLP title": "A Framework of Stochastic Power Management Using Hidden Markov Model.", "DBLP authors": ["Ying Tan", "Qinru Qiu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484668", "OA papers": [{"PaperId": "https://openalex.org/W4242273151", "PaperTitle": "A Framework of Stochastic Power Management Using Hidden Markov Model", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Binghamton University": 2.0}, "Authors": ["Ying Tan", "Qinru Qiu"]}]}, {"DBLP title": "Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement.", "DBLP authors": ["Yu Zhou", "Somnath Paul", "Swarup Bhunia"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484669", "OA papers": [{"PaperId": "https://openalex.org/W4248388347", "PaperTitle": "Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yu Zhou", "Somnath Paul", "Swarup Bhunia"]}]}, {"DBLP title": "An Efficient Solar Energy Harvester for Wireless Sensor Nodes.", "DBLP authors": ["Davide Brunelli", "Luca Benini", "Clemens Moser", "Lothar Thiele"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484670", "OA papers": [{"PaperId": "https://openalex.org/W3143844734", "PaperTitle": "An Efficient Solar Energy Harvester for Wireless Sensor Nodes", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {}, "Authors": ["Brunelli", "Benini", "Moser", "Thiele"]}]}, {"DBLP title": "Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization.", "DBLP authors": ["Srinivasan Murali", "Almir Mutapcic", "David Atienza", "Rajesh Gupta", "Stephen P. Boyd", "Luca Benini", "Giovanni De Micheli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484671", "OA papers": [{"PaperId": "https://openalex.org/W4250688820", "PaperTitle": "Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"EPFL, LSI, Switzerland": 2.5, "Stanford University": 2.0, "Universidad Complutense de Madrid": 0.5, "University of California, San Diego": 1.0, "University of Bologna": 1.0}, "Authors": ["Srinivasan Murali", "Almir Mutapcic", "David Atienza", "Rajesh Gupta", "Stephen Boyd", "Luca Benini", "Giovanni De Micheli"]}]}, {"DBLP title": "Parametric Throughput Analysis of Synchronous Data Flow Graphs.", "DBLP authors": ["Amir Hossein Ghamarian", "Marc Geilen", "Twan Basten", "Sander Stuijk"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484672", "OA papers": [{"PaperId": "https://openalex.org/W3147122452", "PaperTitle": "Parametric Throughput Analysis of Synchronous Data Flow Graphs", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["Ghamarian", "Geilen", "Basten", "Stuijk"]}]}, {"DBLP title": "Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling.", "DBLP authors": ["Gunar Schirner", "Rainer D\u00f6mer"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484673", "OA papers": [{"PaperId": "https://openalex.org/W3149932783", "PaperTitle": "Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Schirner", "Domer"]}]}, {"DBLP title": "SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder.", "DBLP authors": ["Kim Gr\u00fcttner", "Frank Oppenheimer", "Wolfgang Nebel", "Fabien Colas-Bigey", "Anne-Marie Fouilliart"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484674", "OA papers": [{"PaperId": "https://openalex.org/W3147519495", "PaperTitle": "SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Gru\u0308ttner", "Oppenheimer", "Nebel", "Colas-Bigey", "Fouilliart"]}]}, {"DBLP title": "Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN.", "DBLP authors": ["Michel Vasilevski", "Fran\u00e7ois P\u00eacheux", "Nicolas Beilleau", "Hassan Aboushady", "Karsten Einwich"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484675", "OA papers": [{"PaperId": "https://openalex.org/W3145383535", "PaperTitle": "Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Vasilevski", "Pecheux", "Beilleau", "Aboushady", "Einwich"]}]}, {"DBLP title": "Sizing Rules for Bipolar Analog Circuit Design.", "DBLP authors": ["Tobias Massier", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484676", "OA papers": [{"PaperId": "https://openalex.org/W3140071374", "PaperTitle": "Sizing Rules for Bipolar Analog Circuit Design", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Massier", "Graeb", "Schlichtmann"]}]}, {"DBLP title": "Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density.", "DBLP authors": ["Tom J. Kazmierski", "Dafeng Zhou", "Bashir M. Al-Hashimi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484677", "OA papers": [{"PaperId": "https://openalex.org/W4247357600", "PaperTitle": "Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Tom J. Kazmierski", "Dafeng Zhou", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits.", "DBLP authors": ["Sawal Ali", "Reuben Wilcock", "Peter R. Wilson", "Andrew D. Brown"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484678", "OA papers": [{"PaperId": "https://openalex.org/W3149173134", "PaperTitle": "A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ali", "Wilcock", "Wilson", "Brown"]}]}, {"DBLP title": "Symbolic Reliability Analysis and Optimization of ECU Networks.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484679", "OA papers": [{"PaperId": "https://openalex.org/W3148113800", "PaperTitle": "Symbolic Reliability Analysis and Optimization of ECU Networks", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Lukasiewycz", "Reimann", "Haubelt", "Teich"]}]}, {"DBLP title": "Verification of Temporal Properties in Automotive Embedded Software.", "DBLP authors": ["Djones Lettnin", "Pradeep Kumar Nalla", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel", "Tobias Kirsten", "Volker Sch\u00f6nknecht", "Stephan Reitemeyer"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484680", "OA papers": [{"PaperId": "https://openalex.org/W3148996568", "PaperTitle": "Verification of Temporal Properties in Automotive Embedded Software", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Lettnin", "Nalla", "Ruf", "Kropf", "Rosenstiel", "Kirsten", "Schonknecht", "Reitemeyer"]}]}, {"DBLP title": "A Novel Approach for EMI Design of Power Electronics.", "DBLP authors": ["Bernd Stube", "Bernd Schr\u00f6der", "Eckart Hoene", "Andre Lissner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484681", "OA papers": [{"PaperId": "https://openalex.org/W3151668214", "PaperTitle": "A Novel Approach for EMI Design of Power Electronics", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Stube", "Schroeder", "Hoene", "Lissner"]}]}, {"DBLP title": "Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments.", "DBLP authors": ["Nicolas Alt", "Christopher Claus", "Walter Stechele"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484682", "OA papers": [{"PaperId": "https://openalex.org/W3142313589", "PaperTitle": "Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Claus", "Stechele"]}]}, {"DBLP title": "Analysis of The Test Data Volume Reduction Benefit of Modular SOC Testing.", "DBLP authors": ["Ozgur Sinanoglu", "Erik Jan Marinissen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484683", "OA papers": [{"PaperId": "https://openalex.org/W3143282928", "PaperTitle": "Analysis of The Test Data Volume Reduction Benefit of Modular SOC Testing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kuwait University": 1.0, "NXP (Netherlands)": 1.0}, "Authors": ["Sinanoglu", "Marinissen"]}]}, {"DBLP title": "Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Krishnendu Chakrabarty", "Petru Eles", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484684", "OA papers": [{"PaperId": "https://openalex.org/W2475928831", "PaperTitle": "Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Embedded Systems (United States)": 2.0, "Link\u00f6ping University": 2.0, "Duke University": 1.0}, "Authors": ["Anders Larsson", "Erik G. Larsson", "Krishnendu Chakrabarty", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers.", "DBLP authors": ["Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484685", "OA papers": [{"PaperId": "https://openalex.org/W3142218480", "PaperTitle": "An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bernardi", "Reorda"]}]}, {"DBLP title": "Performance Analysis of SoC Architectures Based on Latency-Rate Servers.", "DBLP authors": ["Jelte Peter Vink", "Kees van Berkel", "Pieter van der Wolf"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484686", "OA papers": [{"PaperId": "https://openalex.org/W4251778606", "PaperTitle": "Performance Analysis of SoC Architectures Based on Latency-Rate Servers", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Eindhoven University of Technology": 1.0, "NXP (Netherlands)": 2.0}, "Authors": ["Jelte Peter Vink", "Kees van Berkel", "Pieter van der Wolf"]}]}, {"DBLP title": "Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs.", "DBLP authors": ["Sujan Pandey", "Rolf Drechsler"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484687", "OA papers": [{"PaperId": "https://openalex.org/W3150119935", "PaperTitle": "Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pandey", "Drechsler"]}]}, {"DBLP title": "Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC).", "DBLP authors": ["Philip K. F. H\u00f6lzenspies", "Johann L. Hurink", "Jan Kuper", "Gerard J. M. Smit"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484688", "OA papers": [{"PaperId": "https://openalex.org/W3144433026", "PaperTitle": "Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Holzenspies", "Hurink", "Kuper"]}]}, {"DBLP title": "Architecture Exploration of NAND Flash-based Multimedia Card.", "DBLP authors": ["Sungchan Kim", "Chanik Park", "Soonhoi Ha"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484689", "OA papers": [{"PaperId": "https://openalex.org/W4249708011", "PaperTitle": "Architecture Exploration of NAND Flash-based Multimedia Card", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sungchan Kim", "Chanik Park", "Soonhoi Ha"]}]}, {"DBLP title": "Resilient Dynamic Power Management under Uncertainty.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484690", "OA papers": [{"PaperId": "https://openalex.org/W4244309461", "PaperTitle": "Resilient Dynamic Power Management under Uncertainty", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hwisung Jung", "Massoud Pedram"]}]}, {"DBLP title": "Robust and Low Complexity Rate Control for Solar Powered Sensors.", "DBLP authors": ["Clemens Moser", "Lothar Thiele", "Davide Brunelli", "Luca Benini"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484691", "OA papers": [{"PaperId": "https://openalex.org/W3145155349", "PaperTitle": "Robust and Low Complexity Rate Control for Solar Powered Sensors", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of Bologna": 2.0}, "Authors": ["Moser", "Thiele", "Brunelli", "Benini"]}]}, {"DBLP title": "Energy Aware Dynamic Voltage and Frequency Selection for Real-Time Systems with Energy Harvesting.", "DBLP authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484692", "OA papers": [{"PaperId": "https://openalex.org/W4231411774", "PaperTitle": "Energy Aware Dynamic Voltage and Frequency Selection for Real-Time Systems with Energy Harvesting", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"]}]}, {"DBLP title": "Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution.", "DBLP authors": ["Sungpack Hong", "Sungjoo Yoo", "Byeong Bin", "Kyu-Myung Choi", "Soo-Kwan Eo", "Taehwan Kim"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484693", "OA papers": [{"PaperId": "https://openalex.org/W4232066835", "PaperTitle": "Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University": 1.0, "Samsung (South Korea)": 4.0, "Seoul National University": 1.0}, "Authors": ["Sungpack Hong", "Sungjoo Yoo", "Byeong Bin", "Kyu-Myung Choi", "Soo-Kwan Eo", "Tae-Hwan Kim"]}]}, {"DBLP title": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs.", "DBLP authors": ["Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484694", "OA papers": [{"PaperId": "https://openalex.org/W3152423661", "PaperTitle": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {}, "Authors": ["Chantem", "Dick", "Hu"]}]}, {"DBLP title": "A Formal Approach To The Protocol Converter Problem.", "DBLP authors": ["Karin Avnit", "Vijay D'Silva", "Arcot Sowmya", "S. Ramesh", "Sri Parameswaran"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484695", "OA papers": [{"PaperId": "https://openalex.org/W3142992969", "PaperTitle": "A Formal Approach To The Protocol Converter Problem", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 1.0, "General Motors (India)": 1.0}, "Authors": ["Avnit", "D'Silva", "Sowmya", "Ramesh", "Parameswaran"]}]}, {"DBLP title": "Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip.", "DBLP authors": ["Arno Moonen", "Marco Bekooij", "Ren\u00e9 van den Berg", "Jef L. van Meerbergen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484696", "OA papers": [{"PaperId": "https://openalex.org/W4256572130", "PaperTitle": "Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 1.5, "NXP (Netherlands)": 2.0, "Philips (Netherlands)": 0.5}, "Authors": ["Ajm Arno Moonen", "Marco J. G. Bekooij", "R. van den Berg", "Jef van Meerbergen"]}]}, {"DBLP title": "Synthesizing Synchronous Elastic Flow Networks.", "DBLP authors": ["Greg Hoover", "Forrest Brewer"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484697", "OA papers": [{"PaperId": "https://openalex.org/W3145981347", "PaperTitle": "Synthesizing Synchronous Elastic Flow Networks", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hoover"]}]}, {"DBLP title": "Periodic Steady-State Analysis Augmented with Design Equality Constraints.", "DBLP authors": ["Igor Vytyaz", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484698", "OA papers": [{"PaperId": "https://openalex.org/W4232769144", "PaperTitle": "Periodic Steady-State Analysis Augmented with Design Equality Constraints", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oregon State University": 4.0}, "Authors": ["I. Vytyaz", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"]}]}, {"DBLP title": "Analysis of Oscillator Injection Locking by Harmonic Balance Method.", "DBLP authors": ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484699", "OA papers": [{"PaperId": "https://openalex.org/W3148364375", "PaperTitle": "Analysis of Oscillator Injection Locking by Harmonic Balance Method", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Gourary", "Rusakov", "Ulyanov", "Zharov", "Mulvaney", "Gullapalli"]}]}, {"DBLP title": "Model Checking of Analog Systems using an Analog Specification Language.", "DBLP authors": ["Sebastian Steinhorst", "Lars Hedrich"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484700", "OA papers": [{"PaperId": "https://openalex.org/W3150324509", "PaperTitle": "Model Checking of Analog Systems using an Analog Specification Language", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Steinhorst", "Hedrich"]}]}, {"DBLP title": "Mapping Semantics of CORBA IDL and GIOP to Open Core Protocol for Portability and Interoperability of SDR Waveform Components.", "DBLP authors": ["Gr\u00e9gory Gailliard", "Hugues Balp", "Michel Sarlotte", "Fran\u00e7ois Verdier"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484701", "OA papers": [{"PaperId": "https://openalex.org/W3141617718", "PaperTitle": "Mapping Semantics of CORBA IDL and GIOP to Open Core Protocol for Portability and Interoperability of SDR Waveform Components", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Gailliard", "Balp", "Sarlotte", "Verdier"]}]}, {"DBLP title": "On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications.", "DBLP authors": ["Luca Sterpone", "M. A. Aguirre", "Jonathan Noel Tombs", "Hip\u00f3lito Guzm\u00e1n-Miranda"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484702", "OA papers": [{"PaperId": "https://openalex.org/W3145319836", "PaperTitle": "On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Sterpone", "Aguirre", "Tombs", "Guzman-Miranda"]}]}, {"DBLP title": "Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring.", "DBLP authors": ["Massimiliano Melani", "Lorenzo Bertini", "Marco De Marinis", "Peter Lange", "Francesco D'Ascoli", "Luca Fanucci"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484703", "OA papers": [{"PaperId": "https://openalex.org/W4238693444", "PaperTitle": "Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["M. Melani", "Lorenzo Bertini", "Marco De Marinis", "Peter Lange", "Francesco D'Ascoli", "Luca Fanucci"]}]}, {"DBLP title": "Guiding Circuit Level Fault-Tolerance Design with Statistical Methods.", "DBLP authors": ["Drew C. Ness", "David J. Lilja"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484704", "OA papers": [{"PaperId": "https://openalex.org/W3141764359", "PaperTitle": "Guiding Circuit Level Fault-Tolerance Design with Statistical Methods", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ness", "Lilja"]}]}, {"DBLP title": "A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements.", "DBLP authors": ["Charu Nagpal", "Rajesh Garg", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484705", "OA papers": [{"PaperId": "https://openalex.org/W3149586126", "PaperTitle": "A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Nagpal", "Garg", "Khatri"]}]}, {"DBLP title": "Towards fault tolerant parallel prefix adders in nanoelectronic systems.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484706", "OA papers": [{"PaperId": "https://openalex.org/W4241799786", "PaperTitle": "Towards fault tolerant parallel prefix adders in nanoelectronic systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wenjing Rao", "Alex Orailoglu"]}]}, {"DBLP title": "A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Patrick Ndai", "Kaushik Roy"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484707", "OA papers": [{"PaperId": "https://openalex.org/W3149546332", "PaperTitle": "A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Ghosh", "Ndai", "Roy"]}]}, {"DBLP title": "Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction.", "DBLP authors": ["Lawrence Leinweber", "Swarup Bhunia"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484709", "OA papers": [{"PaperId": "https://openalex.org/W3140192626", "PaperTitle": "Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Leinweber", "Bhunia"]}]}, {"DBLP title": "A Scalable Algorithmic Framework for Row-Based Power-Gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484710", "OA papers": [{"PaperId": "https://openalex.org/W3141785161", "PaperTitle": "A Scalable Algorithmic Framework for Row-Based Power-Gating", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sathanur", "Macii", "Pullini", "Benini", "Poncino"]}]}, {"DBLP title": "Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting.", "DBLP authors": ["Ehsan Pakbaznia", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484711", "OA papers": [{"PaperId": "https://openalex.org/W3140053820", "PaperTitle": "Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Pakbaznia", "Pedram"]}]}, {"DBLP title": "Physical Architectures of Automotive Systems.", "DBLP authors": ["T. Forest", "Alberto Ferrari", "G. Audisio", "Marco Sabatini", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484712", "OA papers": [{"PaperId": "https://openalex.org/W4251679081", "PaperTitle": "Physical Architectures of Automotive Systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pirelli (Italy)": 2.0, "University of California, Berkeley": 1.0, "Sant'Anna School of Advanced Studies": 1.0}, "Authors": ["T. Forest", "Arnaud Ferrari", "Guido Audisio", "Mary E. Sabatini", "Alberto Sangiovanni-Vincentelli", "M. Di Natale"]}]}, {"DBLP title": "A Mutation Model for the SystemC TLM 2.0 Communication Interfaces.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484713", "OA papers": [{"PaperId": "https://openalex.org/W3150356874", "PaperTitle": "A Mutation Model for the SystemC TLM 2.0 Communication Interfaces", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Bombieri", "Fummi", "Pravadelli"]}]}, {"DBLP title": "Efficient Design Validation Based on Cultural Algorithms.", "DBLP authors": ["Weixin Wu", "Michael S. Hsiao"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484714", "OA papers": [{"PaperId": "https://openalex.org/W4244517018", "PaperTitle": "Efficient Design Validation Based on Cultural Algorithms", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Weixin Wu", "Michael Hsiao"]}]}, {"DBLP title": "Algorithms for Maximum Satisfiability using Unsatisfiable Cores.", "DBLP authors": ["Jo\u00e3o Marques-Silva", "Jordi Planes"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484715", "OA papers": [{"PaperId": "https://openalex.org/W3150741540", "PaperTitle": "Algorithms for Maximum Satisfiability using Unsatisfiable Cores", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Marques-Silva", "Planes"]}]}, {"DBLP title": "In-band Cross-Trigger Event Transmission for Transaction-Based Debug.", "DBLP authors": ["Shan Tang", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484716", "OA papers": [{"PaperId": "https://openalex.org/W4234808241", "PaperTitle": "In-band Cross-Trigger Event Transmission for Transaction-Based Debug", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Shan Tang", "Qiang Xu"]}]}, {"DBLP title": "Efficient Representation and Analysis of Power Grids.", "DBLP authors": ["Jo\u00e3o M. S. Silva", "Joel R. Phillips", "Lu\u00eds Miguel Silveira"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484717", "OA papers": [{"PaperId": "https://openalex.org/W3149711891", "PaperTitle": "Efficient Representation and Analysis of Power Grids", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Silva", "Phillips", "Silveira"]}]}, {"DBLP title": "High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate.", "DBLP authors": ["Navin Srivastava", "Roberto Suaya", "Kaustav Banerjee"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484718", "OA papers": [{"PaperId": "https://openalex.org/W3147588590", "PaperTitle": "High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Srivastava", "Suaya", "Banerjee"]}]}, {"DBLP title": "ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Bruce McGaughy"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484719", "OA papers": [{"PaperId": "https://openalex.org/W4247984375", "PaperTitle": "ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Bo Yang", "Sheldon X.-D. Tan", "Bruce W. McGaughy"]}]}, {"DBLP title": "Bandwidth-Centric Optimisation for Area-Constrained Links with Crosstalk Avoidance Methods.", "DBLP authors": ["Basel Halak", "Alexandre Yakovlev"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484720", "OA papers": [{"PaperId": "https://openalex.org/W3147798200", "PaperTitle": "Bandwidth-Centric Optimisation for Area-Constrained Links with Crosstalk Avoidance Methods", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Halak", "Yakovlev"]}]}, {"DBLP title": "Optimizing Near-ML MIMO Detector for SDR Baseband on Parallel Programmable Architectures.", "DBLP authors": ["Min Li", "Bruno Bougard", "Weiyu Xu", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484721", "OA papers": [{"PaperId": "https://openalex.org/W4231412440", "PaperTitle": "Optimizing Near-ML MIMO Detector for SDR Baseband on Parallel Programmable Architectures", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imec": 5.0}, "Authors": ["Shelley D. Minteer", "Bruno Bougard", "Weiyu Xu", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "Vectorization of Reed Solomon Decoding and Mapping on the EVP.", "DBLP authors": ["Akash Kumar", "Kees van Berkel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484722", "OA papers": [{"PaperId": "https://openalex.org/W4233697302", "PaperTitle": "Vectorization of Reed Solomon Decoding and Mapping on the EVP", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 1.5, "NXP (Netherlands)": 0.5}, "Authors": ["Akash Kumar", "Kees van Berkel"]}]}, {"DBLP title": "A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder.", "DBLP authors": ["Matthias May", "Matthias Alles", "Norbert Wehn"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484723", "OA papers": [{"PaperId": "https://openalex.org/W3152414896", "PaperTitle": "A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["May", "Alles", "Wehn"]}]}, {"DBLP title": "Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction.", "DBLP authors": ["Anshuman Chandra", "Felix Ng", "Rohit Kapur"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484724", "OA papers": [{"PaperId": "https://openalex.org/W3152022554", "PaperTitle": "Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Chandra", "Ng", "Kapur"]}]}, {"DBLP title": "Scan Chain Organization for Embedded Diagnosis.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484725", "OA papers": [{"PaperId": "https://openalex.org/W3148084094", "PaperTitle": "Scan Chain Organization for Embedded Diagnosis", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Elm"]}]}, {"DBLP title": "State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos", "Emmanouil Kalligeros"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484726", "OA papers": [{"PaperId": "https://openalex.org/W3148276846", "PaperTitle": "State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Ioannina": 2.0, "University of the Aegean": 1.0}, "Authors": ["Tenentes", "Kavousianos", "Kalligeros"]}]}, {"DBLP title": "Automated Testability Enhancements for Logic Brick Libraries.", "DBLP authors": ["Jason G. Brown", "Brian Taylor", "Ronald D. Blanton", "Larry T. Pileggi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484727", "OA papers": [{"PaperId": "https://openalex.org/W3148544781", "PaperTitle": "Automated Testability Enhancements for Logic Brick Libraries", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Brown", "Taylor", "Blanton", "Pileggi"]}]}, {"DBLP title": "A Game-Theoretic Approach to Real-Time System Testing.", "DBLP authors": ["Alexandre David", "Kim Guldstrand Larsen", "Shuhao Li", "Brian Nielsen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484728", "OA papers": [{"PaperId": "https://openalex.org/W4232365486", "PaperTitle": "A Game-Theoretic Approach to Real-Time System Testing", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Alexandre David", "Kim Guldstrand Larsen", "Shuhao Li", "Brian Nielsen"]}]}, {"DBLP title": "Modeling Event Stream Hierarchies with Hierarchical Event Models.", "DBLP authors": ["Jonas Rox", "Rolf Ernst"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484729", "OA papers": [{"PaperId": "https://openalex.org/W3148451754", "PaperTitle": "Modeling Event Stream Hierarchies with Hierarchical Event Models", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Rox", "Ernst"]}]}, {"DBLP title": "Semantics for Model-Based Validation of Continuous/Discrete Systems.", "DBLP authors": ["Luiza Gheorghe", "Faouzi Bouchhima", "Gabriela Nicolescu", "Hanifa Boucheneb"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484730", "OA papers": [{"PaperId": "https://openalex.org/W3143632367", "PaperTitle": "Semantics for Model-Based Validation of Continuous/Discrete Systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnique Montr\u00e9al": 4.0}, "Authors": ["Gheorghe", "Bouchhima", "Nicolescu", "Boucheneb"]}]}, {"DBLP title": "Using UML as Front-end for Heterogeneous Software Code Generation Strategies.", "DBLP authors": ["Lisane B. de Brisolara", "Marcio F. da S. Oliveira", "Ricardo Miotto Redin", "Lu\u00eds C. Lamb", "Luigi Carro", "Fl\u00e1vio Rech Wagner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484731", "OA papers": [{"PaperId": "https://openalex.org/W3145243878", "PaperTitle": "Using UML as Front-end for Heterogeneous Software Code Generation Strategies", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Brisolara", "Oliveira", "Redin", "Lamb", "Wagner"]}]}, {"DBLP title": "Software Components for Reliable Automotive Systems.", "DBLP authors": ["Harald Heinecke", "Werner Damm", "Bernhard Josko", "Alexander Metzner", "Hermann Kopetz", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484733", "OA papers": [{"PaperId": "https://openalex.org/W4239246182", "PaperTitle": "Software Components for Reliable Automotive Systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["H. Heinecke", "Wolfgang Damm", "Bernhard Josko", "Andreas Metzner", "Hermann Kopetz", "Alberto Sangiovanni-Vincentelli", "M. Di Natale"]}]}, {"DBLP title": "A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems.", "DBLP authors": ["Soheil Samii", "Sergiu Rafiliu", "Petru Eles", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484735", "OA papers": [{"PaperId": "https://openalex.org/W4237743674", "PaperTitle": "A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Soheil Samii", "Sergiu Rafiliu", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Signal Probability Based Statistical Timing Analysis.", "DBLP authors": ["Bao Liu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484736", "OA papers": [{"PaperId": "https://openalex.org/W4234659532", "PaperTitle": "Signal Probability Based Statistical Timing Analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bao Liu"]}]}, {"DBLP title": "A Current Source Model for CMOS Logic Cells Considering Multiple Input Switching and Stack Effect.", "DBLP authors": ["Behnam Amelifard", "Safar Hatami", "Hanif Fatemi", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484737", "OA papers": [{"PaperId": "https://openalex.org/W3145469858", "PaperTitle": "A Current Source Model for CMOS Logic Cells Considering Multiple Input Switching and Stack Effect", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 2.0, "Engineering Systems (United States)": 2.0}, "Authors": ["Amelifard", "Hatami", "Fatemi", "Pedram"]}]}, {"DBLP title": "Current source based standard cell model for accurate signal integrity and timing analysis.", "DBLP authors": ["Amit Goel", "Sarma B. K. Vrudhula"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484738", "OA papers": [{"PaperId": "https://openalex.org/W3140179082", "PaperTitle": "Current source based standard cell model for accurate signal integrity and timing analysis", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Goel", "Vrudhula"]}]}, {"DBLP title": "An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation.", "DBLP authors": ["Wangyang Zhang", "Wenjian Yu", "Zeyi Wang", "Zhiping Yu", "Rong Jiang", "Jinjun Xiong"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484739", "OA papers": [{"PaperId": "https://openalex.org/W4248659114", "PaperTitle": "An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 3.5, "Institute of Microelectronics": 0.5, "Cadence Design Systems (United States)": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Wangyang Zhang", "Wenjian Yu", "Zeyi Wang", "Zhiping Yu", "Rong Jiang", "Jinjun Xiong"]}]}, {"DBLP title": "SPARE - a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484740", "OA papers": [{"PaperId": "https://openalex.org/W3145295837", "PaperTitle": "SPARE - a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Villena", "Silveira"]}]}, {"DBLP title": "Transistor-Specific Delay Modeling for SSTA.", "DBLP authors": ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Andres Torres", "Savithri Sundareswaran"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484741", "OA papers": [{"PaperId": "https://openalex.org/W3145325060", "PaperTitle": "Transistor-Specific Delay Modeling for SSTA", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Chopra", "Blaauw", "Torres", "Sundareswaran"]}]}, {"DBLP title": "Generic Multi-Phase Software-Pipelined Partial-FFT on Instruction-Level-Parallel Architectures and SDR Baseband Applications.", "DBLP authors": ["Min Li", "David Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484742", "OA papers": [{"PaperId": "https://openalex.org/W4248331566", "PaperTitle": "Generic Multi-Phase Software-Pipelined Partial-FFT on Instruction-Level-Parallel Architectures and SDR Baseband Applications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shelley D. Minteer", "David Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "A Novel Recursive Algorithm for Bit-Efficient Realization of Arbitrary Length Inverse Modified Cosine Transforms.", "DBLP authors": ["Ralf K\u00f6nig", "Timo Stripf", "J\u00fcrgen Becker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484743", "OA papers": [{"PaperId": "https://openalex.org/W3146816280", "PaperTitle": "A Novel Recursive Algorithm for Bit-Efficient Realization of Arbitrary Length Inverse Modified Cosine Transforms", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Koenig", "Stripf", "Becker"]}]}, {"DBLP title": "Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA.", "DBLP authors": ["Philippe Bonnot", "Fabrice Lemonnier", "Gilbert Edelin", "Gerard Gaillat", "Olivier Ruch", "Pascal Gauget"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484744", "OA papers": [{"PaperId": "https://openalex.org/W3144802551", "PaperTitle": "Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Thales (France)": 3.0, "Thales (United Kingdom)": 3.0}, "Authors": ["Bonnot", "Lemonnier", "Edelin", "Gaillat", "Ruch", "Gauget"]}]}, {"DBLP title": "On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits.", "DBLP authors": ["Aswin Sreedhar", "Alodeep Sanyal", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484745", "OA papers": [{"PaperId": "https://openalex.org/W3151085845", "PaperTitle": "On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Sreedhar", "Sanyal", "Kundu"]}]}, {"DBLP title": "Optimal Margin Computation for At-Speed Test.", "DBLP authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah", "Peter A. Habitz"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484746", "OA papers": [{"PaperId": "https://openalex.org/W4252889160", "PaperTitle": "Optimal Margin Computation for At-Speed Test", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah", "Peter A. Habitz"]}]}, {"DBLP title": "Resistive Bridging Fault Simulation of Industrial Circuits.", "DBLP authors": ["Piet Engelke", "Ilia Polian", "J\u00fcrgen Schl\u00f6ffel", "Bernd Becker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484747", "OA papers": [{"PaperId": "https://openalex.org/W3139956757", "PaperTitle": "Resistive Bridging Fault Simulation of Industrial Circuits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Engelke", "Polian", "Schloeffel", "Becker"]}]}, {"DBLP title": "Physically-Aware N-Detect Test Pattern Selection.", "DBLP authors": ["Yen-Tzu Lin", "Osei Poku", "Naresh K. Bhatti", "Ronald D. Blanton"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484748", "OA papers": [{"PaperId": "https://openalex.org/W4250556527", "PaperTitle": "Physically-Aware N-Detect Test Pattern Selection", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Yen-Tzu Lin", "Osei Poku", "Naresh K. Bhatti", "R.D. Blanton"]}]}, {"DBLP title": "Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484749", "OA papers": [{"PaperId": "https://openalex.org/W3141708668", "PaperTitle": "Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Wiggers", "Bekooij"]}]}, {"DBLP title": "Constraint Refinement for Online Verifiable Cross-Layer System Adaptation.", "DBLP authors": ["Minyoung Kim", "Mark-Oliver Stehr", "Carolyn L. Talcott", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484750", "OA papers": [{"PaperId": "https://openalex.org/W4247224283", "PaperTitle": "Constraint Refinement for Online Verifiable Cross-Layer System Adaptation", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 3.0, "Menlo School": 1.0, "SRI International": 1.0}, "Authors": ["Min-Young Kim", "Mark-Oliver Stehr", "Carolyn L. Talcott", "Nikil Dutt", "Nalini Venkatasubramanian"]}]}, {"DBLP title": "Adaptive Scheduling and Voltage Scaling for Multiprocessor Real-time Applications with Non-deterministic Workload.", "DBLP authors": ["Parth Malani", "Prakash Mukre", "Qinru Qiu", "Qing Wu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484751", "OA papers": [{"PaperId": "https://openalex.org/W4230304455", "PaperTitle": "Adaptive Scheduling and Voltage Scaling for Multiprocessor Real-time Applications with Non-deterministic Workload", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Binghamton University": 4.0}, "Authors": ["Parth Malani", "Prakash Mukre", "Qinru Qiu", "Qing Wu"]}]}, {"DBLP title": "Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures.", "DBLP authors": ["E. Frank", "Reinhard Wilhelm", "Rolf Ernst", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484753", "OA papers": [{"PaperId": "https://openalex.org/W4232704013", "PaperTitle": "Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["E.D. Frank", "Richard A. Wilhelm", "Rolf Ernst", "Alberto Sangiovanni-Vincentelli", "M. Di Natale"]}]}, {"DBLP title": "Random Stimulus Generation using Entropy and XOR Constraints.", "DBLP authors": ["Stephen Plaza", "Igor L. Markov", "Valeria Bertacco"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484754", "OA papers": [{"PaperId": "https://openalex.org/W3141582805", "PaperTitle": "Random Stimulus Generation using Entropy and XOR Constraints", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Plaza", "Bertacco"]}]}, {"DBLP title": "MCjammer: Adaptive Verification for Multi-core Designs.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484755", "OA papers": [{"PaperId": "https://openalex.org/W3142998713", "PaperTitle": "MCjammer: Adaptive Verification for Multi-core Designs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Wagner", "Bertacco"]}]}, {"DBLP title": "Efficient Implementation of Native Software Simulation for MPSoC.", "DBLP authors": ["Patrice Gerin", "Xavier Guerin", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484756", "OA papers": [{"PaperId": "https://openalex.org/W3148828450", "PaperTitle": "Efficient Implementation of Native Software Simulation for MPSoC", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Gerin", "Guerin", "Petrot"]}]}, {"DBLP title": "Simulation-Directed Invariant Mining for Software Verification.", "DBLP authors": ["Xueqi Cheng", "Michael S. Hsiao"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484757", "OA papers": [{"PaperId": "https://openalex.org/W4240000722", "PaperTitle": "Simulation-Directed Invariant Mining for Software Verification", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Xueqi Cheng", "Michael Hsiao"]}]}, {"DBLP title": "Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation.", "DBLP authors": ["Massoud Momeni", "Petru Bogdan Bacinschi", "Manfred Glesner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484758", "OA papers": [{"PaperId": "https://openalex.org/W3148654240", "PaperTitle": "Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Momeni", "Bacinschi", "Glesner"]}]}, {"DBLP title": "A Novel Technique for Improving Temperature Independency of Ring-ADC.", "DBLP authors": ["Shun Li", "Hua Chen", "Feng Zhou"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484759", "OA papers": [{"PaperId": "https://openalex.org/W4235432352", "PaperTitle": "A Novel Technique for Improving Temperature Independency of Ring-ADC", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shun Li", "Hua Chen", "Feng Zhou"]}]}, {"DBLP title": "An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs.", "DBLP authors": ["Petru Bogdan Bacinschi", "Tudor Murgan", "Klaus Koch", "Manfred Glesner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484760", "OA papers": [{"PaperId": "https://openalex.org/W3146179919", "PaperTitle": "An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bacinschi", "Murgan", "Koch", "Glesner"]}]}, {"DBLP title": "Integrated approach to energy harvester mixed technology modelling and performance optimisation.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Stephen P. Beeby", "Russel N. Torah"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484761", "OA papers": [{"PaperId": "https://openalex.org/W4232920620", "PaperTitle": "Integrated approach to energy harvester mixed technology modelling and performance optimisation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southampton": 5.0}, "Authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Steve Beeby", "Russel Torah"]}]}, {"DBLP title": "A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers.", "DBLP authors": ["Wolfgang Eberle", "Micha\u00ebl Goffioul"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484762", "OA papers": [{"PaperId": "https://openalex.org/W3147537009", "PaperTitle": "A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 2.0}, "Authors": ["Eberle", "Goffioul"]}]}, {"DBLP title": "A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio.", "DBLP authors": ["Bruno Bougard", "Bjorn De Sutter", "Sebastien Rabou", "David Novo", "Osman Allam", "Steven Dupont", "Liesbet Van der Perre"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484763", "OA papers": [{"PaperId": "https://openalex.org/W4230227301", "PaperTitle": "A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imec": 7.0}, "Authors": ["Bruno Bougard", "Bjorn De Sutter", "Rabou, Sebastien", "David Novo", "Osman Allam", "Steven Dupont", "Liesbet Van der Perre"]}]}, {"DBLP title": "Scenario-Based Fixed-point Data Format Refinement to Enable Energy-scalable Software Defined Radios.", "DBLP authors": ["David Novo", "Bruno Bougard", "Andy Lambrechts", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484764", "OA papers": [{"PaperId": "https://openalex.org/W4241477594", "PaperTitle": "Scenario-Based Fixed-point Data Format Refinement to Enable Energy-scalable Software Defined Radios", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["David Novo", "Bruno Bougard", "Lambrechts A", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "Test Strategies for Low Power Devices.", "DBLP authors": ["C. P. Ravikumar", "Mokhtar Hirech", "Xiaoqing Wen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484765", "OA papers": [{"PaperId": "https://openalex.org/W3143633214", "PaperTitle": "Test Strategies for Low Power Devices", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Ravikumar", "Hirech", "Wen"]}]}, {"DBLP title": "Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures.", "DBLP authors": ["Fabrizio Mulas", "Michele Pittau", "Marco Buttu", "Salvatore Carta", "Andrea Acquaviva", "Luca Benini", "David Atienza", "Giovanni De Micheli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484766", "OA papers": [{"PaperId": "https://openalex.org/W4253195781", "PaperTitle": "Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Cagliari": 4.0, "University of Verona": 1.0, "University of Bologna": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Fabrizio Mulas", "M. Pittau", "M. Buttu", "Salvatore Carta", "Andrea Acquaviva", "Luca Benini", "David Atienza", "Giovanni De Micheli"]}]}, {"DBLP title": "A Practical Approach for Reconciling High and Predictable Performance in Non-Regular Parallel Programs.", "DBLP authors": ["Olivier Certner", "Zheng Li", "Pierre Palatin", "Olivier Temam", "Frederic Arzel", "Nathalie Drach"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484767", "OA papers": [{"PaperId": "https://openalex.org/W4230792215", "PaperTitle": "A Practical Approach for Reconciling High and Predictable Performance in Non-Regular Parallel Programs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Olivier Certner", "Pierre Palatin", "Li , Zheng", "Temam , Olivier", "Frederic Arzel", "Nathalie Drach"]}]}, {"DBLP title": "Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis.", "DBLP authors": ["Matin Hashemi", "Soheil Ghiasi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484768", "OA papers": [{"PaperId": "https://openalex.org/W3142161140", "PaperTitle": "Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hashemi", "Ghiasi"]}]}, {"DBLP title": "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "Stephanie Kreutz", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484769", "OA papers": [{"PaperId": "https://openalex.org/W3143682586", "PaperTitle": "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Bauer", "Shafique", "Kreutz"]}]}, {"DBLP title": "Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency.", "DBLP authors": ["Hai Lin", "Yunsi Fei"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484770", "OA papers": [{"PaperId": "https://openalex.org/W4241382821", "PaperTitle": "Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hai Lin", "Yunsi Fei"]}]}, {"DBLP title": "Instruction Set Extension Exploration in Multiple-Issue Architecture.", "DBLP authors": ["I-Wei Wu", "Zhiyuan Chen", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484771", "OA papers": [{"PaperId": "https://openalex.org/W4251886783", "PaperTitle": "Instruction Set Extension Exploration in Multiple-Issue Architecture", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["I-Wei Wu", "Zhiyuan Chen", "Jyh-Jiun Shann", "Chung-Ping Chung"]}]}, {"DBLP title": "Instruction Re-encoding Facilitating Dense Embedded Code.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484772", "OA papers": [{"PaperId": "https://openalex.org/W3151452033", "PaperTitle": "Instruction Re-encoding Facilitating Dense Embedded Code", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Bonny"]}]}, {"DBLP title": "Improving Constant-Coefficient Multiplier Verification by Partial Product Identification.", "DBLP authors": ["Chao-Yue Lai", "Chung-Yang Huang", "Kei-Yong Khoo"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484774", "OA papers": [{"PaperId": "https://openalex.org/W4246066953", "PaperTitle": "Improving Constant-Coefficient Multiplier Verification by Partial Product Identification", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Chao-Yue Lai", "Chung-Yang (Ric) Huang", "Kei-Yong Khoo"]}]}, {"DBLP title": "Improved Visibility in One-to-Many Trace Concretization.", "DBLP authors": ["Kuntal Nanshi", "Fabio Somenzi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484775", "OA papers": [{"PaperId": "https://openalex.org/W3143757387", "PaperTitle": "Improved Visibility in One-to-Many Trace Concretization", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Colorado Boulder": 2.0}, "Authors": ["Nanshi", "Somenzi"]}]}, {"DBLP title": "Efficient Symbolic Simulation of Low Level Software.", "DBLP authors": ["Tamarah Arons", "Elad Elster", "Shlomit Ozer", "Jonathan Shalev", "Eli Singerman"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484776", "OA papers": [{"PaperId": "https://openalex.org/W3151763762", "PaperTitle": "Efficient Symbolic Simulation of Low Level Software", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (Israel)": 5.0}, "Authors": ["Arons", "Elster", "Ozer", "Shalev", "Singerman"]}]}, {"DBLP title": "Completeness in SMT-based BMC for Software Programs.", "DBLP authors": ["Malay K. Ganai", "Aarti Gupta"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484777", "OA papers": [{"PaperId": "https://openalex.org/W3151450057", "PaperTitle": "Completeness in SMT-based BMC for Software Programs", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Ganai", "Gupta"]}]}, {"DBLP title": "Novel Pin Assignment Algorithms for Components with Very High Pin Counts.", "DBLP authors": ["Tilo Meister", "Jens Lienig", "Gisbert Thomke"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484778", "OA papers": [{"PaperId": "https://openalex.org/W3152470347", "PaperTitle": "Novel Pin Assignment Algorithms for Components with Very High Pin Counts", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Meister", "Lienig", "Thomke"]}]}, {"DBLP title": "A Generic Standard Cell Design Methodology for Differential Circuit Styles.", "DBLP authors": ["St\u00e9phane Badel", "Erdem Guleyupoglu", "Ozgur Inac", "Anna Pena Martinez", "Paolo Vietti", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484779", "OA papers": [{"PaperId": "https://openalex.org/W3145279777", "PaperTitle": "A Generic Standard Cell Design Methodology for Differential Circuit Styles", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Badel", "Guleyupoglu", "inac", "Martinez", "Vietti", "Gurkaynak", "Leblebici"]}]}, {"DBLP title": "Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices.", "DBLP authors": ["Ashutosh Chakraborty", "Sean X. Shi", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484780", "OA papers": [{"PaperId": "https://openalex.org/W3148592310", "PaperTitle": "Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Chakraborty", "Shi", "Pan"]}]}, {"DBLP title": "Exploiting Correlation Kernels for Efficient Handling of Intra-Die Spatial Correlation, with Application to Statistical Timing.", "DBLP authors": ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484781", "OA papers": [{"PaperId": "https://openalex.org/W3148091384", "PaperTitle": "Exploiting Correlation Kernels for Ef\u00a3cient Handling of Intra-Die Spatial Correlation, with Application to Statistical Timing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Singhee", "Singhal", "Rutenbar"]}]}, {"DBLP title": "A Triple-Mode Reconfigurable Sigma-Delta Modulator for Multi-Standard Wireless Applications.", "DBLP authors": ["Alonso Morgado", "Roc\u00edo del R\u00edo", "Jos\u00e9 M. de la Rosa"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484782", "OA papers": [{"PaperId": "https://openalex.org/W1199456777", "PaperTitle": "A Triple-Mode Reconfigurable Sigma-Delta Modulator for Multi-Standard Wireless Applications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seville Institute of Microelectronics": 1.5, "University of Seville": 1.5}, "Authors": ["Alonso Morgado", "Roc\u00edo del R\u00edo", "Jose M. de la Rosa"]}]}, {"DBLP title": "Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement.", "DBLP authors": ["Markus Bingesser", "Teddy Loeliger", "Werner Hinn", "Johann Hauer", "Stefan Modl", "Robert Dorn", "Matthias V\u00f6lker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484783", "OA papers": [{"PaperId": "https://openalex.org/W3146430639", "PaperTitle": "Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"austriamicrosystems AG Rietstrasse 4, Rapperswil, Switzerland": 1.0, "University of Applied Sciences Rapperswil": 2.0, "Fraunhofer Institute for Integrated Circuits": 4.0}, "Authors": ["Markus Bingesser", "Teddy Loeliger", "Werner Hinn", "Johann Hauer", "Stefan Modl", "Robert Dorn", "Matthias Volker"]}]}, {"DBLP title": "Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment.", "DBLP authors": ["Mustafa Badaroglu", "Guy Decabooter", "Francois Laulanet", "Olivier Charlier"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484784", "OA papers": [{"PaperId": "https://openalex.org/W3140452556", "PaperTitle": "Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Badaroglu", "Decabooter", "Laulanet", "Charlier"]}]}, {"DBLP title": "A Programmable and Low-EMI Integrated Half-Bridge Driver in BCD Technology.", "DBLP authors": ["Francesco D'Ascoli", "Luca Bacciarelli", "Massimiliano Melani", "Luca Fanucci", "G. Ricotti", "Enrico Pardi", "Federico Vincis", "Massimiliano Forliti", "Marco De Marinis"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484785", "OA papers": [{"PaperId": "https://openalex.org/W4253367588", "PaperTitle": "A Programmable and Low-EMI Integrated Half-Bridge Driver in BCD Technology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Francesco D'Ascoli", "L. Bacciarelli", "M. Melani", "Luca Fanucci", "G. Ricotti", "E. Pardi", "F. Vincis", "M. Forliti", "Marco De Marinis"]}]}, {"DBLP title": "CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns.", "DBLP authors": ["Yanjing Li", "Samy Makar", "Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484786", "OA papers": [{"PaperId": "https://openalex.org/W4255276665", "PaperTitle": "CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Yanjing Li", "Samy Makar", "Subhasish Mitra"]}]}, {"DBLP title": "Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology.", "DBLP authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484787", "OA papers": [{"PaperId": "https://openalex.org/W4254121524", "PaperTitle": "Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li"]}]}, {"DBLP title": "A low-cost concurrent error detection technique for processor control logic.", "DBLP authors": ["Ramtilak Vemu", "Abhijit Jas", "Jacob A. Abraham", "Srinivas Patil", "Rajesh Galivanche"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484788", "OA papers": [{"PaperId": "https://openalex.org/W3141988224", "PaperTitle": "A low-cost concurrent error detection technique for processor control logic", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Vemu", "Abraham", "Patil", "Galivanche"]}]}, {"DBLP title": "Approximate logic circuits for low overhead, non-intrusive concurrent error detection.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484789", "OA papers": [{"PaperId": "https://openalex.org/W3143757450", "PaperTitle": "Approximate logic circuits for low overhead, non-intrusive concurrent error detection", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Choudhury", "Mohanram"]}]}, {"DBLP title": "Logical Reliability of Interacting Real-Time Tasks.", "DBLP authors": ["Krishnendu Chatterjee", "Arkadeb Ghosal", "Thomas A. Henzinger", "Daniel T. Iercan", "Christoph M. Kirsch", "Claudio Pinello", "Alberto L. Sangiovanni-Vincentelli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484790", "OA papers": [{"PaperId": "https://openalex.org/W3147194225", "PaperTitle": "Logical Reliability of Interacting Real-Time Tasks", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ghosal", "Henzinger", "Iercan", "Kirsch", "Pinello", "Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints.", "DBLP authors": ["Viacheslav Izosimov", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484791", "OA papers": [{"PaperId": "https://openalex.org/W4232003749", "PaperTitle": "Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Link\u00f6ping University": 3.0, "Technical University of Denmark": 1.0}, "Authors": ["Viacheslav Izosimov", "Paul Pop", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems.", "DBLP authors": ["Jonas Elmqvist", "Simin Nadjm-Tehrani"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484792", "OA papers": [{"PaperId": "https://openalex.org/W3141359035", "PaperTitle": "Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Link\u00f6ping University": 2.0}, "Authors": ["Elmqvist", "Nadjm-Tehrani"]}]}, {"DBLP title": "Compositional design of isochronous systems.", "DBLP authors": ["Jean-Pierre Talpin", "Julien Ouy", "Lo\u00efc Besnard", "Paul Le Guernic"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484793", "OA papers": [{"PaperId": "https://openalex.org/W4253094663", "PaperTitle": "Compositional design of isochronous systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "French National Centre for Scientific Research": 1.0}, "Authors": ["Jean-Pierre Talpin", "Julien Ouy", "Lo\u00efc Besnard", "Paul Le Guernic"]}]}, {"DBLP title": "Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges.", "DBLP authors": ["Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484801", "OA papers": [{"PaperId": "https://openalex.org/W3150572018", "PaperTitle": "Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Mitra"]}]}, {"DBLP title": "Software Protection Mechanisms for Dependable Systems.", "DBLP authors": ["Ute Wappler", "Martin Muller"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484802", "OA papers": [{"PaperId": "https://openalex.org/W3148824458", "PaperTitle": "Software Protection Mechanisms for Dependable Systems", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"TU Dresden": 1.0, "Siemens (Germany)": 1.0}, "Authors": ["Wappler", "Muller"]}]}, {"DBLP title": "Subsystem Exchange in a Concurrent Design Process Environment.", "DBLP authors": ["Marino Strik", "Alain Gonier", "Paul Williams"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484803", "OA papers": [{"PaperId": "https://openalex.org/W3146324251", "PaperTitle": "Subsystem Exchange in a Concurrent Design Process Environment", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Strik", "Gonier", "Williams"]}]}, {"DBLP title": "System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture.", "DBLP authors": ["Albrecht Mayer", "Frank Hellwig"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484805", "OA papers": [{"PaperId": "https://openalex.org/W3150494186", "PaperTitle": "System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Infineon Technologies (Germany)": 2.0}, "Authors": ["Mayer", "Hellwig"]}]}, {"DBLP title": "Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style.", "DBLP authors": ["Bonesi Stefano", "Davide Bertozzi", "Luca Benini", "Enrico Macii"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484806", "OA papers": [{"PaperId": "https://openalex.org/W3140902763", "PaperTitle": "Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Stefano", "Bertozzi", "Benini", "Macii"]}]}, {"DBLP title": "Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints.", "DBLP authors": ["Andrea Calimera", "Luca Benini", "Enrico Macii"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484807", "OA papers": [{"PaperId": "https://openalex.org/W3147998390", "PaperTitle": "Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Calimera", "Benini", "Macii"]}]}, {"DBLP title": "A Single-supply True Voltage Level Shifter.", "DBLP authors": ["Rajesh Garg", "Gagandeep Mallarapu", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484808", "OA papers": [{"PaperId": "https://openalex.org/W3144197728", "PaperTitle": "A Single-supply True Voltage Level Shifter", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Garg", "Mallarapu", "Khatri"]}]}, {"DBLP title": "Clock Distribution Scheme using Coplanar Transmission Lines.", "DBLP authors": ["Victor H. Cordero Calle", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484809", "OA papers": [{"PaperId": "https://openalex.org/W3141822326", "PaperTitle": "Clock Distribution Scheme using Coplanar Transmission Lines", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Cordero", "Khatri"]}]}, {"DBLP title": "Compositional, dynamic cache management for embedded chip multiprocessors.", "DBLP authors": ["Anca Mariana Molnos", "Marc J. M. Heijligers", "Sorin Dan Cotofana"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484810", "OA papers": [{"PaperId": "https://openalex.org/W3140003742", "PaperTitle": "Compositional, dynamic cache management for embedded chip multiprocessors", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Molnos", "Heijligers", "Cotofana"]}]}, {"DBLP title": "Comparison of memory write policies for NoC based Multicore Cache Coherent Systems.", "DBLP authors": ["Pierre Guironnet de Massas", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484811", "OA papers": [{"PaperId": "https://openalex.org/W4230560934", "PaperTitle": "Comparison of memory write policies for NoC based Multicore Cache Coherent Systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0}, "Authors": ["Pierre Guironnet de Massas", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Serialized Asynchronous Links for NoC.", "DBLP authors": ["Simon Ogg", "Enrico Valli", "Bashir M. Al-Hashimi", "Alexandre Yakovlev", "Crescenzo D'Alessandro", "Luca Benini"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484812", "OA papers": [{"PaperId": "https://openalex.org/W3143022220", "PaperTitle": "Serialized Asynchronous Links for NoC", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Valli", "Al-Hashimi", "Yakovlev", "D'Alessandro", "Benini"]}]}, {"DBLP title": "Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits.", "DBLP authors": ["Jie Zhang", "Nishant Patil", "Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484813", "OA papers": [{"PaperId": "https://openalex.org/W4232182869", "PaperTitle": "Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Jie Zhang", "Nishant Patil", "Subhasish Mitra"]}]}, {"DBLP title": "Quantified Synthesis of Reversible Logic.", "DBLP authors": ["Robert Wille", "Hoang Minh Le", "Gerhard W. Dueck", "Daniel Gro\u00dfe"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484814", "OA papers": [{"PaperId": "https://openalex.org/W3147898783", "PaperTitle": "Quantified Synthesis of Reversible Logic", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Wille", "le", "Dueck", "Grosse"]}]}, {"DBLP title": "Adaptive Simulation for Single-Electron Devices.", "DBLP authors": ["Nicholas Allec", "Robert G. Knobel", "Li Shang"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484815", "OA papers": [{"PaperId": "https://openalex.org/W4238426306", "PaperTitle": "Adaptive Simulation for Single-Electron Devices", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Nicholas Allec", "Robert G. Knobel", "None Han Lin Shang"]}]}, {"DBLP title": "OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks.", "DBLP authors": ["Francisco J. Rinc\u00f3n", "Michele Paselli", "Joaqu\u00edn Recas", "Qin Zhao", "Marcos Sanchez-Elez", "David Atienza", "Julien Penders", "Giovanni De Micheli"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484816", "OA papers": [{"PaperId": "https://openalex.org/W4240632373", "PaperTitle": "OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Francisco Rincon", "Michele Paselli", "J. Recas", "En-Min Zhou", "Marcos Sanchez-Elez", "David Atienza", "Julien Penders", "Giovanni De Micheli"]}]}, {"DBLP title": "Improvements in Polynomial-Time Feasibility Testing for EDF.", "DBLP authors": ["Alejandro Masrur", "Sebastian Dr\u00f6ssler", "Georg F\u00e4rber"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484817", "OA papers": [{"PaperId": "https://openalex.org/W3150433934", "PaperTitle": "Improvements in Polynomial-Time Feasibility Testing for EDF", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Masrur", "Drossier", "Farber"]}]}, {"DBLP title": "A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications.", "DBLP authors": ["Antonino Tumeo", "Marco Branca", "Lorenzo Camerini", "Marco Ceriani", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484818", "OA papers": [{"PaperId": "https://openalex.org/W3141634429", "PaperTitle": "A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Politecnico di Milano": 7.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Tumeo", "Branca", "Camerini", "Ceriani", "Monchiero", "Palermo", "Ferrandi", "Sciuto"]}]}, {"DBLP title": "An application-based EDF scheduler for OSEK/VDX.", "DBLP authors": ["Claas Diederichs", "Ulrich Margull", "Frank Slomka", "Gerhard Wirrer"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484819", "OA papers": [{"PaperId": "https://openalex.org/W3147661527", "PaperTitle": "An application-based EDF scheduler for OSEK/VDX", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Diederichs", "Margull", "Slomka", "Wirrer"]}]}, {"DBLP title": "Time Properties of the BuST Protocol under the NPA Budget Allocation Scheme.", "DBLP authors": ["Gianluca Franchino", "Giorgio C. Buttazzo", "Tullio Facchinetti"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484820", "OA papers": [{"PaperId": "https://openalex.org/W3145855276", "PaperTitle": "Time Properties of the BuST Protocol under the NPA Budget Allocation Scheme", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Franchino", "Buttazzo", "Facchinetti"]}]}, {"DBLP title": "Simultaneous FU and Register Binding Based on Network Flow Method.", "DBLP authors": ["Jason Cong", "Junjuan Xu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484821", "OA papers": [{"PaperId": "https://openalex.org/W4236186638", "PaperTitle": "Simultaneous FU and Register Binding Based on Network Flow Method", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Jason Cong", "Junjuan Xu"]}]}, {"DBLP title": "A Variation Aware High Level Synthesis Framework.", "DBLP authors": ["Feng Wang", "Guangyu Sun", "Yuan Xie"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484822", "OA papers": [{"PaperId": "https://openalex.org/W4253257278", "PaperTitle": "A Variation Aware High Level Synthesis Framework", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Feng Wang", "Guangyu Sun", "Yuan Xie"]}]}, {"DBLP title": "EPIC: Ending Piracy of Integrated Circuits.", "DBLP authors": ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484823", "OA papers": [{"PaperId": "https://openalex.org/W3140586337", "PaperTitle": "EPIC: Ending Piracy of Integrated Circuits", "Year": 2008, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {}, "Authors": ["Roy", "Koushanfar"]}]}, {"DBLP title": "Specification and Design Considerations for Reliable Embedded Systems.", "DBLP authors": ["Adeel Israr", "Sorin A. Huss"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484824", "OA papers": [{"PaperId": "https://openalex.org/W3149031424", "PaperTitle": "Specification and Design Considerations for Reliable Embedded Systems", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Darmstadt": 2.0}, "Authors": ["Israr", "Huss"]}]}, {"DBLP title": "Synthesis of Fault-Tolerant Embedded Systems.", "DBLP authors": ["Petru Eles", "Viacheslav Izosimov", "Paul Pop", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484825", "OA papers": [{"PaperId": "https://openalex.org/W4256737072", "PaperTitle": "Synthesis of Fault-Tolerant Embedded Systems", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Petru Eles", "Viacheslav Izosimov", "Paul Pop", "Zebo Peng"]}]}, {"DBLP title": "Incremental Criticality and Yield Gradients.", "DBLP authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484830", "OA papers": [{"PaperId": "https://openalex.org/W4246922879", "PaperTitle": "Incremental Criticality and Yield Gradients", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"]}]}, {"DBLP title": "Latch Modeling for Statistical Timing Analysis.", "DBLP authors": ["Sean X. Shi", "Anand Ramalingam", "Daifeng Wang", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484831", "OA papers": [{"PaperId": "https://openalex.org/W4252908127", "PaperTitle": "Latch Modeling for Statistical Timing Analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Sean X. Shi", "Anand Ramalingam", "Daifeng Wang", "David Z. Pan"]}]}, {"DBLP title": "Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis.", "DBLP authors": ["Andrey Mokhov", "Alexandre Yakovlev"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484832", "OA papers": [{"PaperId": "https://openalex.org/W3150186593", "PaperTitle": "Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Newcastle University": 2.0}, "Authors": ["Mokhov", "Yakovlev"]}]}, {"DBLP title": "Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor.", "DBLP authors": ["Janar Thoguluva", "Anand Raghunathan", "Srimat T. Chakradhar"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484833", "OA papers": [{"PaperId": "https://openalex.org/W3139918869", "PaperTitle": "Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Thoguluva", "Raghunathan", "Chakradhar"]}]}, {"DBLP title": "Operating System Controlled Processor-Memory Bus Encryption.", "DBLP authors": ["Xi Chen", "Robert P. Dick", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484834", "OA papers": [{"PaperId": "https://openalex.org/W4251678348", "PaperTitle": "Operating System Controlled Processor-Memory Bus Encryption", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Xi Chen", "Robert P. Dick", "Alok Choudhary"]}]}, {"DBLP title": "An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System.", "DBLP authors": ["Abhishek Das", "Sanchit Misra", "Sumeet Joshi", "Joseph Zambreno", "Gokhan Memik", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484835", "OA papers": [{"PaperId": "https://openalex.org/W3143470937", "PaperTitle": "An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Misra", "Joshi", "Zambreno", "Memik", "Choudhary"]}]}, {"DBLP title": "A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484836", "OA papers": [{"PaperId": "https://openalex.org/W3150960233", "PaperTitle": "A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation.", "DBLP authors": ["Jeremy Lee", "Sumit Narayan", "Mike Kapralos", "Mohammad Tehranipoor"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484837", "OA papers": [{"PaperId": "https://openalex.org/W3145605605", "PaperTitle": "Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}, "Authors": ["Lee", "Narayan", "Kapralos", "Tehranipoor"]}]}, {"DBLP title": "Multi-Vector Tests: A Path to Perfect Error-Rate Testing.", "DBLP authors": ["Shideh Shahidi", "Sandeep Gupta"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484838", "OA papers": [{"PaperId": "https://openalex.org/W3144738651", "PaperTitle": "Multi-Vector Tests: A Path to Perfect Error-Rate Testing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Shahidi", "Gupta"]}]}, {"DBLP title": "iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing.", "DBLP authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484839", "OA papers": [{"PaperId": "https://openalex.org/W4232755754", "PaperTitle": "iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese Academy of Sciences": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors.", "DBLP authors": ["Sanghyun Park", "Aviral Shrivastava", "Yunheung Paek"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484840", "OA papers": [{"PaperId": "https://openalex.org/W4244817137", "PaperTitle": "Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0, "Arizona State University": 1.0}, "Authors": ["Sanghyun Park", "Aviral Shrivastava", "Yunheung Paek"]}]}, {"DBLP title": "Instruction Cache Energy Saving Through Compiler Way-Placement.", "DBLP authors": ["Timothy M. Jones", "Sandro Bartolini", "Bruno De Bus", "John Cavazos", "Michael F. P. O'Boyle"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484841", "OA papers": [{"PaperId": "https://openalex.org/W2184217293", "PaperTitle": "Instruction Cache Energy Saving Through Compiler Way-Placement", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Timothy M. Jonest"]}]}, {"DBLP title": "Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints.", "DBLP authors": ["Chun Jason Xue", "Edwin Hsing-Mean Sha", "Zili Shao", "Meikang Qiu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484842", "OA papers": [{"PaperId": "https://openalex.org/W2187123740", "PaperTitle": "Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sha M", "Zili Shao", "Meikang Qiut"]}]}, {"DBLP title": "Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications.", "DBLP authors": ["Antonio Carlos Schneider Beck", "Mateus B. Rutzig", "Georgi Gaydadjiev", "Luigi Carro"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484843", "OA papers": [{"PaperId": "https://openalex.org/W3148466761", "PaperTitle": "Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Delft University of Technology": 1.5, "Federal University of Rio Grande do Sul": 2.5}, "Authors": ["Beck", "Rutzig", "Gaydadjiev", "Carro"]}]}, {"DBLP title": "Automatic Selection of Application-Specific Reconfigurable Processor Extensions.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484844", "OA papers": [{"PaperId": "https://openalex.org/W3141208835", "PaperTitle": "Automatic Selection of Application-Specific Reconfigurable Processor Extensions", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "University of Rennes": 0.5, "Lund University": 1.0}, "Authors": ["Wolinski", "Kuchcinski"]}]}, {"DBLP title": "An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications.", "DBLP authors": ["Sankalita Saha", "Jason Schlessman", "Sebastian Puthenpurayil", "Shuvra S. Bhattacharyya", "Wayne H. Wolf"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484845", "OA papers": [{"PaperId": "https://openalex.org/W3149214891", "PaperTitle": "An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Saha", "Schlessman", "Puthenpurayil", "Wolf"]}]}, {"DBLP title": "Dependability for high-tech systems: an industry-as-laboratory approach.", "DBLP authors": ["Ed Brinksma", "Jozef Hooman"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484846", "OA papers": [{"PaperId": "https://openalex.org/W3150873671", "PaperTitle": "Dependability for high-tech systems: an industry-as-laboratory approach", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Brinksma", "Hooman"]}]}, {"DBLP title": "User-Aware Dynamic Task Allocation in Networks-on-Chip.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484847", "OA papers": [{"PaperId": "https://openalex.org/W4245978345", "PaperTitle": "User-Aware Dynamic Task Allocation in Networks-on-Chip", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Chen-Ling Chou", "Radu Marculescu"]}]}, {"DBLP title": "Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484848", "OA papers": [{"PaperId": "https://openalex.org/W4244343028", "PaperTitle": "Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mohammad Abdullah Al Faruque", "Jorg Henkel"]}]}, {"DBLP title": "An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication.", "DBLP authors": ["Woo-Cheol Kwon", "Sung-Min Hong", "Sungjoo Yoo", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484849", "OA papers": [{"PaperId": "https://openalex.org/W4237144082", "PaperTitle": "An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 6.0}, "Authors": ["Woocheol Kwon", "Sungmin Hong", "Sungjoo Yoo", "Byeong Mee Min", "Kyu-Myung Choi", "Soo-Kwan Eo"]}]}, {"DBLP title": "Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484850", "OA papers": [{"PaperId": "https://openalex.org/W3144137741", "PaperTitle": "Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {}, "Authors": ["Verma", "Brisk", "Ienne"]}]}, {"DBLP title": "Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming.", "DBLP authors": ["Hadi Parandeh-Afshar", "Philip Brisk", "Paolo Ienne"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484851", "OA papers": [{"PaperId": "https://openalex.org/W3145668619", "PaperTitle": "Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Parandeh-Afshar", "Brisk", "Ienne"]}]}, {"DBLP title": "An adaptable FPGA-based System for Regular Expression Matching.", "DBLP authors": ["Ivano Bonesana", "Marco Paolieri", "Marco D. Santambrogio"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484852", "OA papers": [{"PaperId": "https://openalex.org/W3140498691", "PaperTitle": "An adaptable FPGA-based System for Regular Expression Matching", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0, "Politecnico di Milano": 1.0}, "Authors": ["Bonesana", "Paolieri", "Santambrogio"]}]}, {"DBLP title": "Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484853", "OA papers": [{"PaperId": "https://openalex.org/W4238335517", "PaperTitle": "Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Miroslav N. Velev", "Ping Gao"]}]}, {"DBLP title": "Defeating classical Hardware Countermeasures: a new processing for Side Channel Analysis.", "DBLP authors": ["Denis R\u00e9al", "C\u00e9cile Canovas", "Jessy Cl\u00e9di\u00e8re", "M'hamed Drissi", "Fr\u00e9d\u00e9ric Valette"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484854", "OA papers": [{"PaperId": "https://openalex.org/W3149390870", "PaperTitle": "Defeating classical Hardware Countermeasures: a new processing for Side Channel Analysis", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Clediere", "Canovas", "Drissi", "Valette"]}]}, {"DBLP title": "Power Balanced Gates Insensitive to Routing Capacitance Mismatch.", "DBLP authors": ["Konrad J. Kulikowski", "Vyas Venkataraman", "Zhen Wang", "Alexander Taubin"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484855", "OA papers": [{"PaperId": "https://openalex.org/W4230564368", "PaperTitle": "Power Balanced Gates Insensitive to Routing Capacitance Mismatch", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Konrad Kulikowski", "Vyas Venkataraman", "Zhen Wang", "Alexander Taubin"]}]}, {"DBLP title": "On Analysis and Synthesis of (n, k)-Non-Linear Feedback Shift Registers.", "DBLP authors": ["Elena Dubrova", "Maxim Teslenko", "Hannu Tenhunen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484856", "OA papers": [{"PaperId": "https://openalex.org/W3151245374", "PaperTitle": "On Analysis and Synthesis of (n,k)-Non-Linear Feedback Shift Registers", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Dubrova", "Teslenko", "Tenhunen"]}]}, {"DBLP title": "FPGA Design for Algebraic Tori-Based Public-Key Cryptography.", "DBLP authors": ["Junfeng Fan", "Lejla Batina", "Kazuo Sakiyama", "Ingrid Verbauwhede"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484857", "OA papers": [{"PaperId": "https://openalex.org/W4230993515", "PaperTitle": "FPGA Design for Algebraic Tori-Based Public-Key Cryptography", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Junfeng Fan", "Lejla Batina", "Kazuo Sakiyama", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484858", "OA papers": [{"PaperId": "https://openalex.org/W4237135760", "PaperTitle": "Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Ho Ko", "Nicola Nicolici"]}]}, {"DBLP title": "Functional Self-Testing for Bus-Based Symmetric Multiprocessors.", "DBLP authors": ["Andreas Apostolakis", "Dimitris Gizopoulos", "Mihalis Psarakis", "Antonis M. Paschalis"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484859", "OA papers": [{"PaperId": "https://openalex.org/W3151556301", "PaperTitle": "Functional Self-Testing for Bus-Based Symmetric Multiprocessors", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Piraeus": 3.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Apostolakis", "Gizopoulos", "Psarakis", "Paschalis"]}]}, {"DBLP title": "Theoretical and Practical Aspects of IDDQ Settling-Impact on Measurement Timing and Quality.", "DBLP authors": ["B. Straka", "Hans A. R. Manhaeve", "J. Brenkus", "Stefaan Kerckenaere"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484860", "OA papers": [{"PaperId": "https://openalex.org/W4239282634", "PaperTitle": "Theoretical and Practical Aspects of IDDQ Settling-Impact on Measurement Timing and Quality", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["B. Straka", "Hans Manhaeve", "Juraj Brenkus", "S. Kerckenaere"]}]}, {"DBLP title": "Advanced Analog Filters for Telecommunications.", "DBLP authors": ["Marcello De Matteis", "Stefano D'Amico", "Andrea Baschirotto"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484861", "OA papers": [{"PaperId": "https://openalex.org/W4244772012", "PaperTitle": "Advanced Analog Filters for Telecommunications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["M. De Matteis", "Stefano D'Amico", "Andrea Baschirotto"]}]}, {"DBLP title": "Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies.", "DBLP authors": ["Georges G. E. Gielen", "Pieter De Wit", "Elie Maricau", "Johan Loeckx", "Javier Mart\u00edn-Mart\u00ednez", "Ben Kaczer", "Guido Groeseneken", "Rosana Rodr\u00edguez", "Montserrat Nafr\u00eda"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484862", "OA papers": [{"PaperId": "https://openalex.org/W4241148352", "PaperTitle": "Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Georges Gielen", "De Wit P.", "Elie Maricau", "Johan Loeckx", "Javier Martin-Martinez", "Ben Kaczer", "Guido Groeseneken", "Rosana Rodriguez", "Montserrat Nafria"]}]}, {"DBLP title": "Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces.", "DBLP authors": ["Carlotta Guiducci", "Alexandre Schmid", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484863", "OA papers": [{"PaperId": "https://openalex.org/W3150611860", "PaperTitle": "Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Guiducci", "Schmid", "Gurkaynak", "Leblebici"]}]}, {"DBLP title": "High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures.", "DBLP authors": ["Anupam Chattopadhyay", "Xiaolin Chen", "Harold Ishebabi", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484864", "OA papers": [{"PaperId": "https://openalex.org/W4230923896", "PaperTitle": "High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"RWTH Aachen University": 6.0}, "Authors": ["Anupam Chattopadhyay", "Xiaolin Chen", "Harold Ishebabi", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"]}]}, {"DBLP title": "Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence.", "DBLP authors": ["Amin Farmahini Farahani", "Seid Mehdi Fakhraie", "Saeed Safari"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484865", "OA papers": [{"PaperId": "https://openalex.org/W3145135737", "PaperTitle": "Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Farmahini-Farahani", "Fakhraie", "Safari"]}]}, {"DBLP title": "Intelligent Merging Online Task Placement Algorithm for Partial Reconfigurable Systems.", "DBLP authors": ["Thomas Marconi", "Yi Lu", "Koen Bertels", "Georgi Gaydadjiev"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484866", "OA papers": [{"PaperId": "https://openalex.org/W4249495164", "PaperTitle": "Intelligent Merging Online Task Placement Algorithm for Partial Reconfigurable Systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Thomas Marconi", "Yi Lu", "Koen Bertels", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor.", "DBLP authors": ["Antonio Deledda", "Claudio Mucci", "Arseni Vitkovski", "Philippe Bonnot", "Arnaud Grasset", "Philippe Millet", "Matthias K\u00fchnle", "Florian Ries", "Michael H\u00fcbner", "J\u00fcrgen Becker", "Massimo Coppola", "Lorenzo Pieralisi", "Riccardo Locatelli", "Giuseppe Maruccia", "Fabio Campi", "Tommaso DeMarco"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484867", "OA papers": [{"PaperId": "https://openalex.org/W3152168063", "PaperTitle": "Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Deledda", "Mucci", "Vitkovski", "Kuehnle", "Ries", "Huebner", "Becker", "Bonnot", "Grasset", "Millet", "Coppola", "Pieralisi", "Locatelli", "Maruccia", "Campi", "DeMarco"]}]}, {"DBLP title": "Multicast Parallel Pipeline Router Architecture for Network-on-Chip.", "DBLP authors": ["Faizal Arya Samman", "Thomas Hollstein", "Manfred Glesner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484869", "OA papers": [{"PaperId": "https://openalex.org/W3144786198", "PaperTitle": "Multicast Parallel Pipeline Router Architecture for Network-on-Chip", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Samman", "Hollstein", "Glesner"]}]}, {"DBLP title": "Variation tolerant NoC design by means of self-calibrating links.", "DBLP authors": ["Simone Medardoni", "Marcello Lajolo", "Davide Bertozzi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484870", "OA papers": [{"PaperId": "https://openalex.org/W3143728300", "PaperTitle": "Variation tolerant NoC design by means of self-calibrating links", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Simone", "Lajolo", "Bertozzi"]}]}, {"DBLP title": "BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs.", "DBLP authors": ["Pejman Lotfi-Kamran", "Masoud Daneshtalab", "Caro Lucas", "Zainalabedin Navabi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484871", "OA papers": [{"PaperId": "https://openalex.org/W43799986", "PaperTitle": "BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Tehran": 1.0}, "Authors": ["Pejman Lotfi-Kamran", "Masoud Daneshtalab", "Chris Lucas", "Zainalabedin Navabi"]}]}, {"DBLP title": "Developing Mesochronous Synchronizers to Enable 3D NoCs.", "DBLP authors": ["Igor Loi", "Federico Angiolini", "Luca Benini"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484872", "OA papers": [{"PaperId": "https://openalex.org/W3140430354", "PaperTitle": "Developing Mesochronous Synchronizers to Enable 3D NoCs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Loi", "Angiolini", "Benini"]}]}, {"DBLP title": "Memory Organization with Multi-Pattern Parallel Accesses.", "DBLP authors": ["Arseni Vitkovski", "Georgi Kuzmanov", "Georgi Gaydadjiev"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484873", "OA papers": [{"PaperId": "https://openalex.org/W3148705872", "PaperTitle": "Memory Organization with Multi-Pattern Parallel Accesses", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Vitkovski", "Kuzmanov", "Gaydadjiev"]}]}, {"DBLP title": "CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484874", "OA papers": [{"PaperId": "https://openalex.org/W3152021166", "PaperTitle": "CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["Kleanthous", "Sazeides"]}]}, {"DBLP title": "Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization.", "DBLP authors": ["Sukhun Kang", "Rakesh Kumar"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484875", "OA papers": [{"PaperId": "https://openalex.org/W4245117843", "PaperTitle": "Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Urbana University": 2.0}, "Authors": ["Sukhun Kang", "Ravi Kumar"]}]}, {"DBLP title": "Process Variation Aware Issue Queue Design.", "DBLP authors": ["Kanakagiri Raghavendra", "Madhu Mutyam"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484876", "OA papers": [{"PaperId": "https://openalex.org/W3149000509", "PaperTitle": "Process Variation Aware Issue Queue Design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Raghavendra", "Mutyam"]}]}, {"DBLP title": "Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array.", "DBLP authors": ["Claudio Mucci", "Luca Vanzolini", "Ilario Mirimin", "Daniele Gazzola", "Antonio Deledda", "Sebastian Goller", "Joachim Kn\u00e4blein", "Axel Schneider", "Luca Ciccarelli", "Fabio Campi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484877", "OA papers": [{"PaperId": "https://openalex.org/W3139547900", "PaperTitle": "Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mucci", "Vanzolini", "Mirimin", "Gazzola", "Deledda", "Goller", "Knaeblein", "Schneider", "Ciccarelli", "Campi"]}]}, {"DBLP title": "GMDS: Hardware implementation of novel real output queuing architecture.", "DBLP authors": ["Rub\u00e9n Arteaga", "F\u00e9lix Tobajas", "Roberto Esper-Cha\u00edn", "V. de Armas", "Roberto Sarmiento"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484878", "OA papers": [{"PaperId": "https://openalex.org/W4233229306", "PaperTitle": "GMDS: Hardware implementation of novel real output queuing architecture", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Rosa Arteaga", "Felix Tobajas", "R. Esper-Chain", "V. de Armas", "Roberto Sarmiento"]}]}, {"DBLP title": "Front End Device for Content Networking.", "DBLP authors": ["Jeremy Buboltz", "Taskin Ko\u00e7ak"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484879", "OA papers": [{"PaperId": "https://openalex.org/W3146646057", "PaperTitle": "Front End Device for Content Networking", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Central Florida": 1.0, "University of Bristol": 1.0}, "Authors": ["Buboltz", "Kocak"]}]}, {"DBLP title": "Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography.", "DBLP authors": ["Madhura Purnaprajna", "Christoph Puttmann", "Mario Porrmann"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484880", "OA papers": [{"PaperId": "https://openalex.org/W3144400875", "PaperTitle": "Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Purnaprajna", "Puttmann", "Porrmann"]}]}, {"DBLP title": "Digital bit stream jitter testing using jitter expansion.", "DBLP authors": ["Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484881", "OA papers": [{"PaperId": "https://openalex.org/W4239482143", "PaperTitle": "Digital bit stream jitter testing using jitter expansion", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jong Ho Moon", "Abhijit Chatterjee"]}]}, {"DBLP title": "A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484882", "OA papers": [{"PaperId": "https://openalex.org/W3145798493", "PaperTitle": "A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "A Design-for-Diagnosis Technique for SRAM Write Drivers.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian", "Vincent Gouin"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484883", "OA papers": [{"PaperId": "https://openalex.org/W3145843891", "PaperTitle": "A Design-for-Diagnosis Technique for SRAM Write Drivers", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ney", "Girard", "Pravossoudovitch", "Virazel", "Bastian", "Gouin"]}]}, {"DBLP title": "Variable Delay of Multi-Gigahertz Digital Signals for Deskew and Jitter-Injection Test Applications.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484884", "OA papers": [{"PaperId": "https://openalex.org/W3147180397", "PaperTitle": "Variable Delay of Multi-Gigahertz Digital Signals for Deskew and Jitter-Injection Test Applications", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 1.0, "IBM (Canada)": 2.0}, "Authors": ["Keezer", "Minier", "Ducharme"]}]}, {"DBLP title": "Retargetable Code Optimization for Predicated Execution.", "DBLP authors": ["Manuel Hohenauer", "Felix Engel", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Gerrit Bette", "Balpreet Singh"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484885", "OA papers": [{"PaperId": "https://openalex.org/W3142776827", "PaperTitle": "Retargetable Code Optimization for Predicated Execution", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Hohenauer", "Engel", "Leupers", "Ascheid", "Meyr", "Bette", "Singh"]}]}, {"DBLP title": "Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads.", "DBLP authors": ["Stephen A. Edwards", "Nalini Vasudevan", "Olivier Tardieu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484886", "OA papers": [{"PaperId": "https://openalex.org/W3148006657", "PaperTitle": "Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Columbia University": 2.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["James R. Edwards", "Sridhar R. Vasudevan", "Tardieu"]}]}, {"DBLP title": "Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams.", "DBLP authors": ["Roberto Lublinerman", "Stavros Tripakis"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484887", "OA papers": [{"PaperId": "https://openalex.org/W3152397865", "PaperTitle": "Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Lublinerman", "Tripakis"]}]}, {"DBLP title": "ezRealtime: A Domain-Specific Modeling Tool for Embedded Hard Real-Time Software Synthesis.", "DBLP authors": ["Fabiano Cruz", "Raimundo S. Barreto", "Lucas C. Cordeiro", "Paulo Romero Martins Maciel"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484888", "OA papers": [{"PaperId": "https://openalex.org/W3147855159", "PaperTitle": "ezRealtime: A Domain-Specific Modeling Tool for Embedded Hard Real-Time Software Synthesis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Amazonas": 3.0, "Federal University of Pernambuco": 1.0}, "Authors": ["Cruz", "Barreto", "Cordeiro", "Maciel"]}]}, {"DBLP title": "Built-in Clock Skew System for On-line Debug and Repair.", "DBLP authors": ["Atanu Chattopadhyay", "Zeljko Zilic"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484890", "OA papers": [{"PaperId": "https://openalex.org/W3150902856", "PaperTitle": "Built-in Clock Skew System for On-line Debug and Repair", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chattopadhyay", "Zilic"]}]}, {"DBLP title": "Analysis and Optimization of the Recessed Probe Launch for High Frequency Measurements of PCB Interconnects.", "DBLP authors": ["Renato Rimolo-Donadio", "Christian Schuster", "Xiaoxiong Gu", "Young Hoon Kwark", "Mark B. Ritter"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484891", "OA papers": [{"PaperId": "https://openalex.org/W4234570251", "PaperTitle": "Analysis and Optimization of the Recessed Probe Launch for High Frequency Measurements of PCB Interconnects", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hamburg University of Technology": 2.0, "IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Renato Rimolo-Donadio", "Christian Schuster", "Xiaoxiong Gu", "Young H. Kwark", "Mark A. Ritter"]}]}, {"DBLP title": "On Automated Trigger Event Generation in Post-Silicon Validation.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484892", "OA papers": [{"PaperId": "https://openalex.org/W4252048528", "PaperTitle": "On Automated Trigger Event Generation in Post-Silicon Validation", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ho Ko", "Nicola Nicolici"]}]}, {"DBLP title": "Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems.", "DBLP authors": ["Ken W. Batcher", "Robert A. Walker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484893", "OA papers": [{"PaperId": "https://openalex.org/W3148306712", "PaperTitle": "Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Batcher", "Walker"]}]}, {"DBLP title": "Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking.", "DBLP authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484894", "OA papers": [{"PaperId": "https://openalex.org/W4233669561", "PaperTitle": "Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"VTT Technical Research Centre of Finland": 2.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"]}]}, {"DBLP title": "Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration.", "DBLP authors": ["Mian Dong", "Lin Zhong"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484895", "OA papers": [{"PaperId": "https://openalex.org/W4238029592", "PaperTitle": "Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Rice University": 2.0}, "Authors": ["Mian Dong", "Lin Zhong"]}]}, {"DBLP title": "Merged Computation for Whirlpool Hashing.", "DBLP authors": ["Ricardo Chaves", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484896", "OA papers": [{"PaperId": "https://openalex.org/W3147478852", "PaperTitle": "Merged Computation for Whirlpool Hashing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Chaves", "Kuzmanov", "Sousa", "Vassiliadis"]}]}, {"DBLP title": "Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor.", "DBLP authors": ["Trevor Meyerowitz", "Alberto L. Sangiovanni-Vincentelli", "Mirko Sauermann", "Dominik Langen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484897", "OA papers": [{"PaperId": "https://openalex.org/W3139720199", "PaperTitle": "Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Meyerowitz", "Sangiovanni-Vincentelli", "Sauermann", "Langen"]}]}, {"DBLP title": "Safe Automatic Flight Back and Landing of Aircraft Flight Reconfiguration Function (FRF).", "DBLP authors": ["Juan Alberto Herreria Garcia"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484898", "OA papers": [{"PaperId": "https://openalex.org/W3143733718", "PaperTitle": "Safe Automatic Flight Back and Landing of Aircraft Flight Reconfiguration Function (FRF)", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Garcia"]}]}, {"DBLP title": "PWM-Based Test Stimuli Generation for BIST of High Resolution ADCs.", "DBLP authors": ["Daniela De Venuto", "Leonardo Reyneri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484899", "OA papers": [{"PaperId": "https://openalex.org/W4239935785", "PaperTitle": "PWM-based test stimuli generation for BIST of high resolution &#x003A3;&#x00394; ADCs", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Bari": 2.0}, "Authors": ["Daniela De Venuto", "Leonardo Reyneri"]}]}, {"DBLP title": "Fault Clustering in deep-submicron CMOS Processes.", "DBLP authors": ["Jan Schat"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484900", "OA papers": [{"PaperId": "https://openalex.org/W3146776075", "PaperTitle": "Fault Clustering in deep-submicron CMOS Processes", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Schat"]}]}, {"DBLP title": "Energy Efficient and High Speed On-Chip Ternary Bus.", "DBLP authors": ["Chunjie Duan", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484901", "OA papers": [{"PaperId": "https://openalex.org/W4252769685", "PaperTitle": "Energy Efficient and High Speed On-Chip Ternary Bus", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Mitsubishi Electric (United States)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Chunjie Duan", "Sunil P. Khatri"]}]}, {"DBLP title": "Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems.", "DBLP authors": ["Francesco Redaelli", "Marco D. Santambrogio", "Donatella Sciuto"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484902", "OA papers": [{"PaperId": "https://openalex.org/W3145612443", "PaperTitle": "Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Redaelli", "Santambrogio", "Sciuto"]}]}, {"DBLP title": "Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches.", "DBLP authors": ["Almitra Pradhan", "Ranga Vemuri"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484903", "OA papers": [{"PaperId": "https://openalex.org/W3151259904", "PaperTitle": "Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Pradhan", "Vemuri"]}]}, {"DBLP title": "Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression.", "DBLP authors": ["Bao Liu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484904", "OA papers": [{"PaperId": "https://openalex.org/W4236521627", "PaperTitle": "Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bao Liu"]}]}, {"DBLP title": "A methodology for improving software design lifecycle in embedded control systems.", "DBLP authors": ["Mohamed El Mongi Ben Gaid", "R\u00e9my Kocik", "Yves Sorel", "R\u00e9dha Hamouche"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484905", "OA papers": [{"PaperId": "https://openalex.org/W4252063953", "PaperTitle": "A methodology for improving software design lifecycle in embedded control systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "\u00c9cole Sup\u00e9rieure d'Ing\u00e9nieurs en \u00c9lectrotechnique et \u00c9lectronique": 2.0}, "Authors": ["Mohamed El Mongi Ben Gaid", "R\u00e9my Kocik", "Yves Sorel", "R\u00e9dha Hamouche"]}]}, {"DBLP title": "Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network.", "DBLP authors": ["Wanping Zhang", "Yi Zhu", "Wenjian Yu", "Ling Zhang", "Rui Shi", "He Peng", "Zhi Zhu", "Lew Chua-Eoan", "Rajeev Murgai", "Toshiyuki Shibuya", "Nuriyoki Ito", "Chung-Kuan Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484906", "OA papers": [{"PaperId": "https://openalex.org/W4253902278", "PaperTitle": "Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wanping Zhang", "Yi Zhu", "Wenjian Yu", "Ling Zhang", "Rui Shi", "He Peng", "Zhi Zhu", "Lew G. Chua-Eoan", "Rajeev Murgai", "Toshiyuki Shibuya", "N. Ito", "Chung-Kuan Cheng"]}]}, {"DBLP title": "A System Architecture for Reconfigurable Trusted Platforms.", "DBLP authors": ["Benjamin Glas", "Alexander Klimm", "Oliver Sander", "Klaus D. M\u00fcller-Glaser", "J\u00fcrgen Becker"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484907", "OA papers": [{"PaperId": "https://openalex.org/W3142159107", "PaperTitle": "A System Architecture for Reconfigurable Trusted Platforms", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Glas", "Klimm", "Sander", "Muller-Glaser", "Becker"]}]}, {"DBLP title": "Automatic Generation of Complex Properties for Hardware Designs.", "DBLP authors": ["Frank Rogin", "Thomas Klotz", "G\u00f6rschwin Fey", "Rolf Drechsler", "Steffen R\u00fclke"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484908", "OA papers": [{"PaperId": "https://openalex.org/W3148564761", "PaperTitle": "Automatic Generation of Complex Properties for Hardware Designs", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Rogin", "Klotz", "Fey", "Drechsler", "Riilke"]}]}, {"DBLP title": "Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices.", "DBLP authors": ["Martin Versen", "Achim Schramm", "Jan Schnepp", "Dorina Diaconescu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484909", "OA papers": [{"PaperId": "https://openalex.org/W3148568549", "PaperTitle": "Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 1.0}, "Authors": ["Versen", "Schramm", "Schnepp", "Diaconescu"]}]}, {"DBLP title": "A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs.", "DBLP authors": ["Bastian Ristau", "Torsten Limberg", "Gerhard P. Fettweis"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484910", "OA papers": [{"PaperId": "https://openalex.org/W3151908233", "PaperTitle": "A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ristau", "Limberg", "Fettweis"]}]}, {"DBLP title": "Impact of Leakage Current on Data Retention of RF-powered Devices During Amplitude-Modulation-based Communication.", "DBLP authors": ["Josef Haid", "Bernd Zimek", "Thomas Leutgeb", "Thomas K\u00fcnemund"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484911", "OA papers": [{"PaperId": "https://openalex.org/W3144742869", "PaperTitle": "Impact of Leakage Current on Data Retention of RF-powered Devices During Amplitude-Modulation-based Communication", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Haid", "Zimek", "Leutgeb", "Kunemund"]}]}, {"DBLP title": "Accuracy-Adaptive Simulation of Transaction Level Models.", "DBLP authors": ["Martin Radetzki", "Rauf Salimi Khaligh"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484912", "OA papers": [{"PaperId": "https://openalex.org/W3144431465", "PaperTitle": "Accuracy-Adaptive Simulation of Transaction Level Models", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Radetzki", "Khaligh"]}]}, {"DBLP title": "Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor.", "DBLP authors": ["Jun Wang", "Hongbo Zeng", "Kun Huang", "Ge Zhang", "Yan Tang"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484913", "OA papers": [{"PaperId": "https://openalex.org/W4239273085", "PaperTitle": "Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jun Wang", "Hongbo Zeng", "Kun Huang", "Ge Zhang", "Yan Tang"]}]}, {"DBLP title": "Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture.", "DBLP authors": ["Fu-Wei Chen", "Yi-Yu Liu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484914", "OA papers": [{"PaperId": "https://openalex.org/W4253767326", "PaperTitle": "Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Fu-Wei Chen", "Yi-Yu Liu"]}]}, {"DBLP title": "Structural Synthesis of Four-Quadrant Multiplier Based on Hierarchical Topology.", "DBLP authors": ["Xiaoying Wang", "Lars Hedrich"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484915", "OA papers": [{"PaperId": "https://openalex.org/W4233104106", "PaperTitle": "Structural Synthesis of Four-Quadrant Multiplier Based on Hierarchical Topology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computer Science, University of Frankfurt am Main, Germany": 2.0}, "Authors": ["Xiaoying Wang", "Lars Hedrich"]}]}, {"DBLP title": "A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design.", "DBLP authors": ["Alexandre Lewicki", "Javier del Prado Pavon", "Jacky Talayssat", "Eric Dekneuvel", "Gilles Jacquemod"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484916", "OA papers": [{"PaperId": "https://openalex.org/W4233846637", "PaperTitle": "A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["A. Lewicki", "J. del Prado Pavon", "J. Talayssat", "Eric Dekneuvel", "Gilles Jacquemod"]}]}, {"DBLP title": "Re-Examining the Use of Network-on-Chip as Test Access Mechanism.", "DBLP authors": ["Feng Yuan", "Lin Huang", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484917", "OA papers": [{"PaperId": "https://openalex.org/W4250008950", "PaperTitle": "Re-Examining the Use of Network-on-Chip as Test Access Mechanism", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Feng Yuan", "L. Q. Huang", "Qiang Xu"]}]}, {"DBLP title": "VLSI implementation of SISO arithmetic decoders for joint source channel coding.", "DBLP authors": ["Simone Zezza", "Guido Masera"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484918", "OA papers": [{"PaperId": "https://openalex.org/W3147468853", "PaperTitle": "VLSI implementation of SISO arithmetic decoders for joint source channel coding", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Zezza", "Masera"]}]}, {"DBLP title": "Error Detection/Correction in DNA Algorithmic Self-Assembly.", "DBLP authors": ["Stephen Frechette", "Fabrizio Lombardi"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484919", "OA papers": [{"PaperId": "https://openalex.org/W3150271477", "PaperTitle": "Error Detection/Correction in DNA Algorithmic Self-Assembly", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Riverside Research Institute": 1.0, "Northeastern University": 1.0}, "Authors": ["Frechette", "Lombardi"]}]}, {"DBLP title": "Temperature-Aware Voltage Selection for Energy Optimization.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484920", "OA papers": [{"PaperId": "https://openalex.org/W3149484680", "PaperTitle": "Temperature-Aware Voltage Selection for Energy Optimization", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Bao", "Andrei", "Eles", "Peng"]}]}, {"DBLP title": "A Fast Approximation Algorithm for MIN-ONE SAT.", "DBLP authors": ["Lei Fang", "Michael S. Hsiao"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484921", "OA papers": [{"PaperId": "https://openalex.org/W4210580988", "PaperTitle": "A Fast Approximation Algorithm for MIN-ONE SAT", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Lei Fang", "Michael Hsiao"]}]}, {"DBLP title": "Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis.", "DBLP authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484922", "OA papers": [{"PaperId": "https://openalex.org/W4236784010", "PaperTitle": "Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"]}]}, {"DBLP title": "An efficient algorithm for free resources management on the FPGA.", "DBLP authors": ["Yi Lu", "Thomas Marconi", "Georgi Gaydadjiev", "Koen Bertels"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484923", "OA papers": [{"PaperId": "https://openalex.org/W4229566127", "PaperTitle": "An efficient algorithm for free resources management on the FPGA", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Ying Lu", "Marconi T.", "Georgi Gaydadjiev", "Koen Bertels"]}]}, {"DBLP title": "Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits.", "DBLP authors": ["Hiroaki Yoshida", "Masahiro Fujita"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484924", "OA papers": [{"PaperId": "https://openalex.org/W3148358593", "PaperTitle": "Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 1.0, "Japan Science and Technology Agency": 1.0}, "Authors": ["Yoshida", "Fujita"]}]}, {"DBLP title": "Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty", "Richard Kacprowicz"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484925", "OA papers": [{"PaperId": "https://openalex.org/W3140638863", "PaperTitle": "Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Bahukudumbi", "Chakrabarty", "Kacprowicz"]}]}, {"DBLP title": "CARbridge, Reduction of System Complexity by Standardisation of the System-Basis-Chips for Automotive Applications.", "DBLP authors": ["Patrick Scheer", "Ernst Schmidt", "Stefan Burges"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484926", "OA papers": [{"PaperId": "https://openalex.org/W3145075598", "PaperTitle": "CARbridge, Reduction of System Complexity by Standardisation of the System-Basis-Chips for Automotive Applications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"BMW (Germany)": 1.5, "BMW Group (Germany)": 1.5}, "Authors": ["Scheer", "Schmidt", "Burges"]}]}, {"DBLP title": "Automated Dynamic Throughput-constrained Structural-level Pipelining in Streaming Applications.", "DBLP authors": ["Mark Muir", "Tughrul Arslan", "Iain Lindsay"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484927", "OA papers": [{"PaperId": "https://openalex.org/W3150635678", "PaperTitle": "Automated Dynamic Throughput-constrained Structural-level Pipelining in Streaming Applications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Edinburgh": 2.5, "Education Scotland": 0.5}, "Authors": ["Muir", "Arslan", "Lindsay"]}]}, {"DBLP title": "Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme.", "DBLP authors": ["Francis G. Wolff", "Christos A. Papachristou", "Swarup Bhunia", "Rajat Subhra Chakraborty"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484928", "OA papers": [{"PaperId": "https://openalex.org/W3150167865", "PaperTitle": "Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme", "Year": 2008, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Case Western Reserve University": 4.0}, "Authors": ["Wolff", "Papachristou", "Bhunia", "Chakraborty"]}]}, {"DBLP title": "Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects.", "DBLP authors": ["Tomokazu Yoneda", "Hideo Fujiwara"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484929", "OA papers": [{"PaperId": "https://openalex.org/W3145404464", "PaperTitle": "Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yoneda", "Fujiwara"]}]}, {"DBLP title": "De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs.", "DBLP authors": ["Mohammad Hosseinabady", "Mohammad Reza Kakoee", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484930", "OA papers": [{"PaperId": "https://openalex.org/W3151377326", "PaperTitle": "De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hosseinabady", "Kakoee", "Mathew", "Pradhan"]}]}, {"DBLP title": "Adaptive Filesystem Compression for Embedded Systems.", "DBLP authors": ["Lan S. Bai", "Haris Lekatsas", "Robert P. Dick"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484931", "OA papers": [{"PaperId": "https://openalex.org/W3140360769", "PaperTitle": "Adaptive Filesystem Compression for Embedded Systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bai", "Lekatsas", "Dick"]}]}, {"DBLP title": "Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits.", "DBLP authors": ["David Y. Feinstein", "Mitchell A. Thornton", "D. Michael Miller"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484932", "OA papers": [{"PaperId": "https://openalex.org/W3147059544", "PaperTitle": "Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Feinstein", "Thornton", "Miller"]}]}, {"DBLP title": "TinyTimber, Reactive Objects in C for Real-Time Embedded Systems.", "DBLP authors": ["Per Lindgren", "Johan Eriksson", "Simon Aittamaa", "Johan Nordlander"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484933", "OA papers": [{"PaperId": "https://openalex.org/W3149004699", "PaperTitle": "TinyTimber, Reactive Objects in C for Real-Time Embedded Systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lule\u00e5 University of Technology": 4.0}, "Authors": ["Lindgren", "Eriksson", "Aittamaa", "Nordlander"]}]}, {"DBLP title": "Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications.", "DBLP authors": ["Eduardo Wenzel Bri\u00e3o", "Daniel Barcelos", "Fl\u00e1vio Rech Wagner"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484934", "OA papers": [{"PaperId": "https://openalex.org/W4243238406", "PaperTitle": "Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Eduardo Wenzel Briao", "Daniel Alves Barcelos", "Fl\u00e1vio Rech Wagner"]}]}, {"DBLP title": "Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications.", "DBLP authors": ["Pierluigi Nuzzo", "Claudio Nani", "Sergio Saponara", "Luca Fanucci", "Geert Van der Plas"], "year": 2008, "doi": "https://doi.org/10.1109/DATE.2008.4484935", "OA papers": [{"PaperId": "https://openalex.org/W4242981330", "PaperTitle": "Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imec": 2.5, "University of Pisa": 2.5}, "Authors": ["Pierluigi Nuzzo", "Claudio Nani", "Sergio Saponara", "Luca Fanucci", "Geert Van der Plas"]}]}]