// Seed: 4067328093
module module_0 ();
  assign module_1.type_0 = 0;
  assign id_1 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  tri0 id_2,
    output wire id_3
);
  tri0 id_5;
  module_0 modCall_1 ();
  assign id_5 = id_2;
  assign id_3 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @* id_3 = id_1[1 : 1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(*) begin : LABEL_0
    id_3 <= 1;
  end
endmodule
