Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 21 09:13:26 2020
| Host         : LAPTOP-SIBN5NI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file p5c1_wrapper_timing_summary_routed.rpt -pb p5c1_wrapper_timing_summary_routed.pb -rpx p5c1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : p5c1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.295        0.000                      0                   26        0.276        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.295        0.000                      0                   26        0.276        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.930ns (70.196%)  route 0.819ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  in2/counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.799    in2/counter_reg[22]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.122 r  in2/counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.122    in2/counter_reg[26]_i_1_n_6
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.557    14.915    in2/clk
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[27]/C
                         clock pessimism              0.429    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.109    15.417    in2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.826ns (69.024%)  route 0.819ns (30.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  in2/counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.799    in2/counter_reg[22]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.018 r  in2/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.018    in2/counter_reg[26]_i_1_n_7
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.557    14.915    in2/clk
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[26]/C
                         clock pessimism              0.429    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.109    15.417    in2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.813ns (68.871%)  route 0.819ns (31.129%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.005 r  in2/counter_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.005    in2/counter_reg[22]_i_1_n_6
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[23]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.805ns (68.776%)  route 0.819ns (31.224%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.997 r  in2/counter_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.997    in2/counter_reg[22]_i_1_n_4
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[25]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.729ns (67.845%)  route 0.819ns (32.155%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.921 r  in2/counter_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.921    in2/counter_reg[22]_i_1_n_5
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[24]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.709ns (67.591%)  route 0.819ns (32.409%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  in2/counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.682    in2/counter_reg[18]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.901 r  in2/counter_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.901    in2/counter_reg[22]_i_1_n_7
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[22]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.888 r  in2/counter_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.888    in2/counter_reg[18]_i_1_n_6
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[19]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.688ns (67.319%)  route 0.819ns (32.681%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.880 r  in2/counter_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.880    in2/counter_reg[18]_i_1_n_4
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[21]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.612ns (66.298%)  route 0.819ns (33.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.804 r  in2/counter_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.804    in2/counter_reg[18]_i_1_n_5
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[20]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 in2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.738     5.372    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  in2/counter_reg[4]/Q
                         net (fo=1, routed)           0.819     6.710    in2/counter_reg_n_0_[4]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.214 r  in2/counter_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    in2/counter_reg[2]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  in2/counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    in2/counter_reg[6]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  in2/counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    in2/counter_reg[10]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  in2/counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    in2/counter_reg[14]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.784 r  in2/counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.784    in2/counter_reg[18]_i_1_n_7
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.558    14.916    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[18]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.109    15.418    in2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 in2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.465    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  in2/counter_reg[5]/Q
                         net (fo=1, routed)           0.137     1.766    in2/counter_reg_n_0_[5]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  in2/counter[2]_i_2/O
                         net (fo=1, routed)           0.000     1.811    in2/counter[2]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.875 r  in2/counter_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    in2/counter_reg[2]_i_1_n_4
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.982    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[5]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    in2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 in2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.465    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  in2/counter_reg[2]/Q
                         net (fo=1, routed)           0.163     1.792    in2/counter_reg_n_0_[2]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  in2/counter[2]_i_3/O
                         net (fo=1, routed)           0.000     1.837    in2/counter[2]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  in2/counter_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    in2/counter_reg[2]_i_1_n_7
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.982    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[2]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    in2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 in2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.464    in2/clk
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  in2/counter_reg[6]/Q
                         net (fo=1, routed)           0.163     1.791    in2/counter_reg_n_0_[6]
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  in2/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.836    in2/counter[6]_i_2_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  in2/counter_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    in2/counter_reg[6]_i_1_n_7
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.981    in2/clk
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[6]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    in2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 in2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.463    in2/clk
    SLICE_X42Y62         FDRE                                         r  in2/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  in2/counter_reg[14]/Q
                         net (fo=1, routed)           0.170     1.798    in2/counter_reg_n_0_[14]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  in2/counter_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    in2/counter_reg[14]_i_1_n_7
    SLICE_X42Y62         FDRE                                         r  in2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.979    in2/clk
    SLICE_X42Y62         FDRE                                         r  in2/counter_reg[14]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.134     1.597    in2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 in2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    in2/clk
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  in2/counter_reg[26]/Q
                         net (fo=1, routed)           0.170     1.797    in2/counter_reg_n_0_[26]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  in2/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    in2/counter_reg[26]_i_1_n_7
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.977    in2/clk
    SLICE_X42Y65         FDRE                                         r  in2/counter_reg[26]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.134     1.596    in2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 in2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.464    in2/clk
    SLICE_X42Y61         FDRE                                         r  in2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  in2/counter_reg[10]/Q
                         net (fo=1, routed)           0.170     1.799    in2/counter_reg_n_0_[10]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  in2/counter_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    in2/counter_reg[10]_i_1_n_7
    SLICE_X42Y61         FDRE                                         r  in2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.981    in2/clk
    SLICE_X42Y61         FDRE                                         r  in2/counter_reg[10]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    in2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 in2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  in2/counter_reg[18]/Q
                         net (fo=1, routed)           0.170     1.797    in2/counter_reg_n_0_[18]
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  in2/counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    in2/counter_reg[18]_i_1_n_7
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.978    in2/clk
    SLICE_X42Y63         FDRE                                         r  in2/counter_reg[18]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.134     1.596    in2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 in2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  in2/counter_reg[22]/Q
                         net (fo=1, routed)           0.170     1.797    in2/counter_reg_n_0_[22]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  in2/counter_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    in2/counter_reg[22]_i_1_n_7
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.978    in2/clk
    SLICE_X42Y64         FDRE                                         r  in2/counter_reg[22]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.134     1.596    in2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 in2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.465    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  in2/counter_reg[2]/Q
                         net (fo=1, routed)           0.163     1.792    in2/counter_reg_n_0_[2]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  in2/counter[2]_i_3/O
                         net (fo=1, routed)           0.000     1.837    in2/counter[2]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.942 r  in2/counter_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    in2/counter_reg[2]_i_1_n_6
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.982    in2/clk
    SLICE_X42Y59         FDRE                                         r  in2/counter_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    in2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 in2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            in2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.464    in2/clk
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  in2/counter_reg[6]/Q
                         net (fo=1, routed)           0.163     1.791    in2/counter_reg_n_0_[6]
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  in2/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.836    in2/counter[6]_i_2_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.941 r  in2/counter_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    in2/counter_reg[6]_i_1_n_6
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.981    in2/clk
    SLICE_X42Y60         FDRE                                         r  in2/counter_reg[7]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    in2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    in2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    in2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    in2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    in2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    in2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    in2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    in2/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    in2/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y63    in2/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    in2/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y59    in2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y59    in2/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    in2/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    in2/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    in2/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    in2/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    in2/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    in2/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    in2/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    in2/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    in2/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    in2/counter_reg[23]/C



