
ExtremePong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002144  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  08002328  08002328  00012328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029ec  080029ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080029ec  080029ec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029ec  080029ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029ec  080029ec  000129ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080029f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  20000070  08002a64  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  08002a64  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000855d  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021f4  00000000  00000000  000285f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0002a7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e0  00000000  00000000  0002afd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b5a7  00000000  00000000  0002b6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007fd7  00000000  00000000  00046c57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093eea  00000000  00000000  0004ec2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2b18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ef4  00000000  00000000  000e2b68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002310 	.word	0x08002310

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002310 	.word	0x08002310

08000224 <_ZN4BallC1Ev>:
#include <Ball.h>
#include "lcd.h"
Ball::Ball() {
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	4a0a      	ldr	r2, [pc, #40]	; (8000258 <_ZN4BallC1Ev+0x34>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	601a      	str	r2, [r3, #0]
	x = LCD_DispWindow_COLUMN / 2;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2278      	movs	r2, #120	; 0x78
 8000236:	605a      	str	r2, [r3, #4]
	y = LCD_DispWindow_PAGE / 2;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	22a0      	movs	r2, #160	; 0xa0
 800023c:	609a      	str	r2, [r3, #8]
	dx = 1;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2201      	movs	r2, #1
 8000242:	60da      	str	r2, [r3, #12]
	dy = 1;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2201      	movs	r2, #1
 8000248:	611a      	str	r2, [r3, #16]
}
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	4618      	mov	r0, r3
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	08002380 	.word	0x08002380

0800025c <_ZN4BallD1Ev>:
	x = LCD_DispWindow_COLUMN / 2;
	y = LCD_DispWindow_PAGE / 2;
	dx = 1;
	dy = 1;
}
Ball::~Ball() {}
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <_ZN4BallD1Ev+0x1c>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4618      	mov	r0, r3
 800026e:	370c      	adds	r7, #12
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	08002380 	.word	0x08002380

0800027c <_ZN4BallD0Ev>:
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
 8000284:	6878      	ldr	r0, [r7, #4]
 8000286:	f7ff ffe9 	bl	800025c <_ZN4BallD1Ev>
 800028a:	2114      	movs	r1, #20
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f001 ffb1 	bl	80021f4 <_ZdlPvj>
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	4618      	mov	r0, r3
 8000296:	3708      	adds	r7, #8
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <_ZN4GameC1Ev>:
#include <Game.h>

Game::Game(){
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b083      	sub	sp, #12
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	4a10      	ldr	r2, [pc, #64]	; (80002e8 <_ZN4GameC1Ev+0x4c>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f103 0408 	add.w	r4, r3, #8
 80002b0:	2101      	movs	r1, #1
 80002b2:	4620      	mov	r0, r4
 80002b4:	f000 f940 	bl	8000538 <_ZN6PlayerC1Ei>
 80002b8:	f104 0320 	add.w	r3, r4, #32
 80002bc:	2102      	movs	r1, #2
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 f93a 	bl	8000538 <_ZN6PlayerC1Ei>
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3348      	adds	r3, #72	; 0x48
 80002c8:	4618      	mov	r0, r3
 80002ca:	f000 f849 	bl	8000360 <_ZN4MenuC1Ev>
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	3360      	adds	r3, #96	; 0x60
 80002d2:	4618      	mov	r0, r3
 80002d4:	f7ff ffa6 	bl	8000224 <_ZN4BallC1Ev>
	start = false;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2200      	movs	r2, #0
 80002dc:	711a      	strb	r2, [r3, #4]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd90      	pop	{r4, r7, pc}
 80002e8:	08002390 	.word	0x08002390

080002ec <_ZN4GameD1Ev>:
}
void Game::restart(){
	//Todo: reset ball and score

}
Game::~Game(){
 80002ec:	b590      	push	{r4, r7, lr}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	4a11      	ldr	r2, [pc, #68]	; (800033c <_ZN4GameD1Ev+0x50>)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	3360      	adds	r3, #96	; 0x60
 80002fe:	4618      	mov	r0, r3
 8000300:	f7ff ffac 	bl	800025c <_ZN4BallD1Ev>
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	3348      	adds	r3, #72	; 0x48
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f8f1 	bl	80004f0 <_ZN4MenuD1Ev>
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3308      	adds	r3, #8
 8000312:	2b00      	cmp	r3, #0
 8000314:	d00d      	beq.n	8000332 <_ZN4GameD1Ev+0x46>
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	3308      	adds	r3, #8
 800031a:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	3308      	adds	r3, #8
 8000322:	429c      	cmp	r4, r3
 8000324:	d005      	beq.n	8000332 <_ZN4GameD1Ev+0x46>
 8000326:	3c20      	subs	r4, #32
 8000328:	6823      	ldr	r3, [r4, #0]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4620      	mov	r0, r4
 800032e:	4798      	blx	r3
 8000330:	e7f5      	b.n	800031e <_ZN4GameD1Ev+0x32>

}
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4618      	mov	r0, r3
 8000336:	370c      	adds	r7, #12
 8000338:	46bd      	mov	sp, r7
 800033a:	bd90      	pop	{r4, r7, pc}
 800033c:	08002390 	.word	0x08002390

08000340 <_ZN4GameD0Ev>:
Game::~Game(){
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
}
 8000348:	6878      	ldr	r0, [r7, #4]
 800034a:	f7ff ffcf 	bl	80002ec <_ZN4GameD1Ev>
 800034e:	2178      	movs	r1, #120	; 0x78
 8000350:	6878      	ldr	r0, [r7, #4]
 8000352:	f001 ff4f 	bl	80021f4 <_ZdlPvj>
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	4618      	mov	r0, r3
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <_ZN4MenuC1Ev>:
#include <Menu.h>
#include "lcd.h"

Menu::Menu() {
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	4a07      	ldr	r2, [pc, #28]	; (8000388 <_ZN4MenuC1Ev+0x28>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	3308      	adds	r3, #8
 8000372:	4618      	mov	r0, r3
 8000374:	f000 f952 	bl	800061c <_ZN8SettingsC1Ev>
	currentMenu = homeScreen;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	605a      	str	r2, [r3, #4]
}
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4618      	mov	r0, r3
 8000382:	3708      	adds	r7, #8
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	080023a0 	.word	0x080023a0

0800038c <_ZN4Menu18displayCurrentMenuEv>:
int Menu::getCurrentMenu() {
	return currentMenu;
}
void Menu::displayCurrentMenu() {
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af02      	add	r7, sp, #8
 8000392:	6078      	str	r0, [r7, #4]
	//TODO
	switch (currentMenu) {
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	2b05      	cmp	r3, #5
 800039a:	f200 8086 	bhi.w	80004aa <_ZN4Menu18displayCurrentMenuEv+0x11e>
 800039e:	a201      	add	r2, pc, #4	; (adr r2, 80003a4 <_ZN4Menu18displayCurrentMenuEv+0x18>)
 80003a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a4:	080003bd 	.word	0x080003bd
 80003a8:	08000433 	.word	0x08000433
 80003ac:	080004a9 	.word	0x080004a9
 80003b0:	080004a9 	.word	0x080004a9
 80003b4:	080004a9 	.word	0x080004a9
 80003b8:	080004a9 	.word	0x080004a9
	case homeScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80003bc:	2300      	movs	r3, #0
 80003be:	9300      	str	r3, [sp, #0]
 80003c0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80003c4:	22f0      	movs	r2, #240	; 0xf0
 80003c6:	2100      	movs	r1, #0
 80003c8:	2000      	movs	r0, #0
 80003ca:	f000 fb6d 	bl	8000aa8 <_Z9LCD_Clearttttt>
				LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 80003ce:	4a39      	ldr	r2, [pc, #228]	; (80004b4 <_ZN4Menu18displayCurrentMenuEv+0x128>)
 80003d0:	2128      	movs	r1, #40	; 0x28
 80003d2:	2046      	movs	r0, #70	; 0x46
 80003d4:	f000 fcb6 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 80003d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80003dc:	9300      	str	r3, [sp, #0]
 80003de:	2382      	movs	r3, #130	; 0x82
 80003e0:	22dc      	movs	r2, #220	; 0xdc
 80003e2:	2150      	movs	r1, #80	; 0x50
 80003e4:	2014      	movs	r0, #20
 80003e6:	f000 fc06 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Single Player");
 80003ea:	4a33      	ldr	r2, [pc, #204]	; (80004b8 <_ZN4Menu18displayCurrentMenuEv+0x12c>)
 80003ec:	2164      	movs	r1, #100	; 0x64
 80003ee:	2046      	movs	r0, #70	; 0x46
 80003f0:	f000 fca8 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 80003f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80003f8:	9300      	str	r3, [sp, #0]
 80003fa:	23d2      	movs	r3, #210	; 0xd2
 80003fc:	22dc      	movs	r2, #220	; 0xdc
 80003fe:	21a0      	movs	r1, #160	; 0xa0
 8000400:	2014      	movs	r0, #20
 8000402:	f000 fbf8 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Two Player");
 8000406:	4a2d      	ldr	r2, [pc, #180]	; (80004bc <_ZN4Menu18displayCurrentMenuEv+0x130>)
 8000408:	21b4      	movs	r1, #180	; 0xb4
 800040a:	2046      	movs	r0, #70	; 0x46
 800040c:	f000 fc9a 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8000410:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000414:	9300      	str	r3, [sp, #0]
 8000416:	f44f 7391 	mov.w	r3, #290	; 0x122
 800041a:	22dc      	movs	r2, #220	; 0xdc
 800041c:	21f0      	movs	r1, #240	; 0xf0
 800041e:	2014      	movs	r0, #20
 8000420:	f000 fbe9 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Settings");
 8000424:	4a26      	ldr	r2, [pc, #152]	; (80004c0 <_ZN4Menu18displayCurrentMenuEv+0x134>)
 8000426:	f44f 7182 	mov.w	r1, #260	; 0x104
 800042a:	2046      	movs	r0, #70	; 0x46
 800042c:	f000 fc8a 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		break;
 8000430:	e03b      	b.n	80004aa <_ZN4Menu18displayCurrentMenuEv+0x11e>
	case singlePlayerOptionsScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8000432:	2300      	movs	r3, #0
 8000434:	9300      	str	r3, [sp, #0]
 8000436:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800043a:	22f0      	movs	r2, #240	; 0xf0
 800043c:	2100      	movs	r1, #0
 800043e:	2000      	movs	r0, #0
 8000440:	f000 fb32 	bl	8000aa8 <_Z9LCD_Clearttttt>
				LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 8000444:	4a1b      	ldr	r2, [pc, #108]	; (80004b4 <_ZN4Menu18displayCurrentMenuEv+0x128>)
 8000446:	2128      	movs	r1, #40	; 0x28
 8000448:	2046      	movs	r0, #70	; 0x46
 800044a:	f000 fc7b 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 800044e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000452:	9300      	str	r3, [sp, #0]
 8000454:	2382      	movs	r3, #130	; 0x82
 8000456:	22dc      	movs	r2, #220	; 0xdc
 8000458:	2150      	movs	r1, #80	; 0x50
 800045a:	2014      	movs	r0, #20
 800045c:	f000 fbcb 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Vs Bot");
 8000460:	4a18      	ldr	r2, [pc, #96]	; (80004c4 <_ZN4Menu18displayCurrentMenuEv+0x138>)
 8000462:	2164      	movs	r1, #100	; 0x64
 8000464:	2046      	movs	r0, #70	; 0x46
 8000466:	f000 fc6d 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 800046a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800046e:	9300      	str	r3, [sp, #0]
 8000470:	23d2      	movs	r3, #210	; 0xd2
 8000472:	22dc      	movs	r2, #220	; 0xdc
 8000474:	21a0      	movs	r1, #160	; 0xa0
 8000476:	2014      	movs	r0, #20
 8000478:	f000 fbbd 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Vs Wall");
 800047c:	4a12      	ldr	r2, [pc, #72]	; (80004c8 <_ZN4Menu18displayCurrentMenuEv+0x13c>)
 800047e:	21b4      	movs	r1, #180	; 0xb4
 8000480:	2046      	movs	r0, #70	; 0x46
 8000482:	f000 fc5f 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8000486:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800048a:	9300      	str	r3, [sp, #0]
 800048c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000490:	22dc      	movs	r2, #220	; 0xdc
 8000492:	21f0      	movs	r1, #240	; 0xf0
 8000494:	2014      	movs	r0, #20
 8000496:	f000 fbae 	bl	8000bf6 <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Back");
 800049a:	4a0c      	ldr	r2, [pc, #48]	; (80004cc <_ZN4Menu18displayCurrentMenuEv+0x140>)
 800049c:	f44f 7182 	mov.w	r1, #260	; 0x104
 80004a0:	2046      	movs	r0, #70	; 0x46
 80004a2:	f000 fc4f 	bl	8000d44 <_Z14LCD_DrawStringttPKc>
		break;
 80004a6:	e000      	b.n	80004aa <_ZN4Menu18displayCurrentMenuEv+0x11e>
	case settingsScreen:

		break;
 80004a8:	bf00      	nop

		break;
	default:
		;
	}
}
 80004aa:	bf00      	nop
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	08002328 	.word	0x08002328
 80004b8:	08002338 	.word	0x08002338
 80004bc:	08002348 	.word	0x08002348
 80004c0:	08002354 	.word	0x08002354
 80004c4:	08002360 	.word	0x08002360
 80004c8:	08002368 	.word	0x08002368
 80004cc:	08002370 	.word	0x08002370

080004d0 <_ZN4Menu14setCurrentMenuEi>:
void Menu::setCurrentMenu(int menu) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	6039      	str	r1, [r7, #0]
	currentMenu = menu;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	683a      	ldr	r2, [r7, #0]
 80004de:	605a      	str	r2, [r3, #4]
	displayCurrentMenu();
 80004e0:	6878      	ldr	r0, [r7, #4]
 80004e2:	f7ff ff53 	bl	800038c <_ZN4Menu18displayCurrentMenuEv>
}
 80004e6:	bf00      	nop
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
	...

080004f0 <_ZN4MenuD1Ev>:
// TODO onClickListiener
Menu::~Menu() {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	4a06      	ldr	r2, [pc, #24]	; (8000514 <_ZN4MenuD1Ev+0x24>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	601a      	str	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3308      	adds	r3, #8
 8000502:	4618      	mov	r0, r3
 8000504:	f000 f8a2 	bl	800064c <_ZN8SettingsD1Ev>
}
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4618      	mov	r0, r3
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	080023a0 	.word	0x080023a0

08000518 <_ZN4MenuD0Ev>:
Menu::~Menu() {
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
}
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff ffe5 	bl	80004f0 <_ZN4MenuD1Ev>
 8000526:	2118      	movs	r1, #24
 8000528:	6878      	ldr	r0, [r7, #4]
 800052a:	f001 fe63 	bl	80021f4 <_ZdlPvj>
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4618      	mov	r0, r3
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <_ZN6PlayerC1Ei>:
#include <Player.h>

Player::Player(int playerNumber): score(playerNumber){
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	6039      	str	r1, [r7, #0]
 8000542:	4a08      	ldr	r2, [pc, #32]	; (8000564 <_ZN6PlayerC1Ei+0x2c>)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	3310      	adds	r3, #16
 800054c:	6839      	ldr	r1, [r7, #0]
 800054e:	4618      	mov	r0, r3
 8000550:	f000 f82e 	bl	80005b0 <_ZN5ScoreC1Ei>
this->playerNumber=playerNumber;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	683a      	ldr	r2, [r7, #0]
 8000558:	605a      	str	r2, [r3, #4]
}
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4618      	mov	r0, r3
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	080023b0 	.word	0x080023b0

08000568 <_ZN6PlayerD1Ev>:
	displayPlayerLocation();
}
double Player::getLocation(){
	return location;
}
Player::~Player() {}
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	4a06      	ldr	r2, [pc, #24]	; (800058c <_ZN6PlayerD1Ev+0x24>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	3310      	adds	r3, #16
 800057a:	4618      	mov	r0, r3
 800057c:	f000 f82e 	bl	80005dc <_ZN5ScoreD1Ev>
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4618      	mov	r0, r3
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	080023b0 	.word	0x080023b0

08000590 <_ZN6PlayerD0Ev>:
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f7ff ffe5 	bl	8000568 <_ZN6PlayerD1Ev>
 800059e:	2120      	movs	r1, #32
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	f001 fe27 	bl	80021f4 <_ZdlPvj>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <_ZN5ScoreC1Ei>:
#include <Score.h>

Score::Score(int playerNumber){
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <_ZN5ScoreC1Ei+0x28>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
this->playerNumber=playerNumber;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	683a      	ldr	r2, [r7, #0]
 80005c4:	609a      	str	r2, [r3, #8]
point=0;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	605a      	str	r2, [r3, #4]
}
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	4618      	mov	r0, r3
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr
 80005d8:	080023c0 	.word	0x080023c0

080005dc <_ZN5ScoreD1Ev>:
}
void Score::endGame(){
	//TODO end game

}
Score::~Score() {}
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <_ZN5ScoreD1Ev+0x1c>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4618      	mov	r0, r3
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	080023c0 	.word	0x080023c0

080005fc <_ZN5ScoreD0Ev>:
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff ffe9 	bl	80005dc <_ZN5ScoreD1Ev>
 800060a:	210c      	movs	r1, #12
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	f001 fdf1 	bl	80021f4 <_ZdlPvj>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4618      	mov	r0, r3
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <_ZN8SettingsC1Ev>:
#include <Settings.h>

Settings::Settings() {
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	4a08      	ldr	r2, [pc, #32]	; (8000648 <_ZN8SettingsC1Ev+0x2c>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	601a      	str	r2, [r3, #0]
	pointsNeeded = 2;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2202      	movs	r2, #2
 800062e:	605a      	str	r2, [r3, #4]
	ballSpeedIncreaseRate = 10;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	220a      	movs	r2, #10
 8000634:	609a      	str	r2, [r3, #8]
	knockback = true;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2201      	movs	r2, #1
 800063a:	731a      	strb	r2, [r3, #12]
}
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4618      	mov	r0, r3
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	080023d0 	.word	0x080023d0

0800064c <_ZN8SettingsD1Ev>:
	knockback = !knockback;
}
bool Settings::getKnockback(){
	return knockback;
}
Settings::~Settings() {}
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <_ZN8SettingsD1Ev+0x1c>)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4618      	mov	r0, r3
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	080023d0 	.word	0x080023d0

0800066c <_ZN8SettingsD0Ev>:
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f7ff ffe9 	bl	800064c <_ZN8SettingsD1Ev>
 800067a:	2110      	movs	r1, #16
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f001 fdb9 	bl	80021f4 <_ZdlPvj>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <_Z5Delaym>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b00      	cmp	r3, #0
 8000698:	bf14      	ite	ne
 800069a:	2301      	movne	r3, #1
 800069c:	2300      	moveq	r3, #0
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <_Z5Delaym+0x20>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3b01      	subs	r3, #1
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	e7f3      	b.n	8000694 <_Z5Delaym+0x8>
 80006ac:	bf00      	nop
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr

080006b6 <_Z8LCD_INITv>:

void LCD_INIT ( void )
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b082      	sub	sp, #8
 80006ba:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 80006bc:	2001      	movs	r0, #1
 80006be:	f000 f829 	bl	8000714 <_Z19LCD_BackLed_Control15FunctionalState>
	LCD_Rst();
 80006c2:	f000 f80f 	bl	80006e4 <_Z7LCD_Rstv>
	LCD_REG_Config();
 80006c6:	f000 f85f 	bl	8000788 <_Z14LCD_REG_Configv>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 80006ca:	2300      	movs	r3, #0
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80006d2:	22f0      	movs	r2, #240	; 0xf0
 80006d4:	2100      	movs	r1, #0
 80006d6:	2000      	movs	r0, #0
 80006d8:	f000 f9e6 	bl	8000aa8 <_Z9LCD_Clearttttt>
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
	...

080006e4 <_Z7LCD_Rstv>:



void LCD_Rst ( void )
{			
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2102      	movs	r1, #2
 80006ec:	4807      	ldr	r0, [pc, #28]	; (800070c <_Z7LCD_Rstv+0x28>)
 80006ee:	f001 f867 	bl	80017c0 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 80006f2:	4807      	ldr	r0, [pc, #28]	; (8000710 <_Z7LCD_Rstv+0x2c>)
 80006f4:	f7ff ffca 	bl	800068c <_Z5Delaym>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2102      	movs	r1, #2
 80006fc:	4803      	ldr	r0, [pc, #12]	; (800070c <_Z7LCD_Rstv+0x28>)
 80006fe:	f001 f85f 	bl	80017c0 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000702:	4803      	ldr	r0, [pc, #12]	; (8000710 <_Z7LCD_Rstv+0x2c>)
 8000704:	f7ff ffc2 	bl	800068c <_Z5Delaym>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	40011800 	.word	0x40011800
 8000710:	0002bffc 	.word	0x0002bffc

08000714 <_Z19LCD_BackLed_Control15FunctionalState>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d006      	beq.n	8000732 <_Z19LCD_BackLed_Control15FunctionalState+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000724:	2200      	movs	r2, #0
 8000726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800072a:	4807      	ldr	r0, [pc, #28]	; (8000748 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 800072c:	f001 f848 	bl	80017c0 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000730:	e005      	b.n	800073e <_Z19LCD_BackLed_Control15FunctionalState+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000732:	2201      	movs	r2, #1
 8000734:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000738:	4803      	ldr	r0, [pc, #12]	; (8000748 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 800073a:	f001 f841 	bl	80017c0 <HAL_GPIO_WritePin>
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40011400 	.word	0x40011400

0800074c <_Z13LCD_Write_Cmdt>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000756:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	8013      	strh	r3, [r2, #0]
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr

08000768 <_Z14LCD_Write_Datat>:




void LCD_Write_Data ( uint16_t usData )
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000772:	4a04      	ldr	r2, [pc, #16]	; (8000784 <_Z14LCD_Write_Datat+0x1c>)
 8000774:	88fb      	ldrh	r3, [r7, #6]
 8000776:	8013      	strh	r3, [r2, #0]
}
 8000778:	bf00      	nop
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	60020000 	.word	0x60020000

08000788 <_Z14LCD_REG_Configv>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 800078c:	20cf      	movs	r0, #207	; 0xcf
 800078e:	f7ff ffdd 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00  );
 8000792:	2000      	movs	r0, #0
 8000794:	f7ff ffe8 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81  );
 8000798:	2081      	movs	r0, #129	; 0x81
 800079a:	f7ff ffe5 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30  );
 800079e:	2030      	movs	r0, #48	; 0x30
 80007a0:	f7ff ffe2 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 80007a4:	20ed      	movs	r0, #237	; 0xed
 80007a6:	f7ff ffd1 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x64 );
 80007aa:	2064      	movs	r0, #100	; 0x64
 80007ac:	f7ff ffdc 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 80007b0:	2003      	movs	r0, #3
 80007b2:	f7ff ffd9 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x12 );
 80007b6:	2012      	movs	r0, #18
 80007b8:	f7ff ffd6 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x81 );
 80007bc:	2081      	movs	r0, #129	; 0x81
 80007be:	f7ff ffd3 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 80007c2:	20e8      	movs	r0, #232	; 0xe8
 80007c4:	f7ff ffc2 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x85 );
 80007c8:	2085      	movs	r0, #133	; 0x85
 80007ca:	f7ff ffcd 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 80007ce:	2010      	movs	r0, #16
 80007d0:	f7ff ffca 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x78 );
 80007d4:	2078      	movs	r0, #120	; 0x78
 80007d6:	f7ff ffc7 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 80007da:	20cb      	movs	r0, #203	; 0xcb
 80007dc:	f7ff ffb6 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x39 );
 80007e0:	2039      	movs	r0, #57	; 0x39
 80007e2:	f7ff ffc1 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2C );
 80007e6:	202c      	movs	r0, #44	; 0x2c
 80007e8:	f7ff ffbe 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 80007ec:	2000      	movs	r0, #0
 80007ee:	f7ff ffbb 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x34 );
 80007f2:	2034      	movs	r0, #52	; 0x34
 80007f4:	f7ff ffb8 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x02 );
 80007f8:	2002      	movs	r0, #2
 80007fa:	f7ff ffb5 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 80007fe:	20f7      	movs	r0, #247	; 0xf7
 8000800:	f7ff ffa4 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x20 );
 8000804:	2020      	movs	r0, #32
 8000806:	f7ff ffaf 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800080a:	20ea      	movs	r0, #234	; 0xea
 800080c:	f7ff ff9e 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff ffa9 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000816:	2000      	movs	r0, #0
 8000818:	f7ff ffa6 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 800081c:	20b1      	movs	r0, #177	; 0xb1
 800081e:	f7ff ff95 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000822:	2000      	movs	r0, #0
 8000824:	f7ff ffa0 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000828:	201b      	movs	r0, #27
 800082a:	f7ff ff9d 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 800082e:	20b6      	movs	r0, #182	; 0xb6
 8000830:	f7ff ff8c 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0A );
 8000834:	200a      	movs	r0, #10
 8000836:	f7ff ff97 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA2 );
 800083a:	20a2      	movs	r0, #162	; 0xa2
 800083c:	f7ff ff94 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000840:	20c0      	movs	r0, #192	; 0xc0
 8000842:	f7ff ff83 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x35 );
 8000846:	2035      	movs	r0, #53	; 0x35
 8000848:	f7ff ff8e 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 800084c:	20c1      	movs	r0, #193	; 0xc1
 800084e:	f7ff ff7d 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x11 );
 8000852:	2011      	movs	r0, #17
 8000854:	f7ff ff88 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000858:	20c5      	movs	r0, #197	; 0xc5
 800085a:	f7ff ff77 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x45 );
 800085e:	2045      	movs	r0, #69	; 0x45
 8000860:	f7ff ff82 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x45 );
 8000864:	2045      	movs	r0, #69	; 0x45
 8000866:	f7ff ff7f 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 800086a:	20c7      	movs	r0, #199	; 0xc7
 800086c:	f7ff ff6e 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xA2 );
 8000870:	20a2      	movs	r0, #162	; 0xa2
 8000872:	f7ff ff79 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000876:	20f2      	movs	r0, #242	; 0xf2
 8000878:	f7ff ff68 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 800087c:	2000      	movs	r0, #0
 800087e:	f7ff ff73 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000882:	2026      	movs	r0, #38	; 0x26
 8000884:	f7ff ff62 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x01 );
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff ff6d 	bl	8000768 <_Z14LCD_Write_Datat>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 800088e:	20e0      	movs	r0, #224	; 0xe0
 8000890:	f7ff ff5c 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x0F );
 8000894:	200f      	movs	r0, #15
 8000896:	f7ff ff67 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x26 );
 800089a:	2026      	movs	r0, #38	; 0x26
 800089c:	f7ff ff64 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x24 );
 80008a0:	2024      	movs	r0, #36	; 0x24
 80008a2:	f7ff ff61 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0B );
 80008a6:	200b      	movs	r0, #11
 80008a8:	f7ff ff5e 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0E );
 80008ac:	200e      	movs	r0, #14
 80008ae:	f7ff ff5b 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 80008b2:	2009      	movs	r0, #9
 80008b4:	f7ff ff58 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x54 );
 80008b8:	2054      	movs	r0, #84	; 0x54
 80008ba:	f7ff ff55 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xA8 );
 80008be:	20a8      	movs	r0, #168	; 0xa8
 80008c0:	f7ff ff52 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x46 );
 80008c4:	2046      	movs	r0, #70	; 0x46
 80008c6:	f7ff ff4f 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0C );
 80008ca:	200c      	movs	r0, #12
 80008cc:	f7ff ff4c 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x17 );
 80008d0:	2017      	movs	r0, #23
 80008d2:	f7ff ff49 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x09 );
 80008d6:	2009      	movs	r0, #9
 80008d8:	f7ff ff46 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 80008dc:	200f      	movs	r0, #15
 80008de:	f7ff ff43 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 80008e2:	2007      	movs	r0, #7
 80008e4:	f7ff ff40 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 80008e8:	2000      	movs	r0, #0
 80008ea:	f7ff ff3d 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 80008ee:	20e1      	movs	r0, #225	; 0xe1
 80008f0:	f7ff ff2c 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 80008f4:	2000      	movs	r0, #0
 80008f6:	f7ff ff37 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x19 );
 80008fa:	2019      	movs	r0, #25
 80008fc:	f7ff ff34 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x1B );
 8000900:	201b      	movs	r0, #27
 8000902:	f7ff ff31 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x04 );
 8000906:	2004      	movs	r0, #4
 8000908:	f7ff ff2e 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x10 );
 800090c:	2010      	movs	r0, #16
 800090e:	f7ff ff2b 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x07 );
 8000912:	2007      	movs	r0, #7
 8000914:	f7ff ff28 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x2A );
 8000918:	202a      	movs	r0, #42	; 0x2a
 800091a:	f7ff ff25 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x47 );
 800091e:	2047      	movs	r0, #71	; 0x47
 8000920:	f7ff ff22 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x39 );
 8000924:	2039      	movs	r0, #57	; 0x39
 8000926:	f7ff ff1f 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x03 );
 800092a:	2003      	movs	r0, #3
 800092c:	f7ff ff1c 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000930:	2006      	movs	r0, #6
 8000932:	f7ff ff19 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x06 );
 8000936:	2006      	movs	r0, #6
 8000938:	f7ff ff16 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x30 );
 800093c:	2030      	movs	r0, #48	; 0x30
 800093e:	f7ff ff13 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x38 );
 8000942:	2038      	movs	r0, #56	; 0x38
 8000944:	f7ff ff10 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x0F );
 8000948:	200f      	movs	r0, #15
 800094a:	f7ff ff0d 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 800094e:	2036      	movs	r0, #54	; 0x36
 8000950:	f7ff fefc 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0xC8 );  // Version 1
 8000954:	20c8      	movs	r0, #200	; 0xc8
 8000956:	f7ff ff07 	bl	8000768 <_Z14LCD_Write_Datat>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 800095a:	202a      	movs	r0, #42	; 0x2a
 800095c:	f7ff fef6 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 8000960:	2000      	movs	r0, #0
 8000962:	f7ff ff01 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff fefe 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 800096c:	2000      	movs	r0, #0
 800096e:	f7ff fefb 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0xEF );
 8000972:	20ef      	movs	r0, #239	; 0xef
 8000974:	f7ff fef8 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000978:	202b      	movs	r0, #43	; 0x2b
 800097a:	f7ff fee7 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x00 );
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fef2 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x00 );
 8000984:	2000      	movs	r0, #0
 8000986:	f7ff feef 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x01 );
 800098a:	2001      	movs	r0, #1
 800098c:	f7ff feec 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( 0x3F );
 8000990:	203f      	movs	r0, #63	; 0x3f
 8000992:	f7ff fee9 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000996:	203a      	movs	r0, #58	; 0x3a
 8000998:	f7ff fed8 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( 0x55 );
 800099c:	2055      	movs	r0, #85	; 0x55
 800099e:	f7ff fee3 	bl	8000768 <_Z14LCD_Write_Datat>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 80009a2:	2011      	movs	r0, #17
 80009a4:	f7ff fed2 	bl	800074c <_Z13LCD_Write_Cmdt>
	Delay ( 0xAFFf<<2 );
 80009a8:	4803      	ldr	r0, [pc, #12]	; (80009b8 <_Z14LCD_REG_Configv+0x230>)
 80009aa:	f7ff fe6f 	bl	800068c <_Z5Delaym>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 80009ae:	2029      	movs	r0, #41	; 0x29
 80009b0:	f7ff fecc 	bl	800074c <_Z13LCD_Write_Cmdt>
	
	
}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	0002bffc 	.word	0x0002bffc

080009bc <_Z14LCD_OpenWindowtttt>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4604      	mov	r4, r0
 80009c4:	4608      	mov	r0, r1
 80009c6:	4611      	mov	r1, r2
 80009c8:	461a      	mov	r2, r3
 80009ca:	4623      	mov	r3, r4
 80009cc:	80fb      	strh	r3, [r7, #6]
 80009ce:	4603      	mov	r3, r0
 80009d0:	80bb      	strh	r3, [r7, #4]
 80009d2:	460b      	mov	r3, r1
 80009d4:	807b      	strh	r3, [r7, #2]
 80009d6:	4613      	mov	r3, r2
 80009d8:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 80009da:	202a      	movs	r0, #42	; 0x2a
 80009dc:	f7ff feb6 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80009e0:	88fb      	ldrh	r3, [r7, #6]
 80009e2:	0a1b      	lsrs	r3, r3, #8
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff febe 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff feb8 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 80009f8:	88fa      	ldrh	r2, [r7, #6]
 80009fa:	887b      	ldrh	r3, [r7, #2]
 80009fc:	4413      	add	r3, r2
 80009fe:	3b01      	subs	r3, #1
 8000a00:	121b      	asrs	r3, r3, #8
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff feaf 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000a0a:	88fa      	ldrh	r2, [r7, #6]
 8000a0c:	887b      	ldrh	r3, [r7, #2]
 8000a0e:	4413      	add	r3, r2
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	3b01      	subs	r3, #1
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fea4 	bl	8000768 <_Z14LCD_Write_Datat>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000a20:	202b      	movs	r0, #43	; 0x2b
 8000a22:	f7ff fe93 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usPAGE >> 8  );
 8000a26:	88bb      	ldrh	r3, [r7, #4]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fe9b 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000a32:	88bb      	ldrh	r3, [r7, #4]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe95 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000a3e:	88ba      	ldrh	r2, [r7, #4]
 8000a40:	883b      	ldrh	r3, [r7, #0]
 8000a42:	4413      	add	r3, r2
 8000a44:	3b01      	subs	r3, #1
 8000a46:	121b      	asrs	r3, r3, #8
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fe8c 	bl	8000768 <_Z14LCD_Write_Datat>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000a50:	88ba      	ldrh	r2, [r7, #4]
 8000a52:	883b      	ldrh	r3, [r7, #0]
 8000a54:	4413      	add	r3, r2
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fe81 	bl	8000768 <_Z14LCD_Write_Datat>
	
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd90      	pop	{r4, r7, pc}

08000a6e <_Z13LCD_FillColormt>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b084      	sub	sp, #16
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
 8000a76:	460b      	mov	r3, r1
 8000a78:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000a7e:	202c      	movs	r0, #44	; 0x2c
 8000a80:	f7ff fe64 	bl	800074c <_Z13LCD_Write_Cmdt>
		
	for ( i = 0; i < usPoint; i ++ )
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d207      	bcs.n	8000aa0 <_Z13LCD_FillColormt+0x32>
		LCD_Write_Data ( usColor );
 8000a90:	887b      	ldrh	r3, [r7, #2]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fe68 	bl	8000768 <_Z14LCD_Write_Datat>
	for ( i = 0; i < usPoint; i ++ )
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	e7f3      	b.n	8000a88 <_Z13LCD_FillColormt+0x1a>
		
}
 8000aa0:	bf00      	nop
 8000aa2:	3710      	adds	r7, #16
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_Z9LCD_Clearttttt>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4604      	mov	r4, r0
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	4611      	mov	r1, r2
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4623      	mov	r3, r4
 8000ab8:	80fb      	strh	r3, [r7, #6]
 8000aba:	4603      	mov	r3, r0
 8000abc:	80bb      	strh	r3, [r7, #4]
 8000abe:	460b      	mov	r3, r1
 8000ac0:	807b      	strh	r3, [r7, #2]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8000ac6:	883b      	ldrh	r3, [r7, #0]
 8000ac8:	887a      	ldrh	r2, [r7, #2]
 8000aca:	88b9      	ldrh	r1, [r7, #4]
 8000acc:	88f8      	ldrh	r0, [r7, #6]
 8000ace:	f7ff ff75 	bl	80009bc <_Z14LCD_OpenWindowtttt>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	883a      	ldrh	r2, [r7, #0]
 8000ad6:	fb02 f303 	mul.w	r3, r2, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	8b3b      	ldrh	r3, [r7, #24]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4610      	mov	r0, r2
 8000ae2:	f7ff ffc4 	bl	8000a6e <_Z13LCD_FillColormt>
	
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd90      	pop	{r4, r7, pc}

08000aee <_Z12LCD_DrawLinettttt>:
}



void LCD_DrawLine ( uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2, uint16_t usColor )
{
 8000aee:	b590      	push	{r4, r7, lr}
 8000af0:	b08d      	sub	sp, #52	; 0x34
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4604      	mov	r4, r0
 8000af6:	4608      	mov	r0, r1
 8000af8:	4611      	mov	r1, r2
 8000afa:	461a      	mov	r2, r3
 8000afc:	4623      	mov	r3, r4
 8000afe:	80fb      	strh	r3, [r7, #6]
 8000b00:	4603      	mov	r3, r0
 8000b02:	80bb      	strh	r3, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	803b      	strh	r3, [r7, #0]
	uint16_t us; 
	uint16_t usC_Current, usP_Current;
	
	int32_t lError_C = 0, lError_P = 0, lDelta_C, lDelta_P, lDistance; 
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b10:	2300      	movs	r3, #0
 8000b12:	623b      	str	r3, [r7, #32]
	int32_t lIncrease_C, lIncrease_P; 	
	
	
	lDelta_C = usC2 - usC1;
 8000b14:	887a      	ldrh	r2, [r7, #2]
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	61fb      	str	r3, [r7, #28]
	lDelta_P = usP2 - usP1; 
 8000b1c:	883a      	ldrh	r2, [r7, #0]
 8000b1e:	88bb      	ldrh	r3, [r7, #4]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	61bb      	str	r3, [r7, #24]
	
	usC_Current = usC1; 
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	85bb      	strh	r3, [r7, #44]	; 0x2c
	usP_Current = usP1; 
 8000b28:	88bb      	ldrh	r3, [r7, #4]
 8000b2a:	857b      	strh	r3, [r7, #42]	; 0x2a
	
	
	if ( lDelta_C > 0 ) 
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	dd02      	ble.n	8000b38 <_Z12LCD_DrawLinettttt+0x4a>
		lIncrease_C = 1;  
 8000b32:	2301      	movs	r3, #1
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	e00b      	b.n	8000b50 <_Z12LCD_DrawLinettttt+0x62>
	
	else if ( lDelta_C == 0 ) 
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d102      	bne.n	8000b44 <_Z12LCD_DrawLinettttt+0x56>
		lIncrease_C = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	e005      	b.n	8000b50 <_Z12LCD_DrawLinettttt+0x62>
	
	else 
  	{ 
    		lIncrease_C = -1;
 8000b44:	f04f 33ff 	mov.w	r3, #4294967295
 8000b48:	613b      	str	r3, [r7, #16]
    		lDelta_C = - lDelta_C;
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	425b      	negs	r3, r3
 8000b4e:	61fb      	str	r3, [r7, #28]
  	} 

	
	if ( lDelta_P > 0 )
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dd02      	ble.n	8000b5c <_Z12LCD_DrawLinettttt+0x6e>
		lIncrease_P = 1; 
 8000b56:	2301      	movs	r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	e00b      	b.n	8000b74 <_Z12LCD_DrawLinettttt+0x86>
	
	else if ( lDelta_P == 0 )
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d102      	bne.n	8000b68 <_Z12LCD_DrawLinettttt+0x7a>
		lIncrease_P = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	e005      	b.n	8000b74 <_Z12LCD_DrawLinettttt+0x86>
	else 
	{
  		lIncrease_P = -1;
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6c:	60fb      	str	r3, [r7, #12]
    		lDelta_P = - lDelta_P;
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	425b      	negs	r3, r3
 8000b72:	61bb      	str	r3, [r7, #24]
 	} 

	if (  lDelta_C > lDelta_P )
 8000b74:	69fa      	ldr	r2, [r7, #28]
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	dd02      	ble.n	8000b82 <_Z12LCD_DrawLinettttt+0x94>
		lDistance = lDelta_C; 
 8000b7c:	69fb      	ldr	r3, [r7, #28]
 8000b7e:	617b      	str	r3, [r7, #20]
 8000b80:	e001      	b.n	8000b86 <_Z12LCD_DrawLinettttt+0x98>
	
	else 
		lDistance = lDelta_P; 
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	617b      	str	r3, [r7, #20]
	
	
	for ( us = 0; us <= lDistance + 1; us ++ ) 
 8000b86:	2300      	movs	r3, #0
 8000b88:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000b8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	429a      	cmp	r2, r3
 8000b92:	dc2c      	bgt.n	8000bee <_Z12LCD_DrawLinettttt+0x100>
	{  
		LCD_DrawDot ( usC_Current, usP_Current, usColor );
 8000b94:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000b98:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8000b9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 f8ff 	bl	8000da0 <_Z11LCD_DrawDotttt>
		
		lError_C += lDelta_C ; 
 8000ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	627b      	str	r3, [r7, #36]	; 0x24
		lError_P += lDelta_P ; 
 8000baa:	6a3a      	ldr	r2, [r7, #32]
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	4413      	add	r3, r2
 8000bb0:	623b      	str	r3, [r7, #32]
		
		if ( lError_C > lDistance ) 
 8000bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	dd08      	ble.n	8000bcc <_Z12LCD_DrawLinettttt+0xde>
		{ 
			lError_C -= lDistance; 
 8000bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
			usC_Current += lIncrease_C; 
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000bc8:	4413      	add	r3, r2
 8000bca:	85bb      	strh	r3, [r7, #44]	; 0x2c
		}  
		
		if ( lError_P > lDistance ) 
 8000bcc:	6a3a      	ldr	r2, [r7, #32]
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dd08      	ble.n	8000be6 <_Z12LCD_DrawLinettttt+0xf8>
		{ 
			lError_P -= lDistance; 
 8000bd4:	6a3a      	ldr	r2, [r7, #32]
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	623b      	str	r3, [r7, #32]
			usP_Current += lIncrease_P; 
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000be2:	4413      	add	r3, r2
 8000be4:	857b      	strh	r3, [r7, #42]	; 0x2a
	for ( us = 0; us <= lDistance + 1; us ++ ) 
 8000be6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000be8:	3301      	adds	r3, #1
 8000bea:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000bec:	e7cd      	b.n	8000b8a <_Z12LCD_DrawLinettttt+0x9c>
		} 
		
	}  
	
	
}   
 8000bee:	bf00      	nop
 8000bf0:	3734      	adds	r7, #52	; 0x34
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd90      	pop	{r4, r7, pc}

08000bf6 <_Z22LCD_DrawEmptyRectanglettttt>:
void LCD_DrawEmptyRectangle (uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2, uint16_t usColor){
 8000bf6:	b590      	push	{r4, r7, lr}
 8000bf8:	b087      	sub	sp, #28
 8000bfa:	af02      	add	r7, sp, #8
 8000bfc:	4604      	mov	r4, r0
 8000bfe:	4608      	mov	r0, r1
 8000c00:	4611      	mov	r1, r2
 8000c02:	461a      	mov	r2, r3
 8000c04:	4623      	mov	r3, r4
 8000c06:	80fb      	strh	r3, [r7, #6]
 8000c08:	4603      	mov	r3, r0
 8000c0a:	80bb      	strh	r3, [r7, #4]
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	807b      	strh	r3, [r7, #2]
 8000c10:	4613      	mov	r3, r2
 8000c12:	803b      	strh	r3, [r7, #0]
for(int i =0;i<=3;i++){
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2b03      	cmp	r3, #3
 8000c1c:	dc47      	bgt.n	8000cae <_Z22LCD_DrawEmptyRectanglettttt+0xb8>
	LCD_DrawLine(usC1,usP1+i,usC2,usP1+i,usColor);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	b29a      	uxth	r2, r3
 8000c22:	88bb      	ldrh	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	b299      	uxth	r1, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	88bb      	ldrh	r3, [r7, #4]
 8000c2e:	4413      	add	r3, r2
 8000c30:	b29c      	uxth	r4, r3
 8000c32:	887a      	ldrh	r2, [r7, #2]
 8000c34:	88f8      	ldrh	r0, [r7, #6]
 8000c36:	8c3b      	ldrh	r3, [r7, #32]
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	4623      	mov	r3, r4
 8000c3c:	f7ff ff57 	bl	8000aee <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC1,usP2+i,usC2,usP2+i,usColor);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	883b      	ldrh	r3, [r7, #0]
 8000c46:	4413      	add	r3, r2
 8000c48:	b299      	uxth	r1, r3
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	883b      	ldrh	r3, [r7, #0]
 8000c50:	4413      	add	r3, r2
 8000c52:	b29c      	uxth	r4, r3
 8000c54:	887a      	ldrh	r2, [r7, #2]
 8000c56:	88f8      	ldrh	r0, [r7, #6]
 8000c58:	8c3b      	ldrh	r3, [r7, #32]
 8000c5a:	9300      	str	r3, [sp, #0]
 8000c5c:	4623      	mov	r3, r4
 8000c5e:	f7ff ff46 	bl	8000aee <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC1+i,usP1,usC1+i,usP2,usColor);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	b29a      	uxth	r2, r3
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	4413      	add	r3, r2
 8000c6a:	b298      	uxth	r0, r3
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	4413      	add	r3, r2
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	883c      	ldrh	r4, [r7, #0]
 8000c78:	88b9      	ldrh	r1, [r7, #4]
 8000c7a:	8c3b      	ldrh	r3, [r7, #32]
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	4623      	mov	r3, r4
 8000c80:	f7ff ff35 	bl	8000aee <_Z12LCD_DrawLinettttt>
	LCD_DrawLine(usC2-i,usP1,usC2-i,usP2,usColor);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	887a      	ldrh	r2, [r7, #2]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	b298      	uxth	r0, r3
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	887a      	ldrh	r2, [r7, #2]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	883c      	ldrh	r4, [r7, #0]
 8000c9a:	88b9      	ldrh	r1, [r7, #4]
 8000c9c:	8c3b      	ldrh	r3, [r7, #32]
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	4623      	mov	r3, r4
 8000ca2:	f7ff ff24 	bl	8000aee <_Z12LCD_DrawLinettttt>
for(int i =0;i<=3;i++){
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	e7b4      	b.n	8000c18 <_Z22LCD_DrawEmptyRectanglettttt+0x22>
}
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd90      	pop	{r4, r7, pc}
	...

08000cb8 <_Z12LCD_DrawCharttc>:

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	80fb      	strh	r3, [r7, #6]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	80bb      	strh	r3, [r7, #4]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000cca:	78fb      	ldrb	r3, [r7, #3]
 8000ccc:	3b20      	subs	r3, #32
 8000cce:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8000cd0:	88b9      	ldrh	r1, [r7, #4]
 8000cd2:	88f8      	ldrh	r0, [r7, #6]
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	2208      	movs	r2, #8
 8000cd8:	f7ff fe70 	bl	80009bc <_Z14LCD_OpenWindowtttt>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000cdc:	202c      	movs	r0, #44	; 0x2c
 8000cde:	f7ff fd35 	bl	800074c <_Z13LCD_Write_Cmdt>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	73bb      	strb	r3, [r7, #14]
 8000ce6:	7bbb      	ldrb	r3, [r7, #14]
 8000ce8:	2b0f      	cmp	r3, #15
 8000cea:	d824      	bhi.n	8000d36 <_Z12LCD_DrawCharttc+0x7e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8000cec:	7b3a      	ldrb	r2, [r7, #12]
 8000cee:	7bbb      	ldrb	r3, [r7, #14]
 8000cf0:	4913      	ldr	r1, [pc, #76]	; (8000d40 <_Z12LCD_DrawCharttc+0x88>)
 8000cf2:	0112      	lsls	r2, r2, #4
 8000cf4:	440a      	add	r2, r1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	737b      	strb	r3, [r7, #13]
 8000d00:	7b7b      	ldrb	r3, [r7, #13]
 8000d02:	2b07      	cmp	r3, #7
 8000d04:	d813      	bhi.n	8000d2e <_Z12LCD_DrawCharttc+0x76>
		{
			if ( ucTemp & 0x01 )
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d004      	beq.n	8000d1a <_Z12LCD_DrawCharttc+0x62>
				LCD_Write_Data ( WHITE );
 8000d10:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d14:	f7ff fd28 	bl	8000768 <_Z14LCD_Write_Datat>
 8000d18:	e002      	b.n	8000d20 <_Z12LCD_DrawCharttc+0x68>
			
			else
				LCD_Write_Data (  BLACK );
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f7ff fd24 	bl	8000768 <_Z14LCD_Write_Datat>
			
			ucTemp >>= 1;		
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	085b      	lsrs	r3, r3, #1
 8000d24:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8000d26:	7b7b      	ldrb	r3, [r7, #13]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	737b      	strb	r3, [r7, #13]
 8000d2c:	e7e8      	b.n	8000d00 <_Z12LCD_DrawCharttc+0x48>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8000d2e:	7bbb      	ldrb	r3, [r7, #14]
 8000d30:	3301      	adds	r3, #1
 8000d32:	73bb      	strb	r3, [r7, #14]
 8000d34:	e7d7      	b.n	8000ce6 <_Z12LCD_DrawCharttc+0x2e>
			
		}
		
	}
	
}
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	080023d8 	.word	0x080023d8

08000d44 <_Z14LCD_DrawStringttPKc>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	603a      	str	r2, [r7, #0]
 8000d4e:	80fb      	strh	r3, [r7, #6]
 8000d50:	460b      	mov	r3, r1
 8000d52:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d01d      	beq.n	8000d98 <_Z14LCD_DrawStringttPKc+0x54>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8000d5c:	88fb      	ldrh	r3, [r7, #6]
 8000d5e:	2be8      	cmp	r3, #232	; 0xe8
 8000d60:	d904      	bls.n	8000d6c <_Z14LCD_DrawStringttPKc+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8000d62:	2300      	movs	r3, #0
 8000d64:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8000d66:	88bb      	ldrh	r3, [r7, #4]
 8000d68:	3310      	adds	r3, #16
 8000d6a:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8000d6c:	88bb      	ldrh	r3, [r7, #4]
 8000d6e:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8000d72:	d903      	bls.n	8000d7c <_Z14LCD_DrawStringttPKc+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8000d74:	2300      	movs	r3, #0
 8000d76:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	781a      	ldrb	r2, [r3, #0]
 8000d80:	88b9      	ldrh	r1, [r7, #4]
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff97 	bl	8000cb8 <_Z12LCD_DrawCharttc>
		
		pStr ++;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	3308      	adds	r3, #8
 8000d94:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8000d96:	e7dd      	b.n	8000d54 <_Z14LCD_DrawStringttPKc+0x10>
		
	}
	
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <_Z11LCD_DrawDotttt>:


//Task 2
void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	80fb      	strh	r3, [r7, #6]
 8000daa:	460b      	mov	r3, r1
 8000dac:	80bb      	strh	r3, [r7, #4]
 8000dae:	4613      	mov	r3, r2
 8000db0:	807b      	strh	r3, [r7, #2]
	/*
	 *  Task 2 : Implement the LCD_DrawDot to turn on a particular dot on the LCD.
	 */
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1);
 8000db2:	88b9      	ldrh	r1, [r7, #4]
 8000db4:	88f8      	ldrh	r0, [r7, #6]
 8000db6:	2301      	movs	r3, #1
 8000db8:	2201      	movs	r2, #1
 8000dba:	f7ff fdff 	bl	80009bc <_Z14LCD_OpenWindowtttt>
	LCD_Write_Cmd ( CMD_SetPixel );
 8000dbe:	202c      	movs	r0, #44	; 0x2c
 8000dc0:	f7ff fcc4 	bl	800074c <_Z13LCD_Write_Cmdt>
	LCD_Write_Data ( usColor );
 8000dc4:	887b      	ldrh	r3, [r7, #2]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fcce 	bl	8000768 <_Z14LCD_Write_Datat>
}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b09e      	sub	sp, #120	; 0x78
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dda:	f000 fa17 	bl	800120c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dde:	f000 f816 	bl	8000e0e <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de2:	f000 f863 	bl	8000eac <_ZL12MX_GPIO_Initv>
  MX_FSMC_Init();
 8000de6:	f000 f8cd 	bl	8000f84 <_ZL12MX_FSMC_Initv>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 8000dea:	f7ff fc64 	bl	80006b6 <_Z8LCD_INITv>
Game game;
 8000dee:	463b      	mov	r3, r7
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fa53 	bl	800029c <_ZN4GameC1Ev>
game.menu.setCurrentMenu(Menu::singlePlayerOptionsScreen);
 8000df6:	463b      	mov	r3, r7
 8000df8:	3348      	adds	r3, #72	; 0x48
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fb67 	bl	80004d0 <_ZN4Menu14setCurrentMenuEi>
game.menu.displayCurrentMenu();
 8000e02:	463b      	mov	r3, r7
 8000e04:	3348      	adds	r3, #72	; 0x48
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fac0 	bl	800038c <_ZN4Menu18displayCurrentMenuEv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <main+0x38>

08000e0e <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b090      	sub	sp, #64	; 0x40
 8000e12:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e14:	f107 0318 	add.w	r3, r7, #24
 8000e18:	2228      	movs	r2, #40	; 0x28
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f001 fa19 	bl	8002254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e30:	2301      	movs	r3, #1
 8000e32:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e38:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e42:	2302      	movs	r3, #2
 8000e44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e4a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e4c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e50:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e52:	f107 0318 	add.w	r3, r7, #24
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 fcca 	bl	80017f0 <HAL_RCC_OscConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	bf14      	ite	ne
 8000e62:	2301      	movne	r3, #1
 8000e64:	2300      	moveq	r3, #0
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8000e6c:	f000 f8f4 	bl	8001058 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e70:	230f      	movs	r3, #15
 8000e72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e74:	2302      	movs	r3, #2
 8000e76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	2102      	movs	r1, #2
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 ff32 	bl	8001cf4 <HAL_RCC_ClockConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	bf14      	ite	ne
 8000e96:	2301      	movne	r3, #1
 8000e98:	2300      	moveq	r3, #0
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8000ea0:	f000 f8da 	bl	8001058 <Error_Handler>
  }
}
 8000ea4:	bf00      	nop
 8000ea6:	3740      	adds	r7, #64	; 0x40
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b088      	sub	sp, #32
 8000eb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0310 	add.w	r3, r7, #16
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec0:	4b2d      	ldr	r3, [pc, #180]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	4a2c      	ldr	r2, [pc, #176]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ec6:	f043 0310 	orr.w	r3, r3, #16
 8000eca:	6193      	str	r3, [r2, #24]
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	f003 0310 	and.w	r3, r3, #16
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed8:	4b27      	ldr	r3, [pc, #156]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	4a26      	ldr	r2, [pc, #152]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ee2:	6193      	str	r3, [r2, #24]
 8000ee4:	4b24      	ldr	r3, [pc, #144]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef0:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	4a20      	ldr	r2, [pc, #128]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000ef6:	f043 0320 	orr.w	r3, r3, #32
 8000efa:	6193      	str	r3, [r2, #24]
 8000efc:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	f003 0320 	and.w	r3, r3, #32
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4a1a      	ldr	r2, [pc, #104]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000f0e:	f043 0304 	orr.w	r3, r3, #4
 8000f12:	6193      	str	r3, [r2, #24]
 8000f14:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <_ZL12MX_GPIO_Initv+0xcc>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	f003 0304 	and.w	r3, r3, #4
 8000f1c:	603b      	str	r3, [r7, #0]
 8000f1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f26:	4815      	ldr	r0, [pc, #84]	; (8000f7c <_ZL12MX_GPIO_Initv+0xd0>)
 8000f28:	f000 fc4a 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2102      	movs	r1, #2
 8000f30:	4813      	ldr	r0, [pc, #76]	; (8000f80 <_ZL12MX_GPIO_Initv+0xd4>)
 8000f32:	f000 fc45 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f48:	f107 0310 	add.w	r3, r7, #16
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	480b      	ldr	r0, [pc, #44]	; (8000f7c <_ZL12MX_GPIO_Initv+0xd0>)
 8000f50:	f000 faa2 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f54:	2302      	movs	r3, #2
 8000f56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f60:	2303      	movs	r3, #3
 8000f62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4805      	ldr	r0, [pc, #20]	; (8000f80 <_ZL12MX_GPIO_Initv+0xd4>)
 8000f6c:	f000 fa94 	bl	8001498 <HAL_GPIO_Init>

}
 8000f70:	bf00      	nop
 8000f72:	3720      	adds	r7, #32
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40011400 	.word	0x40011400
 8000f80:	40011800 	.word	0x40011800

08000f84 <_ZL12MX_FSMC_Initv>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000f9c:	4b2b      	ldr	r3, [pc, #172]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000f9e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000fa2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000fa4:	4b29      	ldr	r3, [pc, #164]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fa6:	4a2a      	ldr	r2, [pc, #168]	; (8001050 <_ZL12MX_FSMC_Initv+0xcc>)
 8000fa8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000faa:	4b28      	ldr	r3, [pc, #160]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000fb0:	4b26      	ldr	r3, [pc, #152]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000fb6:	4b25      	ldr	r3, [pc, #148]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000fbc:	4b23      	ldr	r3, [pc, #140]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fbe:	2210      	movs	r2, #16
 8000fc0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000fc2:	4b22      	ldr	r3, [pc, #136]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000fc8:	4b20      	ldr	r3, [pc, #128]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000fce:	4b1f      	ldr	r3, [pc, #124]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fe0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000fe2:	4b1a      	ldr	r3, [pc, #104]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000fe8:	4b18      	ldr	r3, [pc, #96]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000fee:	4b17      	ldr	r3, [pc, #92]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000ff4:	4b15      	ldr	r3, [pc, #84]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000ffa:	230f      	movs	r3, #15
 8000ffc:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000ffe:	230f      	movs	r3, #15
 8001000:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001002:	23ff      	movs	r3, #255	; 0xff
 8001004:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001006:	230f      	movs	r3, #15
 8001008:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800100a:	2310      	movs	r3, #16
 800100c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800100e:	2311      	movs	r3, #17
 8001010:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001016:	1d3b      	adds	r3, r7, #4
 8001018:	2200      	movs	r2, #0
 800101a:	4619      	mov	r1, r3
 800101c:	480b      	ldr	r0, [pc, #44]	; (800104c <_ZL12MX_FSMC_Initv+0xc8>)
 800101e:	f000 ffc5 	bl	8001fac <HAL_SRAM_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <_ZL12MX_FSMC_Initv+0xb2>
  {
    Error_Handler( );
 8001032:	f000 f811 	bl	8001058 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001036:	4b07      	ldr	r3, [pc, #28]	; (8001054 <_ZL12MX_FSMC_Initv+0xd0>)
 8001038:	69db      	ldr	r3, [r3, #28]
 800103a:	4a06      	ldr	r2, [pc, #24]	; (8001054 <_ZL12MX_FSMC_Initv+0xd0>)
 800103c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001040:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001042:	bf00      	nop
 8001044:	3720      	adds	r7, #32
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	2000008c 	.word	0x2000008c
 8001050:	a0000104 	.word	0xa0000104
 8001054:	40010000 	.word	0x40010000

08001058 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105c:	b672      	cpsid	i
}
 800105e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001060:	e7fe      	b.n	8001060 <Error_Handler+0x8>
	...

08001064 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <HAL_MspInit+0x5c>)
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	4a14      	ldr	r2, [pc, #80]	; (80010c0 <HAL_MspInit+0x5c>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6193      	str	r3, [r2, #24]
 8001076:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_MspInit+0x5c>)
 8001078:	699b      	ldr	r3, [r3, #24]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001082:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <HAL_MspInit+0x5c>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	4a0e      	ldr	r2, [pc, #56]	; (80010c0 <HAL_MspInit+0x5c>)
 8001088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800108c:	61d3      	str	r3, [r2, #28]
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <HAL_MspInit+0x5c>)
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <HAL_MspInit+0x60>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <HAL_MspInit+0x60>)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40010000 	.word	0x40010000

080010c8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80010ce:	f107 0308 	add.w	r3, r7, #8
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <HAL_FSMC_MspInit+0x78>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d129      	bne.n	8001138 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80010e4:	4b16      	ldr	r3, [pc, #88]	; (8001140 <HAL_FSMC_MspInit+0x78>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80010ea:	4b16      	ldr	r3, [pc, #88]	; (8001144 <HAL_FSMC_MspInit+0x7c>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	4a15      	ldr	r2, [pc, #84]	; (8001144 <HAL_FSMC_MspInit+0x7c>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f4:	6153      	str	r3, [r2, #20]
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_FSMC_MspInit+0x7c>)
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001102:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001106:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800110c:	2303      	movs	r3, #3
 800110e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	4619      	mov	r1, r3
 8001116:	480c      	ldr	r0, [pc, #48]	; (8001148 <HAL_FSMC_MspInit+0x80>)
 8001118:	f000 f9be 	bl	8001498 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800111c:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001120:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001122:	2302      	movs	r3, #2
 8001124:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	4619      	mov	r1, r3
 8001130:	4806      	ldr	r0, [pc, #24]	; (800114c <HAL_FSMC_MspInit+0x84>)
 8001132:	f000 f9b1 	bl	8001498 <HAL_GPIO_Init>
 8001136:	e000      	b.n	800113a <HAL_FSMC_MspInit+0x72>
    return;
 8001138:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200000d4 	.word	0x200000d4
 8001144:	40021000 	.word	0x40021000
 8001148:	40011800 	.word	0x40011800
 800114c:	40011400 	.word	0x40011400

08001150 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001158:	f7ff ffb6 	bl	80010c8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <NMI_Handler+0x4>

0800116a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <MemManage_Handler+0x4>

08001176 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117a:	e7fe      	b.n	800117a <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	e7fe      	b.n	8001180 <UsageFault_Handler+0x4>

08001182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr

0800118e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr

0800119a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011aa:	f000 f875 	bl	8001298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b6:	bf00      	nop
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
	...

080011c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011c0:	f7ff fff7 	bl	80011b2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c4:	480b      	ldr	r0, [pc, #44]	; (80011f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011c6:	490c      	ldr	r1, [pc, #48]	; (80011f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011cc:	e002      	b.n	80011d4 <LoopCopyDataInit>

080011ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d2:	3304      	adds	r3, #4

080011d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d8:	d3f9      	bcc.n	80011ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011da:	4a09      	ldr	r2, [pc, #36]	; (8001200 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011dc:	4c09      	ldr	r4, [pc, #36]	; (8001204 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e0:	e001      	b.n	80011e6 <LoopFillZerobss>

080011e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e4:	3204      	adds	r2, #4

080011e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e8:	d3fb      	bcc.n	80011e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ea:	f001 f807 	bl	80021fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ee:	f7ff fdf1 	bl	8000dd4 <main>
  bx lr
 80011f2:	4770      	bx	lr
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011fc:	080029f4 	.word	0x080029f4
  ldr r2, =_sbss
 8001200:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001204:	200000e4 	.word	0x200000e4

08001208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC1_2_IRQHandler>
	...

0800120c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <HAL_Init+0x28>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a07      	ldr	r2, [pc, #28]	; (8001234 <HAL_Init+0x28>)
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f907 	bl	8001430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001222:	200f      	movs	r0, #15
 8001224:	f000 f808 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001228:	f7ff ff1c 	bl	8001064 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_InitTick+0x54>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_InitTick+0x58>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001252:	fbb2 f3f3 	udiv	r3, r2, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f911 	bl	800147e <HAL_SYSTICK_Config>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e00e      	b.n	8001284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d80a      	bhi.n	8001282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f000 f8e7 	bl	8001446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001278:	4a06      	ldr	r2, [pc, #24]	; (8001294 <HAL_InitTick+0x5c>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e000      	b.n	8001284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000000 	.word	0x20000000
 8001290:	20000008 	.word	0x20000008
 8001294:	20000004 	.word	0x20000004

08001298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <HAL_IncTick+0x1c>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_IncTick+0x20>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a03      	ldr	r2, [pc, #12]	; (80012b8 <HAL_IncTick+0x20>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	20000008 	.word	0x20000008
 80012b8:	200000d8 	.word	0x200000d8

080012bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b02      	ldr	r3, [pc, #8]	; (80012cc <HAL_GetTick+0x10>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr
 80012cc:	200000d8 	.word	0x200000d8

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	2b00      	cmp	r3, #0
 8001346:	db0a      	blt.n	800135e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	b2da      	uxtb	r2, r3
 800134c:	490c      	ldr	r1, [pc, #48]	; (8001380 <__NVIC_SetPriority+0x4c>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	440b      	add	r3, r1
 8001358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800135c:	e00a      	b.n	8001374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4908      	ldr	r1, [pc, #32]	; (8001384 <__NVIC_SetPriority+0x50>)
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	3b04      	subs	r3, #4
 800136c:	0112      	lsls	r2, r2, #4
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	440b      	add	r3, r1
 8001372:	761a      	strb	r2, [r3, #24]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	e000e100 	.word	0xe000e100
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f1c3 0307 	rsb	r3, r3, #7
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	bf28      	it	cs
 80013a6:	2304      	movcs	r3, #4
 80013a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3304      	adds	r3, #4
 80013ae:	2b06      	cmp	r3, #6
 80013b0:	d902      	bls.n	80013b8 <NVIC_EncodePriority+0x30>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3b03      	subs	r3, #3
 80013b6:	e000      	b.n	80013ba <NVIC_EncodePriority+0x32>
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013bc:	f04f 32ff 	mov.w	r2, #4294967295
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43da      	mvns	r2, r3
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	401a      	ands	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	43d9      	mvns	r1, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e0:	4313      	orrs	r3, r2
         );
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3724      	adds	r7, #36	; 0x24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013fc:	d301      	bcc.n	8001402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fe:	2301      	movs	r3, #1
 8001400:	e00f      	b.n	8001422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001402:	4a0a      	ldr	r2, [pc, #40]	; (800142c <SysTick_Config+0x40>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140a:	210f      	movs	r1, #15
 800140c:	f04f 30ff 	mov.w	r0, #4294967295
 8001410:	f7ff ff90 	bl	8001334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <SysTick_Config+0x40>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <SysTick_Config+0x40>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff49 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
 8001452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001458:	f7ff ff5e 	bl	8001318 <__NVIC_GetPriorityGrouping>
 800145c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	68b9      	ldr	r1, [r7, #8]
 8001462:	6978      	ldr	r0, [r7, #20]
 8001464:	f7ff ff90 	bl	8001388 <NVIC_EncodePriority>
 8001468:	4602      	mov	r2, r0
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ff5f 	bl	8001334 <__NVIC_SetPriority>
}
 8001476:	bf00      	nop
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff ffb0 	bl	80013ec <SysTick_Config>
 800148c:	4603      	mov	r3, r0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001498:	b480      	push	{r7}
 800149a:	b08b      	sub	sp, #44	; 0x2c
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014a2:	2300      	movs	r3, #0
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014aa:	e179      	b.n	80017a0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014ac:	2201      	movs	r2, #1
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	69fa      	ldr	r2, [r7, #28]
 80014bc:	4013      	ands	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 8168 	bne.w	800179a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	4a96      	ldr	r2, [pc, #600]	; (8001728 <HAL_GPIO_Init+0x290>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d05e      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
 80014d4:	4a94      	ldr	r2, [pc, #592]	; (8001728 <HAL_GPIO_Init+0x290>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d875      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 80014da:	4a94      	ldr	r2, [pc, #592]	; (800172c <HAL_GPIO_Init+0x294>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d058      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
 80014e0:	4a92      	ldr	r2, [pc, #584]	; (800172c <HAL_GPIO_Init+0x294>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d86f      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 80014e6:	4a92      	ldr	r2, [pc, #584]	; (8001730 <HAL_GPIO_Init+0x298>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d052      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
 80014ec:	4a90      	ldr	r2, [pc, #576]	; (8001730 <HAL_GPIO_Init+0x298>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d869      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 80014f2:	4a90      	ldr	r2, [pc, #576]	; (8001734 <HAL_GPIO_Init+0x29c>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d04c      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
 80014f8:	4a8e      	ldr	r2, [pc, #568]	; (8001734 <HAL_GPIO_Init+0x29c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d863      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 80014fe:	4a8e      	ldr	r2, [pc, #568]	; (8001738 <HAL_GPIO_Init+0x2a0>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d046      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
 8001504:	4a8c      	ldr	r2, [pc, #560]	; (8001738 <HAL_GPIO_Init+0x2a0>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d85d      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 800150a:	2b12      	cmp	r3, #18
 800150c:	d82a      	bhi.n	8001564 <HAL_GPIO_Init+0xcc>
 800150e:	2b12      	cmp	r3, #18
 8001510:	d859      	bhi.n	80015c6 <HAL_GPIO_Init+0x12e>
 8001512:	a201      	add	r2, pc, #4	; (adr r2, 8001518 <HAL_GPIO_Init+0x80>)
 8001514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001518:	08001593 	.word	0x08001593
 800151c:	0800156d 	.word	0x0800156d
 8001520:	0800157f 	.word	0x0800157f
 8001524:	080015c1 	.word	0x080015c1
 8001528:	080015c7 	.word	0x080015c7
 800152c:	080015c7 	.word	0x080015c7
 8001530:	080015c7 	.word	0x080015c7
 8001534:	080015c7 	.word	0x080015c7
 8001538:	080015c7 	.word	0x080015c7
 800153c:	080015c7 	.word	0x080015c7
 8001540:	080015c7 	.word	0x080015c7
 8001544:	080015c7 	.word	0x080015c7
 8001548:	080015c7 	.word	0x080015c7
 800154c:	080015c7 	.word	0x080015c7
 8001550:	080015c7 	.word	0x080015c7
 8001554:	080015c7 	.word	0x080015c7
 8001558:	080015c7 	.word	0x080015c7
 800155c:	08001575 	.word	0x08001575
 8001560:	08001589 	.word	0x08001589
 8001564:	4a75      	ldr	r2, [pc, #468]	; (800173c <HAL_GPIO_Init+0x2a4>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d013      	beq.n	8001592 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800156a:	e02c      	b.n	80015c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	623b      	str	r3, [r7, #32]
          break;
 8001572:	e029      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	3304      	adds	r3, #4
 800157a:	623b      	str	r3, [r7, #32]
          break;
 800157c:	e024      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	3308      	adds	r3, #8
 8001584:	623b      	str	r3, [r7, #32]
          break;
 8001586:	e01f      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	330c      	adds	r3, #12
 800158e:	623b      	str	r3, [r7, #32]
          break;
 8001590:	e01a      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d102      	bne.n	80015a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800159a:	2304      	movs	r3, #4
 800159c:	623b      	str	r3, [r7, #32]
          break;
 800159e:	e013      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d105      	bne.n	80015b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015a8:	2308      	movs	r3, #8
 80015aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69fa      	ldr	r2, [r7, #28]
 80015b0:	611a      	str	r2, [r3, #16]
          break;
 80015b2:	e009      	b.n	80015c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015b4:	2308      	movs	r3, #8
 80015b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69fa      	ldr	r2, [r7, #28]
 80015bc:	615a      	str	r2, [r3, #20]
          break;
 80015be:	e003      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
          break;
 80015c4:	e000      	b.n	80015c8 <HAL_GPIO_Init+0x130>
          break;
 80015c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	2bff      	cmp	r3, #255	; 0xff
 80015cc:	d801      	bhi.n	80015d2 <HAL_GPIO_Init+0x13a>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	e001      	b.n	80015d6 <HAL_GPIO_Init+0x13e>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3304      	adds	r3, #4
 80015d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	2bff      	cmp	r3, #255	; 0xff
 80015dc:	d802      	bhi.n	80015e4 <HAL_GPIO_Init+0x14c>
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	e002      	b.n	80015ea <HAL_GPIO_Init+0x152>
 80015e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e6:	3b08      	subs	r3, #8
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	210f      	movs	r1, #15
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	fa01 f303 	lsl.w	r3, r1, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	401a      	ands	r2, r3
 80015fc:	6a39      	ldr	r1, [r7, #32]
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	fa01 f303 	lsl.w	r3, r1, r3
 8001604:	431a      	orrs	r2, r3
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 80c1 	beq.w	800179a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001618:	4b49      	ldr	r3, [pc, #292]	; (8001740 <HAL_GPIO_Init+0x2a8>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	4a48      	ldr	r2, [pc, #288]	; (8001740 <HAL_GPIO_Init+0x2a8>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6193      	str	r3, [r2, #24]
 8001624:	4b46      	ldr	r3, [pc, #280]	; (8001740 <HAL_GPIO_Init+0x2a8>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001630:	4a44      	ldr	r2, [pc, #272]	; (8001744 <HAL_GPIO_Init+0x2ac>)
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	3302      	adds	r3, #2
 8001638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800163e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	220f      	movs	r2, #15
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	4013      	ands	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4a3c      	ldr	r2, [pc, #240]	; (8001748 <HAL_GPIO_Init+0x2b0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d01f      	beq.n	800169c <HAL_GPIO_Init+0x204>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a3b      	ldr	r2, [pc, #236]	; (800174c <HAL_GPIO_Init+0x2b4>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d019      	beq.n	8001698 <HAL_GPIO_Init+0x200>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a3a      	ldr	r2, [pc, #232]	; (8001750 <HAL_GPIO_Init+0x2b8>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d013      	beq.n	8001694 <HAL_GPIO_Init+0x1fc>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a39      	ldr	r2, [pc, #228]	; (8001754 <HAL_GPIO_Init+0x2bc>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d00d      	beq.n	8001690 <HAL_GPIO_Init+0x1f8>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a38      	ldr	r2, [pc, #224]	; (8001758 <HAL_GPIO_Init+0x2c0>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d007      	beq.n	800168c <HAL_GPIO_Init+0x1f4>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a37      	ldr	r2, [pc, #220]	; (800175c <HAL_GPIO_Init+0x2c4>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d101      	bne.n	8001688 <HAL_GPIO_Init+0x1f0>
 8001684:	2305      	movs	r3, #5
 8001686:	e00a      	b.n	800169e <HAL_GPIO_Init+0x206>
 8001688:	2306      	movs	r3, #6
 800168a:	e008      	b.n	800169e <HAL_GPIO_Init+0x206>
 800168c:	2304      	movs	r3, #4
 800168e:	e006      	b.n	800169e <HAL_GPIO_Init+0x206>
 8001690:	2303      	movs	r3, #3
 8001692:	e004      	b.n	800169e <HAL_GPIO_Init+0x206>
 8001694:	2302      	movs	r3, #2
 8001696:	e002      	b.n	800169e <HAL_GPIO_Init+0x206>
 8001698:	2301      	movs	r3, #1
 800169a:	e000      	b.n	800169e <HAL_GPIO_Init+0x206>
 800169c:	2300      	movs	r3, #0
 800169e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016a0:	f002 0203 	and.w	r2, r2, #3
 80016a4:	0092      	lsls	r2, r2, #2
 80016a6:	4093      	lsls	r3, r2
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016ae:	4925      	ldr	r1, [pc, #148]	; (8001744 <HAL_GPIO_Init+0x2ac>)
 80016b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b2:	089b      	lsrs	r3, r3, #2
 80016b4:	3302      	adds	r3, #2
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d006      	beq.n	80016d6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	4924      	ldr	r1, [pc, #144]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	608b      	str	r3, [r1, #8]
 80016d4:	e006      	b.n	80016e4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016d6:	4b22      	ldr	r3, [pc, #136]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016d8:	689a      	ldr	r2, [r3, #8]
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	43db      	mvns	r3, r3
 80016de:	4920      	ldr	r1, [pc, #128]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d006      	beq.n	80016fe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016f0:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	491a      	ldr	r1, [pc, #104]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	60cb      	str	r3, [r1, #12]
 80016fc:	e006      	b.n	800170c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016fe:	4b18      	ldr	r3, [pc, #96]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 8001700:	68da      	ldr	r2, [r3, #12]
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	43db      	mvns	r3, r3
 8001706:	4916      	ldr	r1, [pc, #88]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 8001708:	4013      	ands	r3, r2
 800170a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d025      	beq.n	8001764 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	4910      	ldr	r1, [pc, #64]	; (8001760 <HAL_GPIO_Init+0x2c8>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	604b      	str	r3, [r1, #4]
 8001724:	e025      	b.n	8001772 <HAL_GPIO_Init+0x2da>
 8001726:	bf00      	nop
 8001728:	10320000 	.word	0x10320000
 800172c:	10310000 	.word	0x10310000
 8001730:	10220000 	.word	0x10220000
 8001734:	10210000 	.word	0x10210000
 8001738:	10120000 	.word	0x10120000
 800173c:	10110000 	.word	0x10110000
 8001740:	40021000 	.word	0x40021000
 8001744:	40010000 	.word	0x40010000
 8001748:	40010800 	.word	0x40010800
 800174c:	40010c00 	.word	0x40010c00
 8001750:	40011000 	.word	0x40011000
 8001754:	40011400 	.word	0x40011400
 8001758:	40011800 	.word	0x40011800
 800175c:	40011c00 	.word	0x40011c00
 8001760:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_GPIO_Init+0x324>)
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	43db      	mvns	r3, r3
 800176c:	4913      	ldr	r1, [pc, #76]	; (80017bc <HAL_GPIO_Init+0x324>)
 800176e:	4013      	ands	r3, r2
 8001770:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d006      	beq.n	800178c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <HAL_GPIO_Init+0x324>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	490e      	ldr	r1, [pc, #56]	; (80017bc <HAL_GPIO_Init+0x324>)
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	4313      	orrs	r3, r2
 8001788:	600b      	str	r3, [r1, #0]
 800178a:	e006      	b.n	800179a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800178c:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <HAL_GPIO_Init+0x324>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	43db      	mvns	r3, r3
 8001794:	4909      	ldr	r1, [pc, #36]	; (80017bc <HAL_GPIO_Init+0x324>)
 8001796:	4013      	ands	r3, r2
 8001798:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800179a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179c:	3301      	adds	r3, #1
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a6:	fa22 f303 	lsr.w	r3, r2, r3
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f47f ae7e 	bne.w	80014ac <HAL_GPIO_Init+0x14>
  }
}
 80017b0:	bf00      	nop
 80017b2:	bf00      	nop
 80017b4:	372c      	adds	r7, #44	; 0x2c
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	40010400 	.word	0x40010400

080017c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
 80017cc:	4613      	mov	r3, r2
 80017ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d0:	787b      	ldrb	r3, [r7, #1]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017d6:	887a      	ldrh	r2, [r7, #2]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017dc:	e003      	b.n	80017e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017de:	887b      	ldrh	r3, [r7, #2]
 80017e0:	041a      	lsls	r2, r3, #16
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	611a      	str	r2, [r3, #16]
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e272      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b00      	cmp	r3, #0
 800180c:	f000 8087 	beq.w	800191e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001810:	4b92      	ldr	r3, [pc, #584]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 030c 	and.w	r3, r3, #12
 8001818:	2b04      	cmp	r3, #4
 800181a:	d00c      	beq.n	8001836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800181c:	4b8f      	ldr	r3, [pc, #572]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 030c 	and.w	r3, r3, #12
 8001824:	2b08      	cmp	r3, #8
 8001826:	d112      	bne.n	800184e <HAL_RCC_OscConfig+0x5e>
 8001828:	4b8c      	ldr	r3, [pc, #560]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001834:	d10b      	bne.n	800184e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001836:	4b89      	ldr	r3, [pc, #548]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d06c      	beq.n	800191c <HAL_RCC_OscConfig+0x12c>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d168      	bne.n	800191c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e24c      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001856:	d106      	bne.n	8001866 <HAL_RCC_OscConfig+0x76>
 8001858:	4b80      	ldr	r3, [pc, #512]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a7f      	ldr	r2, [pc, #508]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800185e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	e02e      	b.n	80018c4 <HAL_RCC_OscConfig+0xd4>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0x98>
 800186e:	4b7b      	ldr	r3, [pc, #492]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a7a      	ldr	r2, [pc, #488]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b78      	ldr	r3, [pc, #480]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a77      	ldr	r2, [pc, #476]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	e01d      	b.n	80018c4 <HAL_RCC_OscConfig+0xd4>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001890:	d10c      	bne.n	80018ac <HAL_RCC_OscConfig+0xbc>
 8001892:	4b72      	ldr	r3, [pc, #456]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a71      	ldr	r2, [pc, #452]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	4b6f      	ldr	r3, [pc, #444]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a6e      	ldr	r2, [pc, #440]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	e00b      	b.n	80018c4 <HAL_RCC_OscConfig+0xd4>
 80018ac:	4b6b      	ldr	r3, [pc, #428]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a6a      	ldr	r2, [pc, #424]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018b6:	6013      	str	r3, [r2, #0]
 80018b8:	4b68      	ldr	r3, [pc, #416]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a67      	ldr	r2, [pc, #412]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d013      	beq.n	80018f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018cc:	f7ff fcf6 	bl	80012bc <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d4:	f7ff fcf2 	bl	80012bc <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b64      	cmp	r3, #100	; 0x64
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e200      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e6:	4b5d      	ldr	r3, [pc, #372]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d0f0      	beq.n	80018d4 <HAL_RCC_OscConfig+0xe4>
 80018f2:	e014      	b.n	800191e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7ff fce2 	bl	80012bc <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018fc:	f7ff fcde 	bl	80012bc <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b64      	cmp	r3, #100	; 0x64
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e1ec      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800190e:	4b53      	ldr	r3, [pc, #332]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f0      	bne.n	80018fc <HAL_RCC_OscConfig+0x10c>
 800191a:	e000      	b.n	800191e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800191c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d063      	beq.n	80019f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800192a:	4b4c      	ldr	r3, [pc, #304]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 030c 	and.w	r3, r3, #12
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00b      	beq.n	800194e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001936:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b08      	cmp	r3, #8
 8001940:	d11c      	bne.n	800197c <HAL_RCC_OscConfig+0x18c>
 8001942:	4b46      	ldr	r3, [pc, #280]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d116      	bne.n	800197c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194e:	4b43      	ldr	r3, [pc, #268]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d005      	beq.n	8001966 <HAL_RCC_OscConfig+0x176>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d001      	beq.n	8001966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e1c0      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001966:	4b3d      	ldr	r3, [pc, #244]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	4939      	ldr	r1, [pc, #228]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001976:	4313      	orrs	r3, r2
 8001978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800197a:	e03a      	b.n	80019f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d020      	beq.n	80019c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001984:	4b36      	ldr	r3, [pc, #216]	; (8001a60 <HAL_RCC_OscConfig+0x270>)
 8001986:	2201      	movs	r2, #1
 8001988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7ff fc97 	bl	80012bc <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001992:	f7ff fc93 	bl	80012bc <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e1a1      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a4:	4b2d      	ldr	r3, [pc, #180]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b0:	4b2a      	ldr	r3, [pc, #168]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	00db      	lsls	r3, r3, #3
 80019be:	4927      	ldr	r1, [pc, #156]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	600b      	str	r3, [r1, #0]
 80019c4:	e015      	b.n	80019f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c6:	4b26      	ldr	r3, [pc, #152]	; (8001a60 <HAL_RCC_OscConfig+0x270>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fc76 	bl	80012bc <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d4:	f7ff fc72 	bl	80012bc <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e180      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e6:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0308 	and.w	r3, r3, #8
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d03a      	beq.n	8001a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d019      	beq.n	8001a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a06:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <HAL_RCC_OscConfig+0x274>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0c:	f7ff fc56 	bl	80012bc <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a14:	f7ff fc52 	bl	80012bc <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e160      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a26:	4b0d      	ldr	r3, [pc, #52]	; (8001a5c <HAL_RCC_OscConfig+0x26c>)
 8001a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d0f0      	beq.n	8001a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a32:	2001      	movs	r0, #1
 8001a34:	f000 fa9c 	bl	8001f70 <RCC_Delay>
 8001a38:	e01c      	b.n	8001a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <HAL_RCC_OscConfig+0x274>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a40:	f7ff fc3c 	bl	80012bc <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a46:	e00f      	b.n	8001a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a48:	f7ff fc38 	bl	80012bc <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d908      	bls.n	8001a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e146      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	42420000 	.word	0x42420000
 8001a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a68:	4b92      	ldr	r3, [pc, #584]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1e9      	bne.n	8001a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 80a6 	beq.w	8001bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a82:	2300      	movs	r3, #0
 8001a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a86:	4b8b      	ldr	r3, [pc, #556]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10d      	bne.n	8001aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	4b88      	ldr	r3, [pc, #544]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	4a87      	ldr	r2, [pc, #540]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	61d3      	str	r3, [r2, #28]
 8001a9e:	4b85      	ldr	r3, [pc, #532]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aae:	4b82      	ldr	r3, [pc, #520]	; (8001cb8 <HAL_RCC_OscConfig+0x4c8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d118      	bne.n	8001aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aba:	4b7f      	ldr	r3, [pc, #508]	; (8001cb8 <HAL_RCC_OscConfig+0x4c8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a7e      	ldr	r2, [pc, #504]	; (8001cb8 <HAL_RCC_OscConfig+0x4c8>)
 8001ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ac6:	f7ff fbf9 	bl	80012bc <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ace:	f7ff fbf5 	bl	80012bc <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b64      	cmp	r3, #100	; 0x64
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e103      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae0:	4b75      	ldr	r3, [pc, #468]	; (8001cb8 <HAL_RCC_OscConfig+0x4c8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0f0      	beq.n	8001ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d106      	bne.n	8001b02 <HAL_RCC_OscConfig+0x312>
 8001af4:	4b6f      	ldr	r3, [pc, #444]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	4a6e      	ldr	r2, [pc, #440]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	6213      	str	r3, [r2, #32]
 8001b00:	e02d      	b.n	8001b5e <HAL_RCC_OscConfig+0x36e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10c      	bne.n	8001b24 <HAL_RCC_OscConfig+0x334>
 8001b0a:	4b6a      	ldr	r3, [pc, #424]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	4a69      	ldr	r2, [pc, #420]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	f023 0301 	bic.w	r3, r3, #1
 8001b14:	6213      	str	r3, [r2, #32]
 8001b16:	4b67      	ldr	r3, [pc, #412]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	4a66      	ldr	r2, [pc, #408]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	f023 0304 	bic.w	r3, r3, #4
 8001b20:	6213      	str	r3, [r2, #32]
 8001b22:	e01c      	b.n	8001b5e <HAL_RCC_OscConfig+0x36e>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	2b05      	cmp	r3, #5
 8001b2a:	d10c      	bne.n	8001b46 <HAL_RCC_OscConfig+0x356>
 8001b2c:	4b61      	ldr	r3, [pc, #388]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	4a60      	ldr	r2, [pc, #384]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	f043 0304 	orr.w	r3, r3, #4
 8001b36:	6213      	str	r3, [r2, #32]
 8001b38:	4b5e      	ldr	r3, [pc, #376]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	4a5d      	ldr	r2, [pc, #372]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6213      	str	r3, [r2, #32]
 8001b44:	e00b      	b.n	8001b5e <HAL_RCC_OscConfig+0x36e>
 8001b46:	4b5b      	ldr	r3, [pc, #364]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	4a5a      	ldr	r2, [pc, #360]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b4c:	f023 0301 	bic.w	r3, r3, #1
 8001b50:	6213      	str	r3, [r2, #32]
 8001b52:	4b58      	ldr	r3, [pc, #352]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	6a1b      	ldr	r3, [r3, #32]
 8001b56:	4a57      	ldr	r2, [pc, #348]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	f023 0304 	bic.w	r3, r3, #4
 8001b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d015      	beq.n	8001b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b66:	f7ff fba9 	bl	80012bc <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f7ff fba5 	bl	80012bc <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e0b1      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b84:	4b4b      	ldr	r3, [pc, #300]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d0ee      	beq.n	8001b6e <HAL_RCC_OscConfig+0x37e>
 8001b90:	e014      	b.n	8001bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b92:	f7ff fb93 	bl	80012bc <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b98:	e00a      	b.n	8001bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7ff fb8f 	bl	80012bc <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e09b      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb0:	4b40      	ldr	r3, [pc, #256]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1ee      	bne.n	8001b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bbc:	7dfb      	ldrb	r3, [r7, #23]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d105      	bne.n	8001bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bc2:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	4a3b      	ldr	r2, [pc, #236]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 8087 	beq.w	8001ce6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd8:	4b36      	ldr	r3, [pc, #216]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 030c 	and.w	r3, r3, #12
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	d061      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d146      	bne.n	8001c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bec:	4b33      	ldr	r3, [pc, #204]	; (8001cbc <HAL_RCC_OscConfig+0x4cc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf2:	f7ff fb63 	bl	80012bc <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf8:	e008      	b.n	8001c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfa:	f7ff fb5f 	bl	80012bc <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e06d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0c:	4b29      	ldr	r3, [pc, #164]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f0      	bne.n	8001bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c20:	d108      	bne.n	8001c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c22:	4b24      	ldr	r3, [pc, #144]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	4921      	ldr	r1, [pc, #132]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a19      	ldr	r1, [r3, #32]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c44:	430b      	orrs	r3, r1
 8001c46:	491b      	ldr	r1, [pc, #108]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c4c:	4b1b      	ldr	r3, [pc, #108]	; (8001cbc <HAL_RCC_OscConfig+0x4cc>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c52:	f7ff fb33 	bl	80012bc <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5a:	f7ff fb2f 	bl	80012bc <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e03d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c6c:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x46a>
 8001c78:	e035      	b.n	8001ce6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7a:	4b10      	ldr	r3, [pc, #64]	; (8001cbc <HAL_RCC_OscConfig+0x4cc>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7ff fb1c 	bl	80012bc <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c88:	f7ff fb18 	bl	80012bc <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e026      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f0      	bne.n	8001c88 <HAL_RCC_OscConfig+0x498>
 8001ca6:	e01e      	b.n	8001ce6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d107      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e019      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	40007000 	.word	0x40007000
 8001cbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <HAL_RCC_OscConfig+0x500>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d106      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d001      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3718      	adds	r7, #24
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000

08001cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0d0      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d08:	4b6a      	ldr	r3, [pc, #424]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d910      	bls.n	8001d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d16:	4b67      	ldr	r3, [pc, #412]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 0207 	bic.w	r2, r3, #7
 8001d1e:	4965      	ldr	r1, [pc, #404]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d26:	4b63      	ldr	r3, [pc, #396]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d001      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0b8      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d020      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d50:	4b59      	ldr	r3, [pc, #356]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4a58      	ldr	r2, [pc, #352]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d68:	4b53      	ldr	r3, [pc, #332]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	4a52      	ldr	r2, [pc, #328]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d74:	4b50      	ldr	r3, [pc, #320]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	494d      	ldr	r1, [pc, #308]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d040      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d107      	bne.n	8001daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	4b47      	ldr	r3, [pc, #284]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d115      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e07f      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d107      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db2:	4b41      	ldr	r3, [pc, #260]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d109      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e073      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc2:	4b3d      	ldr	r3, [pc, #244]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e06b      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd2:	4b39      	ldr	r3, [pc, #228]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f023 0203 	bic.w	r2, r3, #3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	4936      	ldr	r1, [pc, #216]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de4:	f7ff fa6a 	bl	80012bc <HAL_GetTick>
 8001de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dea:	e00a      	b.n	8001e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dec:	f7ff fa66 	bl	80012bc <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e053      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e02:	4b2d      	ldr	r3, [pc, #180]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f003 020c 	and.w	r2, r3, #12
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d1eb      	bne.n	8001dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e14:	4b27      	ldr	r3, [pc, #156]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d210      	bcs.n	8001e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e22:	4b24      	ldr	r3, [pc, #144]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 0207 	bic.w	r2, r3, #7
 8001e2a:	4922      	ldr	r1, [pc, #136]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e32:	4b20      	ldr	r3, [pc, #128]	; (8001eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d001      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e032      	b.n	8001eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e50:	4b19      	ldr	r3, [pc, #100]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	4916      	ldr	r1, [pc, #88]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d009      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e6e:	4b12      	ldr	r3, [pc, #72]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e82:	f000 f821 	bl	8001ec8 <HAL_RCC_GetSysClockFreq>
 8001e86:	4602      	mov	r2, r0
 8001e88:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	490a      	ldr	r1, [pc, #40]	; (8001ebc <HAL_RCC_ClockConfig+0x1c8>)
 8001e94:	5ccb      	ldrb	r3, [r1, r3]
 8001e96:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9a:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8001e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff f9c8 	bl	8001238 <HAL_InitTick>

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40022000 	.word	0x40022000
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	080029c8 	.word	0x080029c8
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d002      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d003      	beq.n	8001efe <HAL_RCC_GetSysClockFreq+0x36>
 8001ef6:	e027      	b.n	8001f48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef8:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001efa:	613b      	str	r3, [r7, #16]
      break;
 8001efc:	e027      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	0c9b      	lsrs	r3, r3, #18
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	4a17      	ldr	r2, [pc, #92]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f08:	5cd3      	ldrb	r3, [r2, r3]
 8001f0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d010      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f16:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	0c5b      	lsrs	r3, r3, #17
 8001f1c:	f003 0301 	and.w	r3, r3, #1
 8001f20:	4a11      	ldr	r2, [pc, #68]	; (8001f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f22:	5cd3      	ldrb	r3, [r2, r3]
 8001f24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a0d      	ldr	r2, [pc, #52]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f2a:	fb03 f202 	mul.w	r2, r3, r2
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e004      	b.n	8001f42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a0c      	ldr	r2, [pc, #48]	; (8001f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f3c:	fb02 f303 	mul.w	r3, r2, r3
 8001f40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	613b      	str	r3, [r7, #16]
      break;
 8001f46:	e002      	b.n	8001f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f48:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f4a:	613b      	str	r3, [r7, #16]
      break;
 8001f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f4e:	693b      	ldr	r3, [r7, #16]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	371c      	adds	r7, #28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	007a1200 	.word	0x007a1200
 8001f64:	080029d8 	.word	0x080029d8
 8001f68:	080029e8 	.word	0x080029e8
 8001f6c:	003d0900 	.word	0x003d0900

08001f70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f78:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <RCC_Delay+0x34>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <RCC_Delay+0x38>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	0a5b      	lsrs	r3, r3, #9
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f8c:	bf00      	nop
  }
  while (Delay --);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	1e5a      	subs	r2, r3, #1
 8001f92:	60fa      	str	r2, [r7, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f9      	bne.n	8001f8c <RCC_Delay+0x1c>
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	10624dd3 	.word	0x10624dd3

08001fac <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d004      	beq.n	8001fc8 <HAL_SRAM_Init+0x1c>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fc6:	d101      	bne.n	8001fcc <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e038      	b.n	800203e <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d106      	bne.n	8001fe6 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff f8b5 	bl	8001150 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3308      	adds	r3, #8
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	f000 f829 	bl	8002048 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	461a      	mov	r2, r3
 8002000:	68b9      	ldr	r1, [r7, #8]
 8002002:	f000 f88b 	bl	800211c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6858      	ldr	r0, [r3, #4]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	f000 f8b6 	bl	8002184 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	6892      	ldr	r2, [r2, #8]
 8002020:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	6892      	ldr	r2, [r2, #8]
 800202c:	f041 0101 	orr.w	r1, r1, #1
 8002030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8002048:	b480      	push	{r7}
 800204a:	b087      	sub	sp, #28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	f023 0101 	bic.w	r1, r3, #1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b08      	cmp	r3, #8
 8002070:	d102      	bne.n	8002078 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002072:	2340      	movs	r3, #64	; 0x40
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	e001      	b.n	800207c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8002088:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800208e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8002094:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800209a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80020a0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80020a6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80020ac:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80020b2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80020b8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80020d6:	4b10      	ldr	r3, [pc, #64]	; (8002118 <FSMC_NORSRAM_Init+0xd0>)
 80020d8:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020e0:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80020e8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	ea02 0103 	and.w	r1, r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4319      	orrs	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	371c      	adds	r7, #28
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	0008fb7f 	.word	0x0008fb7f

0800211c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002132:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	431a      	orrs	r2, r3
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	431a      	orrs	r2, r3
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	041b      	lsls	r3, r3, #16
 8002150:	431a      	orrs	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	3b01      	subs	r3, #1
 8002158:	051b      	lsls	r3, r3, #20
 800215a:	431a      	orrs	r2, r3
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	3b02      	subs	r3, #2
 8002162:	061b      	lsls	r3, r3, #24
 8002164:	431a      	orrs	r2, r3
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	3201      	adds	r2, #1
 8002170:	4319      	orrs	r1, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002198:	d11d      	bne.n	80021d6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	6811      	ldr	r1, [r2, #0]
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	6852      	ldr	r2, [r2, #4]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	4311      	orrs	r1, r2
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	6892      	ldr	r2, [r2, #8]
 80021b6:	0212      	lsls	r2, r2, #8
 80021b8:	4311      	orrs	r1, r2
 80021ba:	68ba      	ldr	r2, [r7, #8]
 80021bc:	6992      	ldr	r2, [r2, #24]
 80021be:	4311      	orrs	r1, r2
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	68d2      	ldr	r2, [r2, #12]
 80021c4:	0412      	lsls	r2, r2, #16
 80021c6:	430a      	orrs	r2, r1
 80021c8:	ea43 0102 	orr.w	r1, r3, r2
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80021d4:	e005      	b.n	80021e2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80021de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	cff00000 	.word	0xcff00000

080021f4 <_ZdlPvj>:
 80021f4:	f000 b800 	b.w	80021f8 <_ZdlPv>

080021f8 <_ZdlPv>:
 80021f8:	f000 b824 	b.w	8002244 <free>

080021fc <__libc_init_array>:
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	2600      	movs	r6, #0
 8002200:	4d0c      	ldr	r5, [pc, #48]	; (8002234 <__libc_init_array+0x38>)
 8002202:	4c0d      	ldr	r4, [pc, #52]	; (8002238 <__libc_init_array+0x3c>)
 8002204:	1b64      	subs	r4, r4, r5
 8002206:	10a4      	asrs	r4, r4, #2
 8002208:	42a6      	cmp	r6, r4
 800220a:	d109      	bne.n	8002220 <__libc_init_array+0x24>
 800220c:	f000 f880 	bl	8002310 <_init>
 8002210:	2600      	movs	r6, #0
 8002212:	4d0a      	ldr	r5, [pc, #40]	; (800223c <__libc_init_array+0x40>)
 8002214:	4c0a      	ldr	r4, [pc, #40]	; (8002240 <__libc_init_array+0x44>)
 8002216:	1b64      	subs	r4, r4, r5
 8002218:	10a4      	asrs	r4, r4, #2
 800221a:	42a6      	cmp	r6, r4
 800221c:	d105      	bne.n	800222a <__libc_init_array+0x2e>
 800221e:	bd70      	pop	{r4, r5, r6, pc}
 8002220:	f855 3b04 	ldr.w	r3, [r5], #4
 8002224:	4798      	blx	r3
 8002226:	3601      	adds	r6, #1
 8002228:	e7ee      	b.n	8002208 <__libc_init_array+0xc>
 800222a:	f855 3b04 	ldr.w	r3, [r5], #4
 800222e:	4798      	blx	r3
 8002230:	3601      	adds	r6, #1
 8002232:	e7f2      	b.n	800221a <__libc_init_array+0x1e>
 8002234:	080029ec 	.word	0x080029ec
 8002238:	080029ec 	.word	0x080029ec
 800223c:	080029ec 	.word	0x080029ec
 8002240:	080029f0 	.word	0x080029f0

08002244 <free>:
 8002244:	4b02      	ldr	r3, [pc, #8]	; (8002250 <free+0xc>)
 8002246:	4601      	mov	r1, r0
 8002248:	6818      	ldr	r0, [r3, #0]
 800224a:	f000 b80b 	b.w	8002264 <_free_r>
 800224e:	bf00      	nop
 8002250:	2000000c 	.word	0x2000000c

08002254 <memset>:
 8002254:	4603      	mov	r3, r0
 8002256:	4402      	add	r2, r0
 8002258:	4293      	cmp	r3, r2
 800225a:	d100      	bne.n	800225e <memset+0xa>
 800225c:	4770      	bx	lr
 800225e:	f803 1b01 	strb.w	r1, [r3], #1
 8002262:	e7f9      	b.n	8002258 <memset+0x4>

08002264 <_free_r>:
 8002264:	b538      	push	{r3, r4, r5, lr}
 8002266:	4605      	mov	r5, r0
 8002268:	2900      	cmp	r1, #0
 800226a:	d040      	beq.n	80022ee <_free_r+0x8a>
 800226c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002270:	1f0c      	subs	r4, r1, #4
 8002272:	2b00      	cmp	r3, #0
 8002274:	bfb8      	it	lt
 8002276:	18e4      	addlt	r4, r4, r3
 8002278:	f000 f83c 	bl	80022f4 <__malloc_lock>
 800227c:	4a1c      	ldr	r2, [pc, #112]	; (80022f0 <_free_r+0x8c>)
 800227e:	6813      	ldr	r3, [r2, #0]
 8002280:	b933      	cbnz	r3, 8002290 <_free_r+0x2c>
 8002282:	6063      	str	r3, [r4, #4]
 8002284:	6014      	str	r4, [r2, #0]
 8002286:	4628      	mov	r0, r5
 8002288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800228c:	f000 b838 	b.w	8002300 <__malloc_unlock>
 8002290:	42a3      	cmp	r3, r4
 8002292:	d908      	bls.n	80022a6 <_free_r+0x42>
 8002294:	6820      	ldr	r0, [r4, #0]
 8002296:	1821      	adds	r1, r4, r0
 8002298:	428b      	cmp	r3, r1
 800229a:	bf01      	itttt	eq
 800229c:	6819      	ldreq	r1, [r3, #0]
 800229e:	685b      	ldreq	r3, [r3, #4]
 80022a0:	1809      	addeq	r1, r1, r0
 80022a2:	6021      	streq	r1, [r4, #0]
 80022a4:	e7ed      	b.n	8002282 <_free_r+0x1e>
 80022a6:	461a      	mov	r2, r3
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	b10b      	cbz	r3, 80022b0 <_free_r+0x4c>
 80022ac:	42a3      	cmp	r3, r4
 80022ae:	d9fa      	bls.n	80022a6 <_free_r+0x42>
 80022b0:	6811      	ldr	r1, [r2, #0]
 80022b2:	1850      	adds	r0, r2, r1
 80022b4:	42a0      	cmp	r0, r4
 80022b6:	d10b      	bne.n	80022d0 <_free_r+0x6c>
 80022b8:	6820      	ldr	r0, [r4, #0]
 80022ba:	4401      	add	r1, r0
 80022bc:	1850      	adds	r0, r2, r1
 80022be:	4283      	cmp	r3, r0
 80022c0:	6011      	str	r1, [r2, #0]
 80022c2:	d1e0      	bne.n	8002286 <_free_r+0x22>
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	4401      	add	r1, r0
 80022ca:	6011      	str	r1, [r2, #0]
 80022cc:	6053      	str	r3, [r2, #4]
 80022ce:	e7da      	b.n	8002286 <_free_r+0x22>
 80022d0:	d902      	bls.n	80022d8 <_free_r+0x74>
 80022d2:	230c      	movs	r3, #12
 80022d4:	602b      	str	r3, [r5, #0]
 80022d6:	e7d6      	b.n	8002286 <_free_r+0x22>
 80022d8:	6820      	ldr	r0, [r4, #0]
 80022da:	1821      	adds	r1, r4, r0
 80022dc:	428b      	cmp	r3, r1
 80022de:	bf01      	itttt	eq
 80022e0:	6819      	ldreq	r1, [r3, #0]
 80022e2:	685b      	ldreq	r3, [r3, #4]
 80022e4:	1809      	addeq	r1, r1, r0
 80022e6:	6021      	streq	r1, [r4, #0]
 80022e8:	6063      	str	r3, [r4, #4]
 80022ea:	6054      	str	r4, [r2, #4]
 80022ec:	e7cb      	b.n	8002286 <_free_r+0x22>
 80022ee:	bd38      	pop	{r3, r4, r5, pc}
 80022f0:	200000dc 	.word	0x200000dc

080022f4 <__malloc_lock>:
 80022f4:	4801      	ldr	r0, [pc, #4]	; (80022fc <__malloc_lock+0x8>)
 80022f6:	f000 b809 	b.w	800230c <__retarget_lock_acquire_recursive>
 80022fa:	bf00      	nop
 80022fc:	200000e0 	.word	0x200000e0

08002300 <__malloc_unlock>:
 8002300:	4801      	ldr	r0, [pc, #4]	; (8002308 <__malloc_unlock+0x8>)
 8002302:	f000 b804 	b.w	800230e <__retarget_lock_release_recursive>
 8002306:	bf00      	nop
 8002308:	200000e0 	.word	0x200000e0

0800230c <__retarget_lock_acquire_recursive>:
 800230c:	4770      	bx	lr

0800230e <__retarget_lock_release_recursive>:
 800230e:	4770      	bx	lr

08002310 <_init>:
 8002310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002312:	bf00      	nop
 8002314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002316:	bc08      	pop	{r3}
 8002318:	469e      	mov	lr, r3
 800231a:	4770      	bx	lr

0800231c <_fini>:
 800231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800231e:	bf00      	nop
 8002320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002322:	bc08      	pop	{r3}
 8002324:	469e      	mov	lr, r3
 8002326:	4770      	bx	lr
