// Seed: 122651978
module module_0;
  assign id_1 = 1'b0 - id_1;
  reg id_2;
  always
    if (1) id_2 <= id_2;
    else if (id_1)
      if (1) id_1 <= 1;
      else id_2 = 1;
    else id_1 = 1;
  assign id_1 = id_1;
  initial id_1 <= id_1;
  wire id_3;
  id_4 :
  assert property (@(posedge id_4) 1) disable id_5;
  assign id_4 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  always begin
    begin
      begin
        id_3 = id_3;
      end
      id_2 <= 1;
    end
  end
  module_0();
endmodule
