void b43_wa_initgains(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nb43_phy_write(dev, B43_PHY_LNAHPFCTL, 0x1FF9);\r\nb43_phy_mask(dev, B43_PHY_LPFGAINCTL, 0xFF0F);\r\nif (phy->rev <= 2)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_LPFGAIN, 0, 0x1FBF);\r\nb43_radio_write16(dev, 0x0002, 0x1FBF);\r\nb43_phy_write(dev, 0x0024, 0x4680);\r\nb43_phy_write(dev, 0x0020, 0x0003);\r\nb43_phy_write(dev, 0x001D, 0x0F40);\r\nb43_phy_write(dev, 0x001F, 0x1C00);\r\nif (phy->rev <= 3)\r\nb43_phy_maskset(dev, 0x002A, 0x00FF, 0x0400);\r\nelse if (phy->rev == 5) {\r\nb43_phy_maskset(dev, 0x002A, 0x00FF, 0x1A00);\r\nb43_phy_write(dev, 0x00CC, 0x2121);\r\n}\r\nif (phy->rev >= 3)\r\nb43_phy_write(dev, 0x00BA, 0x3ED5);\r\n}\r\nstatic void b43_wa_rssi_lt(struct b43_wldev *dev)\r\n{\r\nint i;\r\nif (0 ) {\r\nfor (i = 0; i < 8; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i + 8);\r\nfor (i = 8; i < 16; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i - 8);\r\n} else {\r\nfor (i = 0; i < 64; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_RSSI, i, i);\r\n}\r\n}\r\nstatic void b43_wa_analog(struct b43_wldev *dev)\r\n{\r\nu16 ofdmrev;\r\nofdmrev = b43_phy_read(dev, B43_PHY_VERSION_OFDM) & B43_PHYVER_VERSION;\r\nif (ofdmrev > 2) {\r\nb43_phy_write(dev, B43_PHY_PWRDOWN, 0x1000);\r\n} else {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 3, 0x1044);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 4, 0x7201);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_DAC, 6, 0x0040);\r\n}\r\n}\r\nstatic void b43_wa_fft(struct b43_wldev *dev)\r\n{\r\nint i;\r\nfor (i = 0; i < B43_TAB_FINEFREQG_SIZE; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_DACRFPABB, i,\r\nb43_tab_finefreqg[i]);\r\n}\r\nstatic void b43_wa_nft(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nint i;\r\nif (phy->rev == 1)\r\nfor (i = 0; i < B43_TAB_NOISEG1_SIZE; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i,\r\nb43_tab_noiseg1[i]);\r\nelse\r\nfor (i = 0; i < B43_TAB_NOISEG2_SIZE; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, i,\r\nb43_tab_noiseg2[i]);\r\n}\r\nstatic void b43_wa_rt(struct b43_wldev *dev)\r\n{\r\nint i;\r\nfor (i = 0; i < B43_TAB_ROTOR_SIZE; i++)\r\nb43_ofdmtab_write32(dev, B43_OFDMTAB_ROTOR, i, b43_tab_rotor[i]);\r\n}\r\nstatic void b43_write_nst(struct b43_wldev *dev, const u16 *nst)\r\n{\r\nint i;\r\nfor (i = 0; i < B43_TAB_NOISESCALE_SIZE; i++)\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_NOISESCALE, i, nst[i]);\r\n}\r\nstatic void b43_wa_nst(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nif (phy->rev >= 6) {\r\nif (b43_phy_read(dev, B43_PHY_ENCORE) & B43_PHY_ENCORE_EN)\r\nb43_write_nst(dev, b43_tab_noisescaleg3);\r\nelse\r\nb43_write_nst(dev, b43_tab_noisescaleg2);\r\n} else {\r\nb43_write_nst(dev, b43_tab_noisescaleg1);\r\n}\r\n}\r\nstatic void b43_wa_art(struct b43_wldev *dev)\r\n{\r\nint i;\r\nfor (i = 0; i < B43_TAB_RETARD_SIZE; i++)\r\nb43_ofdmtab_write32(dev, B43_OFDMTAB_ADVRETARD,\r\ni, b43_tab_retard[i]);\r\n}\r\nstatic void b43_wa_msst(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nint i;\r\nconst u16 *tab;\r\nif (phy->type == B43_PHYTYPE_G) {\r\ntab = b43_tab_sigmasqr2;\r\n} else {\r\nB43_WARN_ON(1);\r\nreturn;\r\n}\r\nfor (i = 0; i < B43_TAB_SIGMASQR_SIZE; i++) {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_MINSIGSQ,\r\ni, tab[i]);\r\n}\r\n}\r\nstatic void b43_wa_crs_ed(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nif (phy->rev == 1) {\r\nb43_phy_write(dev, B43_PHY_CRSTHRES1_R1, 0x4F19);\r\n} else if (phy->rev == 2) {\r\nb43_phy_write(dev, B43_PHY_CRSTHRES1, 0x1861);\r\nb43_phy_write(dev, B43_PHY_CRSTHRES2, 0x0271);\r\nb43_phy_set(dev, B43_PHY_ANTDWELL, 0x0800);\r\n} else {\r\nb43_phy_write(dev, B43_PHY_CRSTHRES1, 0x0098);\r\nb43_phy_write(dev, B43_PHY_CRSTHRES2, 0x0070);\r\nb43_phy_write(dev, B43_PHY_OFDM(0xC9), 0x0080);\r\nb43_phy_set(dev, B43_PHY_ANTDWELL, 0x0800);\r\n}\r\n}\r\nstatic void b43_wa_crs_thr(struct b43_wldev *dev)\r\n{\r\nb43_phy_maskset(dev, B43_PHY_CRS0, ~0x03C0, 0xD000);\r\n}\r\nstatic void b43_wa_crs_blank(struct b43_wldev *dev)\r\n{\r\nb43_phy_write(dev, B43_PHY_OFDM(0x2C), 0x005A);\r\n}\r\nstatic void b43_wa_cck_shiftbits(struct b43_wldev *dev)\r\n{\r\nb43_phy_write(dev, B43_PHY_CCKSHIFTBITS, 0x0026);\r\n}\r\nstatic void b43_wa_wrssi_offset(struct b43_wldev *dev)\r\n{\r\nint i;\r\nif (dev->phy.rev == 1) {\r\nfor (i = 0; i < 16; i++) {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_WRSSI_R1,\r\ni, 0x0020);\r\n}\r\n} else {\r\nfor (i = 0; i < 32; i++) {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_WRSSI,\r\ni, 0x0820);\r\n}\r\n}\r\n}\r\nstatic void b43_wa_txpuoff_rxpuon(struct b43_wldev *dev)\r\n{\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_0F, 2, 15);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_0F, 3, 20);\r\n}\r\nstatic void b43_wa_altagc(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nif (phy->rev == 1) {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 0, 254);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 1, 13);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 2, 19);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1_R1, 3, 25);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 0, 0x2710);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 1, 0x9B83);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 2, 0x9B83);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC2, 3, 0x0F8D);\r\nb43_phy_write(dev, B43_PHY_LMS, 4);\r\n} else {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 0, 254);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 1, 13);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 2, 19);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC1, 3, 25);\r\n}\r\nb43_phy_maskset(dev, B43_PHY_CCKSHIFTBITS_WA, 0x00FF, 0x5700);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x1A), ~0x007F, 0x000F);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x1A), ~0x3F80, 0x2B80);\r\nb43_phy_maskset(dev, B43_PHY_ANTWRSETT, 0xF0FF, 0x0300);\r\nb43_radio_set(dev, 0x7A, 0x0008);\r\nb43_phy_maskset(dev, B43_PHY_N1P1GAIN, ~0x000F, 0x0008);\r\nb43_phy_maskset(dev, B43_PHY_P1P2GAIN, ~0x0F00, 0x0600);\r\nb43_phy_maskset(dev, B43_PHY_N1N2GAIN, ~0x0F00, 0x0700);\r\nb43_phy_maskset(dev, B43_PHY_N1P1GAIN, ~0x0F00, 0x0100);\r\nif (phy->rev == 1) {\r\nb43_phy_maskset(dev, B43_PHY_N1N2GAIN, ~0x000F, 0x0007);\r\n}\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x88), ~0x00FF, 0x001C);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x88), ~0x3F00, 0x0200);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x96), ~0x00FF, 0x001C);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x89), ~0x00FF, 0x0020);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x89), ~0x3F00, 0x0200);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x82), ~0x00FF, 0x002E);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x96), 0x00FF, 0x1A00);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x81), ~0x00FF, 0x0028);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x81), 0x00FF, 0x2C00);\r\nif (phy->rev == 1) {\r\nb43_phy_write(dev, B43_PHY_PEAK_COUNT, 0x092B);\r\nb43_phy_maskset(dev, B43_PHY_OFDM(0x1B), ~0x001E, 0x0002);\r\n} else {\r\nb43_phy_mask(dev, B43_PHY_OFDM(0x1B), ~0x001E);\r\nb43_phy_write(dev, B43_PHY_OFDM(0x1F), 0x287A);\r\nb43_phy_maskset(dev, B43_PHY_LPFGAINCTL, ~0x000F, 0x0004);\r\nif (phy->rev >= 6) {\r\nb43_phy_write(dev, B43_PHY_OFDM(0x22), 0x287A);\r\nb43_phy_maskset(dev, B43_PHY_LPFGAINCTL, 0x0FFF, 0x3000);\r\n}\r\n}\r\nb43_phy_maskset(dev, B43_PHY_DIVSRCHIDX, 0x8080, 0x7874);\r\nb43_phy_write(dev, B43_PHY_OFDM(0x8E), 0x1C00);\r\nif (phy->rev == 1) {\r\nb43_phy_maskset(dev, B43_PHY_DIVP1P2GAIN, ~0x0F00, 0x0600);\r\nb43_phy_write(dev, B43_PHY_OFDM(0x8B), 0x005E);\r\nb43_phy_maskset(dev, B43_PHY_ANTWRSETT, ~0x00FF, 0x001E);\r\nb43_phy_write(dev, B43_PHY_OFDM(0x8D), 0x0002);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 0, 0);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 1, 7);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 2, 16);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3_R1, 3, 28);\r\n} else {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 0, 0);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 1, 7);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 2, 16);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_AGC3, 3, 28);\r\n}\r\nif (phy->rev >= 6) {\r\nb43_phy_mask(dev, B43_PHY_OFDM(0x26), ~0x0003);\r\nb43_phy_mask(dev, B43_PHY_OFDM(0x26), ~0x1000);\r\n}\r\nb43_phy_read(dev, B43_PHY_VERSION_OFDM);\r\n}\r\nstatic void b43_wa_tr_ltov(struct b43_wldev *dev)\r\n{\r\nb43_gtab_write(dev, B43_GTAB_ORIGTR, 0, 0x7654);\r\n}\r\nstatic void b43_wa_cpll_nonpilot(struct b43_wldev *dev)\r\n{\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_11, 0, 0);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_UNKNOWN_11, 1, 0);\r\n}\r\nstatic void b43_wa_boards_g(struct b43_wldev *dev)\r\n{\r\nstruct ssb_sprom *sprom = dev->dev->bus_sprom;\r\nstruct b43_phy *phy = &dev->phy;\r\nif (dev->dev->board_vendor != SSB_BOARDVENDOR_BCM ||\r\ndev->dev->board_type != SSB_BOARD_BU4306 ||\r\ndev->dev->board_rev != 0x17) {\r\nif (phy->rev < 2) {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX_R1, 1, 0x0002);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX_R1, 2, 0x0001);\r\n} else {\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 1, 0x0002);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 2, 0x0001);\r\nif ((sprom->boardflags_lo & B43_BFL_EXTLNA) &&\r\n(phy->rev >= 7)) {\r\nb43_phy_mask(dev, B43_PHY_EXTG(0x11), 0xF7FF);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0020, 0x0001);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0021, 0x0001);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0022, 0x0001);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0023, 0x0000);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0000, 0x0000);\r\nb43_ofdmtab_write16(dev, B43_OFDMTAB_GAINX, 0x0003, 0x0002);\r\n}\r\n}\r\n}\r\nif (sprom->boardflags_lo & B43_BFL_FEM) {\r\nb43_phy_write(dev, B43_PHY_GTABCTL, 0x3120);\r\nb43_phy_write(dev, B43_PHY_GTABDATA, 0xC480);\r\n}\r\n}\r\nvoid b43_wa_all(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nif (phy->type == B43_PHYTYPE_G) {\r\nswitch (phy->rev) {\r\ncase 1:\r\nb43_wa_crs_ed(dev);\r\nb43_wa_crs_thr(dev);\r\nb43_wa_crs_blank(dev);\r\nb43_wa_cck_shiftbits(dev);\r\nb43_wa_fft(dev);\r\nb43_wa_nft(dev);\r\nb43_wa_rt(dev);\r\nb43_wa_nst(dev);\r\nb43_wa_art(dev);\r\nb43_wa_wrssi_offset(dev);\r\nb43_wa_altagc(dev);\r\nbreak;\r\ncase 2:\r\ncase 6:\r\ncase 7:\r\ncase 8:\r\ncase 9:\r\nb43_wa_tr_ltov(dev);\r\nb43_wa_crs_ed(dev);\r\nb43_wa_rssi_lt(dev);\r\nb43_wa_nft(dev);\r\nb43_wa_nst(dev);\r\nb43_wa_msst(dev);\r\nb43_wa_wrssi_offset(dev);\r\nb43_wa_altagc(dev);\r\nb43_wa_analog(dev);\r\nb43_wa_txpuoff_rxpuon(dev);\r\nbreak;\r\ndefault:\r\nB43_WARN_ON(1);\r\n}\r\nb43_wa_boards_g(dev);\r\n} else {\r\nB43_WARN_ON(1);\r\n}\r\nb43_wa_cpll_nonpilot(dev);\r\n}
