
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.867 ; gain = 4.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'vgaCLKgen' [C:/Users/devin/VGATest/VGATest.runs/synth_1/.Xil/Vivado-8976-Hephaestus/realtime/vgaCLKgen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vgaCLKgen' (1#1) [C:/Users/devin/VGATest/VGATest.runs/synth_1/.Xil/Vivado-8976-Hephaestus/realtime/vgaCLKgen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Module' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/VGA_Module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'inFrame' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/inFrame.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inFrame' (2#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/inFrame.sv:23]
INFO: [Synth 8-6157] synthesizing module 'vgaSync' [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/vgaSync.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PWMmod' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/PWMmod.sv:23]
	Parameter registerSize bound to: 10 - type: integer 
	Parameter maxRegisterValue bound to: 32'sb00000000000000000000001100100000 
	Parameter polarity bound to: 32'sb00000000000000000000000000000000 
	Parameter halfWay bound to: 11'b00110010000 
INFO: [Synth 8-6155] done synthesizing module 'PWMmod' (3#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/PWMmod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PWMmod__parameterized0' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/PWMmod.sv:23]
	Parameter registerSize bound to: 10 - type: integer 
	Parameter maxRegisterValue bound to: 32'sb00000000000000000000001000001101 
	Parameter polarity bound to: 32'sb00000000000000000000000000000000 
	Parameter halfWay bound to: 11'b00100000110 
INFO: [Synth 8-6155] done synthesizing module 'PWMmod__parameterized0' (3#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/PWMmod.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'vgaSync' (4#1) [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/vgaSync.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pixelCounter' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/pixelCounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pixelCounter' (5#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/pixelCounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TestImageOutput' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/TestImageOutput.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imageMemory' [C:/Users/devin/VGATest/VGATest.runs/synth_1/.Xil/Vivado-8976-Hephaestus/realtime/imageMemory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imageMemory' (6#1) [C:/Users/devin/VGATest/VGATest.runs/synth_1/.Xil/Vivado-8976-Hephaestus/realtime/imageMemory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'imageSequencer' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/imageSequencer.sv:23]
	Parameter max_Address bound to: 2786 - type: integer 
INFO: [Synth 8-251] Pixels In Frame [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/imageSequencer.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'imageSequencer' (7#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/imageSequencer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'colorLUT' [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/colorLUT.sv:23]
	Parameter Color1 bound to: 12'b111101000000 
	Parameter Color2 bound to: 12'b111111111111 
	Parameter Color3 bound to: 12'b111111111111 
	Parameter Color4 bound to: 12'b111111111111 
	Parameter Black bound to: 12'b000000000000 
	Parameter White bound to: 12'b111111111111 
INFO: [Synth 8-226] default block is never used [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/colorLUT.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'colorLUT' (8#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/colorLUT.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TestImageOutput' (9#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/TestImageOutput.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Module' (10#1) [C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/VGA_Module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.906 ; gain = 60.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.828 ; gain = 78.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.828 ; gain = 78.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1222.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/vgaCLKgen/vgaCLKgen/vgaCLKgen_in_context.xdc] for cell 'clkGen'
Finished Parsing XDC File [c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/vgaCLKgen/vgaCLKgen/vgaCLKgen_in_context.xdc] for cell 'clkGen'
Parsing XDC File [c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/imageMemory/imageMemory/imageMemory_in_context.xdc] for cell 'vga_Gen/testPattern/mem'
Finished Parsing XDC File [c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/imageMemory/imageMemory/imageMemory_in_context.xdc] for cell 'vga_Gen/testPattern/mem'
Parsing XDC File [C:/Users/devin/VGATest/VGATest.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/devin/VGATest/VGATest.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/devin/VGATest/VGATest.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1342.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1342.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/vgaCLKgen/vgaCLKgen/vgaCLKgen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/devin/VGATest/VGATest.gen/sources_1/ip/vgaCLKgen/vgaCLKgen/vgaCLKgen_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clkGen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_Gen/testPattern/mem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vgaCLKgen     |         1|
|2     |imageMemory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |imageMemory |     1|
|2     |vgaCLKgen   |     1|
|3     |CARRY4      |    13|
|4     |LUT1        |    42|
|5     |LUT2        |    13|
|6     |LUT3        |    35|
|7     |LUT4        |    17|
|8     |LUT5        |    23|
|9     |LUT6        |    23|
|10    |FDCE        |    29|
|11    |FDRE        |    57|
|12    |FDSE        |     1|
|13    |IBUF        |     2|
|14    |OBUF        |    14|
|15    |OBUFT       |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1342.824 ; gain = 78.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.824 ; gain = 198.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1342.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1342.824 ; gain = 198.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/devin/VGATest/VGATest.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 07:58:10 2022...
