[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54140ADGQ production of TEXAS INSTRUMENTS from the text:505560657075808590\n0 0.25 0.50 0.75 1 1.25 1.50 1.75 2\nLoad Current - AEfficiency - %\nV = 12 V,\nV = 3.3 V,\nf = 1200 kHzI\nO\nsw\nPHVIN\nGNDBOOT\nVSENSECOMPTPS54140A\nEN\nRT/CLKSS/TRPWRGD VIN VIN\nVOUT\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nTPS54140A 1.5-A, 42-VStep-Down DC/DC Converter withEco-mode ™\n1Features 3Description\nThe TPS54140A device isa42-V, 1.5-A, step-down\n1•3.5-V to42-V Input Voltage Range\nregulator with anintegrated high-side MOSFET.•200-mΩHigh-Side MOSFETCurrent-mode control provides simple external\n•High Efficiency atLight Loads with aPulse compensation and flexible component selection. A\nSkipping Eco-mode ™ low ripple-pulse skip mode reduces the no-load,\nregulated output supply current to116μA.Using the •Tighter Enable Threshold than TPS54140 for\nenable pin,shutdown supply current isreduced to1.3More Accurate UVLO VoltageμA.•Adjustable UVLO Voltage andHysteresis\nUndervoltage lockout isinternally setat2.5V,but•116-μAOperating Quiescent Currentcan beincreased using theenable pin. The output•1.3-μAShutdown Currentvoltage startup ramp iscontrolled bytheslow start\n•100-kHz to2.5-MHz Switching Frequency pin that can also be configured for\nsequencing/tracking. An open drain power good •Synchronizes toExternal Clock\nsignal indicates theoutput iswithin 94% to107% of•Adjustable Slow Start/Sequencingitsnominal voltage.\n•UVandOVPower Good OutputAwide switching frequency range allows efficiency•0.8-V Internal Voltage Referenceand external component size tobeoptimized.\n•MSOP10 and3-mm ×3-mm VSON-10 Package Frequency fold back and thermal shutdown protects\nWith PowerPAD ™ thepartduring anoverload condition.\n•Supported byWEBENCH®andSwitcherPro ™\nDevice Information(1)Software Tool\nPART NUMBER PACKAGE BODY SIZE (NOM)\nVSON (10) 3.00 mm×3.00 mm 2ApplicationsTPS54140A\nMSOP (10) 3.00 mm×3.00 mm•12-V and24-V Industrial andCommercial Low\n(1)Forallavailable packages, see theorderable addendum at Power Systems\ntheendofthedata sheet.•Aftermarket Auto Accessories: Video, GPS,\nEntertainment\nSPACE\nSimplified Schematic\nEfficiency vsLoad Current\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 18\n8.1 Application Information ............................................ 18 2Applications ........................................................... 1\n8.2 Typical Application ................................................. 25 3Description ............................................................. 1\n8.3 System Examples ................................................... 354Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 395PinConfiguration andFunctions ......................... 3\n9.1 Sequencing ............................................................. 396Specifications ......................................................... 4\n10Layout ................................................................... 436.1 Absolute Maximum Ratings ..................................... 4\n10.1 Layout Guidelines ................................................. 436.2 ESD Ratings .............................................................. 4\n10.2 Layout Example .................................................... 436.3 Recommended Operating Conditions ....................... 5\n10.3 Power Dissipation Estimate .................................. 436.4 Thermal Information .................................................. 5\n11Device andDocumentation Support ................. 45 6.5 Electrical Characteristics ........................................... 6\n11.1 Device Support .................................................... 45 6.6 Typical Characteristics .............................................. 8\n11.2 Community Resources .......................................... 457Detailed Description ............................................ 12\n11.3 Trademarks ........................................................... 457.1 Overview ................................................................. 12\n11.4 Electrostatic Discharge Caution ............................ 457.2 Functional Block Diagram ....................................... 13\n11.5 Glossary ................................................................ 457.3 Feature Description ................................................. 13\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 17\nInformation ........................................................... 45\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(January 2014) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................ 1\nChanges from Revision A(July 2012) toRevision B Page\n•Deleted SWIFT from thedata sheet Title andFeatures ........................................................................................................ 1\nChanges from Original (May 2012) toRevision A Page\n•Changed Description textFrom: "within 93% to107% ofitsnominal voltage. "To:"within 94% to107% ofitsnominal\nvoltage. ".................................................................................................................................................................................. 1\n•Changed thevalues oftheHysteresis current intheElectrical Characteristics table ............................................................ 6\n•Changed textintheSlow Start andTracking Pin(SS/TR) section From: "VINUVLO isexcedded, ENpinpulled\nbelow 1.25V "To:"VINpinisbelow theVINUVLO, ENpinpulled below 1.25V "................................................................ 20\n•Changed Start Input Voltage (rising VIN) voltage From: 7.25 VTo:7.7V........................................................................... 25\n•Changed Start Input Voltage (falling VIN) voltage From: 6.25 VTo:6.7V.......................................................................... 25\n•Changed Equation 11........................................................................................................................................................... 26\n•Changed 7.25V to7.7V and6.25V to6.7V intheUnder Voltage Lock OutSetPoint section. ........................................... 30\n•Changed Equation 29........................................................................................................................................................... 31\n•Changed Equation 30andEquation 31............................................................................................................................... 31\n•Changed Equation 33........................................................................................................................................................... 32\n2 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n1\n2\n3\n4\n5 679\n810\nThermal\nPad\n(11)BOOT\nVIN\nENPH\nGND\nCOMP\nVSENSE\nPWRGDSS/TR\nRT/CLK\n1\n2\n3\n4\n5 679\n810\nThermal\nPad\n(11)BOOT\nVIN\nENPH\nGND\nCOMP\nVSENSE\nPWRGDSS/TR\nRT/CLK\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n5PinConfiguration andFunctions\nDRC Package DGQ Package\n10-Pin VSON 10-Pin MSOP\nTopView TopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow theBOOT 1 Ominimum required bythedevice, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nError amplifier output, andinput totheoutput switch current comparator. Connect frequency compensationCOMP 8 Ocomponents tothispin.\nEnable pin,internal pull-up current source. Pullbelow 1.2V todisable. Float toenable. Adjust theinputEN 3 Iundervoltage lockout with tworesistors.\nGND 9 – Ground\nPH 10 O Thesource oftheinternal high-side power MOSFET.\nAnopen drain output, asserts lowifoutput voltage islowduetothermal shutdown, dropout, over-voltage orPWRGD 6 OENshut down.\nResistor Timing andExternal Clock. Aninternal amplifier holds thispinatafixed voltage when using an\nexternal resistor toground tosettheswitching frequency. Ifthepinispulled above thePLL upper\nRT/CLK 5 I threshold, amode change occurs andthepinbecomes asynchronization input. Theinternal amplifier is\ndisabled andthepinisahigh impedance clock input totheinternal PLL. Ifclocking edges stop, theinternal\namplifier isre-enabled andthemode returns toaresistor setfunction.\nSlow-start andTracking. Anexternal capacitor connected tothispinsets theoutput risetime. Since theSS/TR 4 I/Ovoltage onthispinoverrides theinternal reference, itcanbeused fortracking andsequencing.\nVIN 2 I Input supply voltage, 3.5Vto42V.\nVSENSE 7 I Inverting node ofthetransconductance (gm)error amplifier.\nGND pinmust beelectrically connected totheexposed padontheprinted circuit board forproperThermal Pad 11 –operation.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS54140A\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings(1)\nOver operating temperature range (unless otherwise noted).\nMIN MAX UNIT\nVIN –0.3 47\nEN(2)–0.3 5\nBOOT 55\nVSENSE –0.3 3\nInput voltage V\nCOMP –0.3 3\nPWRGD –0.3 6\nSS/TR –0.3 3\nRT/CLK –0.3 3.6\nPH–BOOT 8\nOutput voltage PH –0.6 47 V\nPH,10-ns Transient –2 47\nVoltage Difference PAD toGND ±200 mV\nEN 100 μA\nBOOT 100 mA\nSource current VSENSE 10 μA\nPH Current Limit A\nRT/CLK 100 μA\nVIN Current Limit A\nCOMP 100 μA\nSink current\nPWRGD 10 mA\nSS/TR 200 μA\nOperating junction temperature –40 150 °C\nStorage temperature –65 150 °C\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) See theEnable andAdjusting Undervoltage Lockout section ofthisdata sheet fordetails.\n6.2 ESD Ratings\nVALUE UNIT\nDRC package (VSON)\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-±500C101(2)\nDGQ package (MSOP)\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-±500C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible ifnecessary precautions aretaken.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible ifnecessary precautions aretaken.\n4 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Supply input voltage range 3.5 42 V\nVO Output voltage range 0.8 39 V\n6.4 Thermal Information\nTPS54140A\nTHERMAL METRIC(1)DGQ (MSOP) DRC (VSON) UNIT\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance (standard board) 52.3 45.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 46.3 51.9 °C/W\nRθJB Junction-to-board thermal resistance 33 20.5 °C/W\nψJT Junction-to-top characterization parameter 1.6 0.8 °C/W\nψJB Junction-to-board characterization parameter 32.7 20.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 5.9 5.1 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS54140A\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=3.5to42V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage 3.5 42 V\nInternal undervoltage lockoutNovoltage hysteresis, rising andfalling 2.5 Vthreshold\nShutdown supply current EN=0V,25°C,3.5V≤VIN≤42V 1.3 4\nμA Operating :nonswitching supplyVSENSE =0.83 V,VIN=12V,25°C 116 136current\nENABLE AND UVLO (ENPIN)\nEnable threshold voltage Novoltage hysteresis, rising andfalling 1.11 1.25 1.36 V\nEnable threshold +50mV –3.8\nInput current μA\nEnable threshold –50mV –0.9\nHysteresis current 1.91 2.95 3.99 μA\nVOLTAGE REFERENCE\nTJ=25°C 0.792 0.8 0.808\nVoltage reference V\n0.784 0.8 0.816\nHIGH-SIDE MOSFET\nVIN=3.5V,BOOT-PH =3V 300\nOn-resistance mΩ\nVIN=12V,BOOT-PH =6V 200 410\nERROR AMPLIFIER\nInput current 50 nA\nError amplifier transconductance (gM)±2μA<I(COMP) <2μA,V(COMP) =1V 97 μS\n±2μA<I(COMP) <2μA,V(COMP) =1V, Error amplifier transconductance (gM)26 μSduring slow start VSENSE =0.4V\nError amplifier dcgain VSENSE =0.8V 10000 V/V\nError amplifier bandwidth 2700 kHz\nError amplifier source/sink V(COMP) =1V,100mVoverdrive ±7 μA\nCOMP toswitch current6 A/Vtransconductance\nCURRENT LIMIT\nCurrent limit threshold VIN=12V,TJ=25°C 1.8 2.7 A\nTHERMAL SHUTDOWN\nThermal shutdown 182 °C\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nSwitching Frequency Range using100 2500 kHzRTmode\nfSW Switching frequency RT=200kΩ 450 581 720 kHz\nSwitching Frequency Range using300 2200 kHzCLK mode\nMinimum CLK pulse width 40 ns\nRT/CLK high threshold 1.9 2.2 V\nRT/CLK lowthreshold 0.5 0.7 V\nRT/CLK falling edge toPHrisingMeasured at500kHzwith RTresistor inseries 60 nsedge delay\nPLL lock intime Measured at500kHz 100 μs\nSLOW START AND TRACKING (SS/TR)\nCharge current VSS/TR =0.4V 2 μA\nSS/TR-to-VSENSE matching VSS/TR =0.4V 45 mV\nSS/TR-to-reference crossover 98% nominal 1.0 V\n6 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nElectrical Characteristics (continued)\nTJ=–40°Cto150°C,VIN=3.5to42V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSS/TR discharge current (overload) VSENSE =0V,V(SS/TR) =0.4V 112 μA\nSS/TR discharge voltage VSENSE =0V 54 mV\nPOWER GOOD (PWRGD PIN)\nVSENSE falling 92%\nVSENSE rising 94%\nVVSENSE VSENSE threshold\nVSENSE rising 109%\nVSENSE falling 107%\nHysteresis VSENSE falling 2%\nOutput high leakage VSENSE =VREF, V(PWRGD) =5.5V,25°C 10 nA\nOnresistance I(PWRGD) =3mA, VSENSE <0.79 V 50 Ω\nMinimum VINfordefined output V(PWRGD) <0.5V,I(PWRGD) =100μA 0.95 1.5 V\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS54140A\n05001000150020002500\n0 25 50 75 100 125 150 175 200\nRT/CLK□-□Resistance□-□k /c87f -□Switching□Frequency□-□kHzsV =□12□V,\nT =□25°CI\nJ\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK Resistance (k /c87/c41Switching Frequency (kHz)\n1200\nC006\n22.533.5\n-50 -25 0 25 50 75 100 125 150Switch□Current□- A\nT -□Junction□Temperature□-□°CJV =□12□VI\n550570580590600610\n-50 -25 0 25 50 75 100 125 150f -□Switching□Frequency□-□kHzs\n560\nT -□Junction□Temperature□-□°CJV =□12□V,\nRT =□200□kI\n/c87\n0.7840.7920.8000.8080.816\n-50 -25 0 25 50 75 100 125 150V -□Voltage□Reference□-□Vref\nT -□Junction□Temperature□-□°CJV =□12□VI\n0125250375500\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJRDSON□-□Static□Drain-Source□On-State□Resistance□-□m/c87\nBOOT-PH□=□3□V\nBOOT-PH□=□6□VV =□12□VI\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n6.6 Typical Characteristics\nFigure 1.ONResistance vsJunction Temperature Figure 2.Voltage Reference vsJunction Temperature\nFigure 4.Switching Frequency vsJunction Temperature Figure 3.Switch Current Limit vsJunction Temperature\nFigure 6.Switching Frequency vsRT/CLK Resistance Low Figure 5.Switching Frequency vsRT/CLK Resistance High\nFrequency Range Frequency Range\n8 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n-3-2.5-2-1.5-1\n-50 -25 0 25 50 75 100 125 150I - A(SS/TR)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n-1-0.95-0.9-0.85-0.8\n-50 -25 0 25 50 75 100 125 150I - A(EN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV = Threshold□-50□mVI\nI(EN)\n-4.25-4-3.75-3.5-3.25\n-50 -25 0 25 50 75 100 125 150I - A(EN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV = Threshold□+50□mVI\nI(EN)\n1.101.201.301.40\n-50 -25 0 25 50 75 100 125 150EN□-□Threshold□-□V\nT -□Junction□Temperature□-□°CJV =□12□VI\n507090110130150\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n10203040\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nFigure 7.EATransconductance During Slow Start vs Figure 8.EATransconductance vsJunction Temperature\nJunction Temperature\nFigure 9.ENPinVoltage vsJunction Temperature\nFigure 10.ENPinCurrent vsJunction Temperature\nFigure 11.ENPinCurrent vsJunction Temperature Figure 12.SS/TR Charge Current vsJunction Temperature\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS54140A\n90100110120130140\n-50 -25 0 25 50 75 100 125 150I - A(VIN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV =□0.83□VI\nI(VSENSE)\n90100110120130140\n0 20 40I - A(VIN)/c109\nV -□Input□Voltage□-□VIT =□25 C,\nV =□0.83□VJ\nI(VSENSE)o\n00.511.52\n0 10 20 30 40\nV -□Input□Voltage□-□VII - A(VIN)/c109T =□25°CJ\n00.511.52\n-50 -25 0 25 50 75 100 125 150I - A(VIN)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n020406080100\n0 0.2 0.4 0.6 0.8\nV -□VSENSEV =□12□V,\nT =□25°CI\nJ\n%□of□Nominal□fsw\n100105110115120\n-50 -25 0 25 50 75 100 125 150I - AI(SS/TR)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 13.SS/TR Discharge Current vsJunction Figure 14.Switching Frequency vsVSENSE\nTemperature\nFigure 15.Shutdown Supply Current vsJunction Figure 16.Shutdown Supply Current vsInput Voltage (Vin)\nTemperature\nFigure 18.VINSupply Current vsInput Voltage Figure 17.VINSupply Current vsJunction Temperature\n10 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n0100200300400500\n0 100 200 300 400 500 600 700 800\nVSENSE□-□mVOffset□-□mVV =□12□V,I\nT =□25 CJo\n30354045505560\n-50 -25 0 25 50 75 100 125 150Offset□-□mVV =□0.2□V(SS/TR)\nV =□12□VI\nT -□Junction□Temperature□-□°CJ\n1.51.822.32.5\n-50 -25 0 25 50 75 100 125 150V -□VI(BOOT-PH)\nT -□Junction□Temperature□-□°CJ\n22.252.502.753\n-50 -25 0 25 50 75 100 125 150V -□VI(VIN)\nT -□Junction□Temperature□-□°CJ\n859095100105110115\n-50 -25 0 25 50 75 100 125 150PWRGD□Threshold□-□%□of□Vref\nVSENSE□FallingVSENSE□RisingVSENSE□FallingVSENSE□RisingV =□12□VI\nT -□Junction□Temperature□-□°CJ\n020406080100\n-50 -25 0 25 50 75 100 125 150RDSON□-/c87\nT -□Junction□Temperature□-□°CJV =□12□VI\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nFigure 19.PWRGD ONResistance vsJunction Temperature Figure 20.PWRGD Threshold vsJunction Temperature\nFigure 22.Input Voltage (UVLO) vsJunction Temperature Figure 21.BOOT-PH UVLO vsJunction Temperature\nFigure 24.SS/TR toVSENSE Offset vsTemperatureFigure 23.SS/TR toVSENSE Offset vsVSENSE\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS54140A\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS54140A device isa42-V, 1.5-A, step-down (buck) regulator with anintegrated high side n-channel\nMOSFET. Toimprove performance during lineandload transients thedevice implements aconstant frequency,\ncurrent mode control which reduces output capacitance andsimplifies external frequency compensation design.\nThe wide switching frequency of100kHz to2500 kHz allows forefficiency andsize optimization when selecting\ntheoutput filter components. The switching frequency isadjusted using aresistor toground ontheRT/CLK pin.\nThe device has aninternal phase lock loop (PLL) ontheRT/CLK pinthat isused tosynchronize thepower\nswitch turnontoafalling edge ofanexternal system clock.\nTheTPS54140A hasadefault start upvoltage ofapproximately 2.5V.TheENpinhasaninternal pull-up current\nsource that canbeused toadjust theinput voltage under voltage lockout (UVLO) threshold with twoexternal\nresistors. Inaddition, thepullupcurrent provides adefault condition. When theENpinisfloating thedevice will\noperate. The operating current is116μAwhen notswitching andunder noload. When thedevice isdisabled,\nthesupply current is1.3μA.\nTheintegrated 200mΩhigh side MOSFET allows forhigh efficiency power supply designs capable ofdelivering\n1.5amperes ofcontinuous current toaload. The TPS54140A reduces theexternal component count by\nintegrating theboot recharge diode. The bias voltage fortheintegrated high side MOSFET issupplied bya\ncapacitor ontheBOOT toPHpin.The boot capacitor voltage ismonitored byanUVLO circuit andwillturn the\nhigh side MOSFET offwhen theboot voltage falls below apreset threshold. TheTPS54140A canoperate athigh\nduty cycles because oftheboot UVLO. The output voltage can bestepped down toaslowasthe0.8V\nreference.\nThe TPS54140A hasapower good comparator (PWRGD) which asserts when theregulated output voltage is\nless than 92% orgreater than 109% ofthenominal output voltage. The PWRGD pinisanopen drain output\nwhich deasserts when theVSENSE pinvoltage isbetween 94% and 107% ofthenominal output voltage\nallowing thepintotransition high when apull-up resistor isused.\nThe TPS54140A minimizes excessive output overvoltage (OV) transients bytaking advantage oftheOVpower\ngood comparator. When theOVcomparator isactivated, thehigh side MOSFET isturned offandmasked from\nturning onuntil theoutput voltage islower than 107%.\nTheSS/TR (slow start andtracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor should becoupled tothepintoadjust theslow start time. Aresistor\ndivider canbecoupled tothepinforcritical power supply sequencing requirements. TheSS/TR pinisdischarged\nbefore theoutput powers up.This discharging ensures arepeatable restart after anover-temperature fault,\nUVLO fault oradisabled condition.\nThe TPS54140A, also, discharges theslow start capacitor during overload conditions with anoverload recovery\ncircuit. The overload recovery circuit willslow start theoutput from thefault voltage tothenominal regulation\nvoltage once afault condition isremoved. Afrequency foldback circuit reduces theswitching frequency during\nstartup andovercurrent fault conditions tohelp control theinductor current.\n12 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nERROR\nAMPLIFIERBoot\nCharge\nBoot\nUVLOUVLO\nCurrent\nSense\nOscillator\nwith PLLFrequency\nShiftLogic\nAnd\nPWM Latch\nSlope\nCompensationPWM\nComparatorMinimum\nClamp\nPulse\nSkip\nMaximum\nClampVoltage\nReference\nOverload\nRecoveryVSENSE\nSS/TR\nCOMP\nRT/CLKPHBOOTVIN\nThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThreshold\nTPS54140A Block DiagramLogicShutdownPWRGD\nShutdownOV\nGNDPOWERPAD7\n4\n8\n59111012 3 6\nUO\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nTheTPS54140A uses anadjustable fixed frequency, peak current mode control. Theoutput voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh side power switch. Theerror amplifier output\niscompared tothehigh side power switch current. When thepower switch current reaches theCOMP voltage\nlevel thepower switch isturned off.The COMP pinvoltage willincrease and decrease astheoutput current\nincreases and decreases. The device implements acurrent limit byclamping theCOMP pinvoltage toa\nmaximum level. TheEco-mode ™isimplemented with aminimum clamp ontheCOMP pin.\n7.3.2 Slope Compensation Output Current\nTheTPS54140A adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n7.3.3 Pulse Skip Eco-mode\nThe TPS54140A enters thepulse skip mode when thevoltage ontheCOMP pinistheminimum clamp value.\nThe TPS54140A operates inapulse skip mode atlight load currents toimprove efficiency. The peak switch\ncurrent during thepulse skip mode willbethegreater value of50mA orthepeak inductor current that isa\nfunction oftheminimum ontime, input voltage, output voltage andinductance value. When theload current is\nlowand theoutput voltage iswithin regulation thedevice willenter asleep mode and draw only 116μAinput\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS54140A\nVOUT(ac)\nIL\nPH\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nFeature Description (continued)\nquiescent current. While thedevice isinsleep mode theoutput power isdelivered bytheoutput capacitor. Asthe\nload current decreases, thetime theoutput capacitor supplies theload current increases and theswitching\nfrequency decreases reducing gate drive and switching losses. Astheoutput voltage drops, theTPS54140A\nwakes upfrom thesleep mode andthepower switch turns ontorecharge theoutput capacitor, seeFigure 25.\nThe internal PLL remains operating when insleep mode. When operating atlight load currents inthepulse skip\nmode theswitching transitions occur synchronously with theexternal clock signal.\nFigure 25.Pulse Skip Mode Operation\n7.3.4 Bootstrap Voltage (BOOT)\nTheTPS54140A hasanintegrated boot regulator andrequires asmall ceramic capacitor between theBOOT and\nPHpintoprovide thegate drive voltage forthehigh side MOSFET. Thevalue oftheceramic capacitor should be\n0.1μF.Aceramic capacitor with anX7R orX5R grade dielectric isrecommended because ofthestable\ncharacteristics over temperature and voltage. Toimprove drop out, theTPS54140A isdesigned tooperate at\n100% duty cycle aslong astheBOOT toPHpinvoltage isgreater than 2.1V.When thevoltage from BOOT to\nPHdrops below 2.1V,thehigh side MOSFET isturned offusing anUVLO circuit allowing forthelowside diode\ntoconduct which allows refreshing oftheBOOT capacitor. Since thesupply current sourced from theBOOT\ncapacitor islow, thehigh side MOSFET canremain onformore switching cycles than itrefreshes, thus, the\neffective duty cycle limitation thatisattributed totheboot regulator system ishigh.\n7.3.5 Low Dropout Operation\nThe duty cycle during dropout oftheregulator willbemainly determined bythevoltage drops across thepower\nMOSFET, inductor, lowside diode andprinted circuit board resistance. During operating conditions inwhich the\ninput voltage drops, thehigh side MOSFET can remain onfor100% oftheduty cycle tomaintain output\nregulation oruntil theBOOT toPHvoltage falls below 2.1V.\nOnce thehigh side isoff,thelowside diode willconduct andtheBOOT capacitor willberecharged. During this\nboot capacitor recharge time, theinductor current willramp down until thehigh side MOSFET turns on.The\nrecharge time islonger than thetypical high side offtime ofprevious switching cycles, and thus, theinductor\ncurrent ripple islarger resulting inmore ripple voltage ontheoutput. Therecharge time isafunction oftheinput\nvoltage, boot capacitor value, andtheimpedance oftheinternal boot recharge diode.\n14 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n33.23.43.63.84\n0 0.05 0.10 0.15 0.20\nI -□Output□Current□- AOV -□Input□Voltage□-□VIV =□3.3□VO\nStart\nStop\n4.64.855.25.45.6\n0 0.05 0.10 0.15 0.20\nI -□Output□Current□- AOV -□Input□Voltage□-□VIV =□5□VO\nStart\nStop\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nFeature Description (continued)\nAttention needs tobetaken inmaximum duty cycle applications which experience extended time periods without\naload current. When thevoltage across theBOOT capacitors falls below the2.1-V threshold inapplications that\nhave adifference intheinput voltage and output voltage that isless than 3V,thehigh side MOSFET willbe\nturned offbutthere isnotenough current intheinductor topullthePHpindown torecharge theboot capacitor.\nThe regulator willnotswitch because theboot capacitor isless than 2.1Vandtheoutput capacitor willdecay\nuntil thedifference intheinput voltage andoutput voltage is2.1V.Atthistime theboot under voltage lockout is\nexceeded andthedevice willswitch until thedesired output voltage isreached.\nThe start andstop voltages areshown inFigure 26andFigure 27for3.3-V and5-Vapplications. The voltages\nareplotted versus theload current. The start voltage isdefined astheinput voltage needed toregulate within\n1%.Thestop voltage isdefined astheinput voltage atwhich theoutput drops by5%orstops switching.\nFigure 27.5.0-V Start/Stop Voltage Figure 26.3.3-V Start/Stop Voltage\n7.3.6 Error Amplifier\nThe TPS54140A has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothe lower ofthe SS/TR pinvoltage orthe internal 0.8 Vvoltage reference. The\ntransconductance (gm) oftheerror amplifier is97μA/Vduring normal operation. During theslow start operation,\nthetransconductance isafraction ofthenormal operating gm.When thevoltage oftheVSENSE pinisbelow 0.8\nVandthedevice isregulating using theSS/TR voltage, thegmis25μA/V.\nThe frequency compensation components (capacitor, series resistor andcapacitor) areadded totheCOMP pin\ntoground.\n7.3.7 Voltage Reference\nThevoltage reference system produces aprecise ±2%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.8 Overload Recovery Circuit\nThe TPS54140A has anoverload recovery (OLR) circuit. The OLR circuit willslow start theoutput from the\noverload voltage tothenominal regulation voltage once thefault condition isremoved. The OLR circuit will\ndischarge theSS/TR pintoavoltage slightly greater than theVSENSE pinvoltage using aninternal pulldown of\n100μAwhen theerror amplifier ischanged toahigh voltage from afault condition. When thefault condition is\nremoved, theoutput willslow start from thefault voltage tonominal output voltage.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS54140A\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nFeature Description (continued)\n7.3.9 Overcurrent Protection andFrequency Shift\nThe TPS54140A implements current mode control which uses theCOMP pinvoltage toturn offthehigh side\nMOSFET onacycle bycycle basis. Each cycle theswitch current andCOMP pinvoltage arecompared, when\nthepeak switch current intersects theCOMP voltage, thehigh side switch isturned off.During overcurrent\nconditions that pull theoutput voltage low, theerror amplifier willrespond bydriving theCOMP pinhigh,\nincreasing theswitch current. Theerror amplifier output isclamped internally, which functions asaswitch current\nlimit.\nToincrease themaximum operating switching frequency athigh input voltages theTPS54140A implements a\nfrequency shift. The switching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts on\nVSENSE pin.\nThe device implements adigital frequency shift toenable synchronizing toanexternal clock during normal\nstartup andfault conditions. Since thedevice canonly divide theswitching frequency by8,there isamaximum\ninput voltage limit inwhich thedevice operates andstillhave frequency shift protection.\nDuring short-circuit events (particularly with high input voltage applications), thecontrol loop hasafinite minimum\ncontrollable ontime andtheoutput hasavery lowvoltage. During theswitch ontime, theinductor current ramps\ntothepeak current limit because ofthehigh input voltage andminimum ontime. During theswitch offtime, the\ninductor would normally nothave enough offtime andoutput voltage fortheinductor toramp down bytheramp\nupamount. Thefrequency shift effectively increases theofftime allowing thecurrent toramp down.\n7.3.10 Power Good (PWRGD Pin)\nThe PWRGD pinisanopen drain output. Once theVSENSE pinisbetween 94% and 107% oftheinternal\nvoltage reference thePWRGD pinisde-asserted andthepinfloats. Itisrecommended touseapullup resistor\nbetween thevalues of10and100kΩtoavoltage source thatis5.5Vorless. ThePWRGD isinadefined state\nonce theVIN input voltage isgreater than 1.5Vbutwith reduced current sinking capability. The PWRGD will\nachieve fullcurrent sinking capability asVINinput voltage approaches 3V.\nThePWRGD pinispulled lowwhen theVSENSE islower than 92% orgreater than 109% ofthenominal internal\nreference voltage. Also, thePWRGD ispulled low, iftheUVLO orthermal shutdown areasserted ortheENpin\npulled low.\n7.3.11 Overvoltage Transient Protection\nThe TPS54140A incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients onpower supply designs with lowvalue\noutput capacitance. Forexample, when thepower supply output isoverloaded theerror amplifier compares the\nactual output voltage totheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal\nreference voltage foraconsiderable time, theoutput oftheerror amplifier willrespond byclamping theerror\namplifier output toahigh voltage. Thus, requesting themaximum output current. Once thecondition isremoved,\ntheregulator output rises and theerror amplifier output transitions tothesteady state duty cycle. Insome\napplications, thepower supply output voltage canrespond faster than theerror amplifier output canrespond, this\nactuality leads tothepossibility ofanoutput overshoot. TheOVTP feature minimizes theoutput overshoot, when\nusing alowvalue output capacitor, byimplementing acircuit tocompare theVSENSE pinvoltage toOVTP\nthreshold which is109% oftheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP\nthreshold, thehigh side MOSFET isdisabled preventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVTP threshold, thehigh side MOSFET isallowed\ntoturnonatthenext clock cycle.\n7.3.12 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 182°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 182°C,thedevice reinitiates thepower upsequence\nbydischarging theSS/TR pin.\n16 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n7.4 Device Functional Modes\n7.4.1 Operation with VIN<3.5V(Minimum VIN)\nThedevice isrecommended tooperate with input voltages above 3.5V.Thetypical VINUVLO threshold is2.5V\nand thedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below theactual\nUVLO voltage, thedevice willnotswitch. The PWRGD output willbecontrolled once VIN isabove 1.5V\nmaximum. IfENisexternally pulled uptoVINorleftfloating, when VINpasses theUVLO threshold thedevice\nwillbecome active. Switching isenabled thesoftstart sequence isinitiated. The TPS54140 willstart atthesoft\nstart time determined bytheexternal softstart capacitor attheSS/TR pin.\n7.4.2 Operation with ENControl\nThe enable threshold voltage is1.25 Vtypical. With ENheld below that voltage thedevice isdisabled and\nswitching isinhibited even ifVINisabove itsUVLO threshold. TheICquiescent current isreduced inthisstate. If\ntheENvoltage isincreased above thethreshold while VIN isabove itsUVLO threshold, thedevice becomes\nactive. Switching isenabled, andthesoftstart sequence isinitiated. TheTPS54140 willstart atthesoftstart time\ndetermined bytheexternal slow start capacitor attheSS/TR pin.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS54140A\nSTART STOP\nHYSV VR1I/c45/c61\nENVIN\n+\n-TPS54140A\nR1\nR2Ihys\nI1\n0.9 A/c109\n1.25 V2.9 A/c109\n/c40 /c41/c230 /c246 /c45/c61 /c180 /c231 /c247/c231 /c247/c232 /c248OUTV 0.8 VR1 R20.8 V\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54140A isa42-V, 1.5-A, step-down regulator with anintegrated high-side MOSFET. This device is\ntypically used toconvert ahigher DCvoltage toalower DCvoltage with amaximum available output current of\n1.5A.Example applications are12-V, 24-V and 48-V Industrial, Automotive and Commercial power systems.\nUse thefollowing design procedure toselect component values fortheTPS54140A. This procedure illustrates\nthedesign ofahigh-frequency switching regulator. The Excel ®spreadsheet (SLVC432 )located ontheproduct\npage canhelp onallcalculations. Alternatively, usetheWEBENCH software togenerate acomplete design. The\nWEBENCH software uses aniterative design procedure and accesses acomprehensive database of\ncomponents when generating adesign.\n8.1.1 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.Itisrecommended to\nuse1%tolerance orbetter divider resistors. Start with a10kΩfortheR2resistor and usetheEquation 1to\ncalculate R1.Toimprove efficiency atlight loads consider using larger value resistors. Ifthevalues aretoohigh\ntheregulator willbemore susceptible tonoise and voltage errors from theVSENSE input current willbe\nnoticeable\n(1)\n8.1.2 Enable andAdjusting Undervoltage Lockout\nThe TPS54140A isdisabled when theVIN pinvoltage falls below 2.5V.Ifanapplication requires ahigher\nundervoltage lockout (UVLO), usetheENpinasshown inFigure 28toadjust theinput voltage UVLO byusing\nthetwoexternal resistors. Though itisnotnecessary tousetheUVLO adjust registers, foroperation providing a\nconsistent power upbehavior isrecommended. The ENpinhasaninternal pull-up current source, I1,of0.9μA\nthatprovides thedefault condition oftheTPS54140A operating when theENpinfloats. Once theENpinvoltage\nexceeds 1.25 V,anadditional 2.9μAofhysteresis, Ihys, isadded. This additional current facilitates input voltage\nhysteresis. Use Equation 2tosettheexternal hysteresis fortheinput voltage. Use Equation 3tosettheinput\nstart voltage.\nFigure 28.Adjustable Undervoltage Lockout (UVLO)\n(2)\n18 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nENA\nSTART ENA ENA\n1VR2V V VIR1 R3/c61/c45/c43 /c45\nSTART STOP\nOUT\nHYSV VR1VIR3/c45/c61\n/c43\nENIhysVIN\n+\n-TPS54140A\nR1\nR2\nVOUT\nR3I1\n0.9 A/c1092.9 A/c109\n1.25 V\nENA\nSTART ENA\n1VR2V VIR1/c61/c45/c43\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nApplication Information (continued)\n(3)\nAnother technique toadd input voltage hysteresis isshown inFigure 29.This method may beused, ifthe\nresistance values arehigh from theprevious method andawider voltage hysteresis isneeded. The resistor R3\nsources additional hysteresis current intotheENpin.\nFigure 29.Adding Additional Hysteresis\n(4)\n(5)\nDonotplace alow-impedance voltage source with greater than 5Vdirectly ontheENpin. Donotplace a\ncapacitor directly ontheENpinifVEN>5Vwhen using avoltage divider toadjust thestart andstop voltage.\nThe node voltage, (see Figure 30)must remain equal toorless than 5.8V.The zener diode cansink upto100\nµA.The ENpinvoltage canbegreater than 5ViftheVINvoltage source hasahigh impedance anddoes not\nsource more than 100µAintotheENpin.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS54140A\n/c40 /c41/c40 /c41 /c40 /c41\n/c40 /c41/c180 /c109/c61/c180SS SS\nSS\nREFt ms I AC nFV V 0.8\nVIN\nR1\nR2Node\n5.8V10kohmENA\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\nFigure 30.Node Voltage\n8.1.3 Slow Start/Tracking Pin(SS/TR)\nThe TPS54140A effectively uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage as\nthepower-supply\'s reference voltage and regulates theoutput accordingly. Acapacitor ontheSS/TR pinto\nground implements aslow start time. TheTPS54140A hasaninternal pull-up current source of2μAthatcharges\ntheexternal slow start capacitor. Thecalculations fortheslow start time (10% to90%) areshown inEquation 6.\nThe voltage reference (VREF)is0.8Vand theslow start current (ISS)is2μA.The slow start capacitor should\nremain lower than 0.47μFandgreater than 0.47nF.\n(6)\nAtpower up,theTPS54140A willnotstart switching until theslow start pinisdischarged toless than 40mVto\nensure aproper power up,seeFigure 31.\nAlso, during normal operation, theTPS54140A stops switching and theSS/TR must bedischarged to40mV\nwhen thevoltage attheVIN pinisbelow theVIN UVLO, ENpinpulled below 1.25 V,orathermal shutdown\nevent occurs.\nThe VSENSE voltage willfollow theSS/TR pinvoltage with a45-mV offset upto85% oftheinternal voltage\nreference. When theSS/TR voltage isgreater than 85% ontheinternal reference voltage theoffset increases as\ntheeffective system reference transitions from theSS/TR voltage totheinternal voltage reference (see\nFigure 23).TheSS/TR voltage willramp linearly until clamped at1.7V.\n20 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n/c40 /c41/c40 /c41/c87 /c61RT1.0888\nSW206033R k\nf kHz\nEN\nSS/TR\nVSENSE\nVOUT\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nApplication Information (continued)\nFigure 31.Operation ofSS/TR Pinwhen Starting\n8.1.4 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nTheswitching frequency oftheTPS54140A isadjustable over awide range from approximately 100kHzto2500\nkHzbyplacing aresistor ontheRT/CLK pin.TheRT/CLK pinvoltage istypically 0.5Vandmust have aresistor\ntoground tosettheswitching frequency. Todetermine thetiming resistance foragiven switching frequency, use\nEquation 7orthecurves inFigure 32orFigure 33.Toreduce thesolution size one would typically setthe\nswitching frequency ashigh aspossible, buttradeoffs ofthesupply efficiency, maximum input voltage and\nminimum controllable ontime should beconsidered.\nTheminimum controllable ontime istypically 130nsandlimits themaximum operating input voltage.\nThemaximum switching frequency isalso limited bythefrequency shift circuit. More discussion onthedetails of\nthemaximum switching frequency islocated below.\n(7)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS54140A\n/c40 /c41\n/c40 /c41L dc d OUT scDIV\nSWshift\nON IN L d DS onI R V V\nt V I R Vff/c230 /c246/c180 /c43 /c43\n/c231 /c247 /c61 /c180/c231 /c247 /c45 /c180 /c43/c232 /c248\n/c40 /c41/c40 /c41L dc OUT d\nSW max skip\nON IN L d DS onI R V V 1\nt V I R Vf/c230 /c246/c180 /c43 /c43/c231 /c247 /c61 /c180/c231 /c247 /c45 /c180 /c43/c232 /c248\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK Resistance (k /c87/c41Switching Frequency (kHz)\n1200\nC006\n05001000150020002500\n0 25 50 75 100 125 150 175 200f -□Switching□Frequency□-□kHzs\nRT/CLK□-□Clock□Resistance□-□k /c87V =□12□V,\nT =□25°CI\nJ\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\nFigure 32.Switching Frequency vsRT/CLK ResistanceFigure 33.Switching Frequency vsRT/CLK ResistanceHigh Frequency RangeLow Frequency Range\n8.1.5 Selecting theSwitching Frequency\nThe switching frequency that isselected should bethelower value ofthetwo equations, Equation 8and\nEquation 9.Equation 8isthemaximum switching frequency limitation setbytheminimum controllable ontime.\nSetting theswitching frequency above thisvalue willcause theregulator toskip switching pulses.\nEquation 9isthemaximum switching frequency limit setbythefrequency shift protection. Tohave adequate\noutput short circuit protection athigh input voltages, theswitching frequency should besettobeless than the\nfsw(maxshift) frequency. InEquation 9,tocalculate themaximum switching frequency one must take into\naccount thattheoutput voltage decreases from thenominal voltage to0volts, thefdivinteger increases from 1to\n8corresponding tothefrequency shift.\nInFigure 34,thesolid lineillustrates atypical safe operating area regarding frequency shift and assumes the\noutput voltage iszero volts, andtheresistance oftheinductor is0.1Ω,FET onresistance of0.2Ωandthediode\nvoltage drop is0.5V.The dashed lineisthemaximum switching frequency toavoid pulse skipping. Enter these\nequations inaspreadsheet orother software orusetheSwitcherPro design software todetermine theswitching\nfrequency.\n(8)\n(9)\nIL inductor current\nRdc inductor resistance\nVIN maximum input voltage\nVOUT output voltage\nVOUTSC output voltage during short\nVc diode voltage drop\nRDS(on) switch onresistance\ntON(min) minimum controllable ontime\nƒDIV frequency divide equals (1,2,4,or8)\n22 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nRT/CLKTPS54140A\nClock\nSourcePLL\nRfset10 pF4 k/c87\n50/c87EXT\n10 20 30 402500\n2000\n1500\n1000\n500\n0f -□Switching□Frequency□-□kHzs\nV -□Input□Voltage□-□VISkipShiftV =□3.3□VO\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nApplication Information (continued)\nFigure 34.Maximum Switching Frequency vs.Input Voltage\n8.1.6 How toInterface toRT/CLK Pin\nThe RT/CLK pincan beused tosynchronize theregulator toanexternal system clock. Toimplement the\nsynchronization feature connect asquare wave totheRT/CLK pinthrough thecircuit network shown in\nFigure 35.Thesquare wave amplitude must transition lower than 0.5Vandhigher than 2.2VontheRT/CLK pin\nandhave anontime greater than 40nsandanofftime greater than 40ns.Thesynchronization frequency range\nis300kHzto2200 kHz. Therising edge ofthePHwillbesynchronized tothefalling edge ofRT/CLK pinsignal.\nThe external synchronization circuit should bedesigned insuch away that thedevice willhave thedefault\nfrequency setresistor connected from theRT/CLK pintoground should thesynchronization signal turn off.Itis\nrecommended touse afrequency setresistor connected asshown inFigure 35through a50Ωresistor to\nground. Theresistor should settheswitching frequency close totheexternal CLK frequency. Itisrecommended\ntoaccouple thesynchronization signal through a10pFceramic capacitor toRT/CLK pinand a4kΩseries\nresistor. The series resistor reduces PHjitter inheavy load applications when synchronizing toanexternal clock\nandinapplications which transition from synchronizing toRTmode. The firsttime theCLK ispulled above the\nCLK threshold thedevice switches from theRTresistor frequency toPLL mode. Theinternal 0.5V voltage source\nisremoved andtheCLK pinbecomes high impedance asthePLL starts tolock onto theexternal signal. Since\nthere isaPLL ontheregulator theswitching frequency canbehigher orlower than thefrequency setwith the\nexternal resistor. The device transitions from theresistor mode tothePLL mode and then willincrease or\ndecrease theswitching frequency until thePLL locks onto theCLK frequency within 100microseconds.\nWhen thedevice transitions from thePLL toresistor mode theswitching frequency willslow down from theCLK\nfrequency to150kHz, then reapply the0.5Vvoltage andtheresistor willthen settheswitching frequency. The\nswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts onVSENSE pin.The\ndevice implements adigital frequency shift toenable synchronizing toanexternal clock during normal startup\nand fault conditions. Figure 36,Figure 37and Figure 38show thedevice synchronized toanexternal system\nclock incontinuous conduction mode (ccm) discontinuous conduction (dcm) andpulse skip mode (psm).\nFigure 35.Synchronizing toaSystem Clock\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS54140A\nEXT\nIL\nPH\nEXT\nILPHVOUT\nEXT\nIL\nPH\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nApplication Information (continued)\nFigure 36.PlotofSynchronizing inCCM Figure 37.PlotofSynchronizing inDCM\nFigure 38.PlotofSynchronizing inPSM\n24 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n+\n2.2 F/c1092.2 F/c1090.1 F/c109 332 k /c87\n61.9 k /c870.01 F /c109 90.9 k /c87C2 C3 C4 R3\nR4CSSRTU1\nTPS54140ADGQC1 0.1 F/c109L1\n10 H/c109\nD1\nB220ACOUT\n47 F/6.3 V/c109\nCF\n6.8 pFRC\n76.8 k /c87\nCC\n2700 pFR1\n31.6 k /c87\nR2\n10 k /c87VINBOOT\nEN\nSS/TR\nRT/CLKPwPdPWRGDVSNSCOMPGNDPH 8 - 18 V3.3 V at 1.5 A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n8.2 Typical Application\nFigure 39.High Frequency, 3.3V Output Power Supply Design with Adjusted UVLO\n8.2.1 Design Requirements\nThis example details thedesign ofahigh frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown inorder tostart thedesign process. These parameters aretypically determined\natthesystem level. Forthisexample, wewillstart with thefollowing known parameters:\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nOutput Voltage 3.3V\nTransient Response 0to1.5-AΔVout =4%load step\nMaximum Output Current 1.5A\nInput Voltage 12Vnom. 8Vto18V\nOutput Voltage Ripple <33mVpp\nStart Input Voltage (rising VIN) 7.7V\nStop Input Voltage (falling VIN) 6.7V\n8.2.2 Detailed Design Procedure\n8.2.2.1 Selecting theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, theuser willwant tochoose the\nhighest switching frequency possible since this willproduce thesmallest solution size. The high switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. Theswitching frequency thatcanbeselected islimited bytheminimum on-time of\ntheinternal power switch, theinput voltage andtheoutput voltage andthefrequency shift limitation.\nEquation 8andEquation 9must beused tofindthemaximum switching frequency fortheregulator, choose the\nlower value ofthetwoequations. Switching frequencies higher than these values willresult inpulse skipping or\nthelack ofovercurrent protection during ashort circuit.\nThe typical minimum ontime, tonmin,is130nsfortheTPS54140A. Forthisexample, theoutput voltage is3.3V\nand themaximum input voltage is18V,which allows foramaximum switch frequency upto1600 kHz when\nincluding theinductor resistance, onresistance anddiode voltage inEquation 8.Toensure overcurrent runaway\nisnotaconcern during short circuits inyour design useEquation 9orthesolid curve inFigure 34todetermine\nthemaximum switching frequency. With anmaximum input voltage of20V,assuming adiode voltage of0.5V,\ninductor resistance of100mΩ,switch resistance of200mΩ,anoutput current of2.8A,themaximum switching\nfrequency isapproximately 1600kHz.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS54140A\n/c40 /c41/c61 /c43RIPPLE\nOUT L peakII I2\n/c40 /c41 /c40 /c41/c40 /c41/c40 /c41\n/c40 /c412\nOUT OUT IN max 2\nOUT L rms\nO SW IN maxV V V1I I12 V L f/c230 /c246/c180 /c45/c231 /c247/c61 /c43 /c180/c231 /c247/c180 /c180/c231 /c247/c232 /c248\n/c40 /c41\n/c40 /c41OUT OUT IN max\nRIPPLE\nO SW IN maxV (V V )\nIV L f/c180 /c45\n/c61/c180 /c180\n/c40 /c41/c40 /c41\n/c40 /c41OUT IN maxOUT\nO min\nOUT IND SW IN maxV VVLI K V f/c45\n/c61 /c180/c180 /c180\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nChoosing thelower ofthetwovalues and adding some margin aswitching frequency of1200kHz isused. To\ndetermine thetiming resistance foragiven switching frequency, useEquation 7orthecurve inFigure 32.\nTheswitching frequency issetbyresistor Rtshown inFigure 39.\n8.2.2.2 Output Inductor Selection (LO)\nTocalculate theminimum value oftheoutput inductor, useEquation 10.\nKINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothemaximum output current.\nThe inductor ripple current willbefiltered bytheoutput capacitor. Therefore, choosing high inductor ripple\ncurrents willimpact theselection oftheoutput capacitor since theoutput capacitor must have aripple current\nrating equal toorgreater than theinductor ripple current. Ingeneral, theinductor ripple value isatthediscretion\nofthedesigner; however, thefollowing guidelines may beused.\nFordesigns using lowESR output capacitors such asceramics, avalue ashigh asKIND=0.3may beused.\nWhen using higher ESR output capacitors, KIND=0.2yields better results. Since theinductor ripple current is\npart ofthePWM control system, theinductor ripple current should always begreater than 100 mA for\ndependable operation. Inawide input voltage regulator, itisbest tochoose aninductor ripple current onthe\nlarger side. This allows theinductor tostillhave ameasurable ripple current with theinput voltage atits\nminimum.\nForthisdesign example, useKIND=0.2and theminimum inductor value iscalculated tobe7.6μH.Forthis\ndesign, anearest standard value was chosen: 10μH.Fortheoutput filter inductor, itisimportant thattheRMS\ncurrent andsaturation current ratings notbeexceeded. The RMS andpeak inductor current canbefound from\nEquation 12andEquation 13.\nForthisdesign, theRMS inductor current is1.506 Aand thepeak inductor current is1.62 A.The chosen\ninductor isaMSS6132-103. Ithasasaturation current rating of1.64 AandanRMS current rating of1.9A.\nAstheequation setdemonstrates, lower ripple currents willreduce theoutput voltage ripple oftheregulator but\nwillrequire alarger value ofinductance. Selecting higher ripple currents willincrease theoutput voltage ripple of\ntheregulator butallow foralower inductance value.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n(10)\n(11)\n(12)\n(13)\n8.2.2.3 Output Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor will\ndetermine themodulator pole, theoutput voltage ripple, andhow theregulators responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\n26 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n/c40 /c41OUT\nSW OUT ripple\nRIPPLE1 1CV 8\nIf/c62 /c180/c180 /c230 /c246\n/c231 /c247/c231 /c247/c232 /c248\n/c40 /c41\n/c40 /c412 2\nOH OL\nOUT O2 2\nf i(I ) (I )\nC L\n(V ) (V )/c45\n/c62 /c180\n/c45\nOUT\nOUT\nSW OUT2 ICV f/c180 /c68/c62/c180 /c68\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator also willtemporarily notbeable to\nsupply sufficient output current ifthere isalarge, fast increase inthecurrent needs oftheload such as\ntransitioning from noload toafullload. Theregulator usually needs twoormore clock cycles forthecontrol loop\ntoseethechange inload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput\ncapacitor must besized tosupply theextra current totheload until thecontrol loop responds totheload change.\nThe output capacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only\nallowing atolerable amount ofdroop intheoutput voltage. Equation 14shows theminimum output capacitance\nnecessary toaccomplish this.\nWhereΔIout isthechange inoutput current, ƒswistheregulators switching frequency andΔVout isthe\nallowable change intheoutput voltage. Forthisexample, thetransient load response isspecified asa4%\nchange inVout foraload step from 0A(noload) to1.5A(fullload). Forthisexample, ΔIout=1.5-0 =1.5Aand\nΔVout =0.04 ×3.3=0.132 V.Using these numbers gives aminimum capacitance of18.9μF.This value does\nnottake theESR oftheoutput capacitor intoaccount intheoutput voltage change. Forceramic capacitors, the\nESR isusually small enough toignore inthiscalculation. Aluminum electrolytic and tantalum capacitors have\nhigher ESR thatshould betaken intoaccount.\nThecatch diode oftheregulator cannotsink current soanystored energy intheinductor willproduce anoutput\nvoltage overshoot when theload current rapidly decreases, seeFigure 40.The output capacitor must also be\nsized toabsorb energy stored intheinductor when transitioning from ahigh load current toalower load current.\nThe excess energy that gets stored intheoutput capacitor willincrease thevoltage onthecapacitor. The\ncapacitor must besized tomaintain thedesired output voltage during these transient periods. Equation 15is\nused tocalculate theminimum capacitance tokeep theoutput voltage overshoot toadesired value. Where Lis\nthevalue oftheinductor, IOHistheoutput current under heavy load, IOListheoutput under light load, Vƒisthe\nfinal peak output voltage, andViistheinitial capacitor voltage. Forthisexample, theworst case load step willbe\nfrom 1.5Ato0A.The output voltage willincrease during thisload transition and thestated maximum inour\nspecification is4%oftheoutput voltage. This willmake Vƒ=1.04 ×3.3=3.432. Viistheinitial capacitor voltage\nwhich isthenominal output voltage of3.3V.Using these numbers inEquation 15yields aminimum capacitance\nof25.3μF.\nEquation 16calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Voripple isthemaximum allowable output voltage ripple, and Iripple isthe\ninductor ripple current. Equation 17yields 0.7μF.\nEquation 17calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 17indicates theESR should beless than 144mΩ.\nThe most stringent criteria fortheoutput capacitor is25.3μFofcapacitance tokeep theoutput voltage in\nregulation during anunload transient.\nAdditional capacitance de-ratings foraging, temperature and dcbias should befactored inwhich willincrease\nthisminimum value. Forthisexample, a47μF6.3V X7R ceramic capacitor with 5mΩofESR willbeused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRoot Mean Square (RMS) value ofthemaximum ripple current. Equation 18canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 18yields\n66mA.\n(14)\n(15)\n(16)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS54140A\n/c40 /c41/c40 /c41\n/c40 /c41/c40 /c412OUT OUT IN max j SW IN\nD\nIN maxV V I V d C V V d\nPV 2f f f /c45 /c180 /c180 /c180 /c180 /c43\n/c61 /c43\n/c40 /c41/c40 /c41\n/c40 /c41OUT OUT IN max\nCOUT(rms)\nO SW IN maxV V V\nI\n12 V L f/c180 /c45\n/c61\n/c180 /c180 /c180\n/c40 /c41/c61OUT ripple\nESR\nRIPPLEV\nRI\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n(17)\n(18)\n8.2.2.4 Catch Diode\nThe TPS54140A requires anexternal catch diode between thePHpinandGND. The selected diode must have\nareverse voltage rating equal toorgreater than Vinmax. The peak current rating ofthediode must begreater\nthan themaximum inductor current. The diode should also have alowforward voltage. Schottky diodes are\ntypically agood choice forthecatch diode duetotheir lowforward voltage. Thelower theforward voltage ofthe\ndiode, thehigher theefficiency oftheregulator willbe.\nTypically, thehigher thevoltage andcurrent ratings thediode has, thehigher theforward voltage willbe.Since\nthedesign example hasaninput voltage upto18V,adiode with aminimum of20Vreverse voltage willbe\nselected.\nFortheexample design, theB220A Schottky diode isselected foritslower forward voltage and itcomes ina\nlarger package size which hasgood thermal characteristics over small devices. Thetypical forward voltage ofthe\nB220A is0.50 volts.\nThediode must also beselected with anappropriate power rating. Thediode conducts theoutput current during\ntheoff-time oftheinternal power switch. The off-time oftheinternal switch isafunction ofthemaximum input\nvoltage, theoutput voltage, andtheswitching frequency. The output current during theoff-time ismultiplied by\ntheforward voltage ofthediode which equals theconduction losses ofthediode. Athigher switch frequencies,\ntheaclosses ofthediode need tobetaken intoaccount. Theaclosses ofthediode areduetothecharging and\ndischarging ofthejunction capacitance and reverse recovery. Equation 19isused tocalculate thetotal power\ndissipation, conduction losses plus aclosses, ofthediode.\nThe B220A hasajunction capacitance of120 pF.Using Equation 19,theselected diode willdissipate 0.632\nWatts. This power dissipation, depending onmounting techniques, should produce a16°Ctemperature risein\nthediode when theinput voltage is18V andtheload current is1.5A.\nIfthepower supply spends asignificant amount oftime atlight load currents orinsleep mode consider using a\ndiode which hasalowleakage current andslightly higher forward voltage drop.\n(19)\n8.2.2.5 Input Capacitor\nTheTPS54140A requires ahigh quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 3μFof\neffective capacitance and insome applications abulk capacitance. The effective capacitance includes anydc\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aripple current rating greater than themaximum input current ripple oftheTPS54140A.\nTheinput ripple current canbecalculated using Equation 20.\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofdcbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with thedcbias taken into account. The capacitance value ofacapacitor\ndecreases asthedcbias across acapacitor increases.\n28 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n/c40 /c41/c180 /c180/c62OUT OUT\nSS\nSS avgC V 0.8tI\n/c40 /c41 OUT max\nIN\nIN SWI 0.25\nVC f/c180\n/c68 /c61/c180\n/c40 /c41/c40 /c41/c40 /c41/c40 /c41\n/c40 /c41/c45\n/c61 /c180 /c180OUT IN minOUT\nOUT CI rms\nIN min IN minV VVI IV V\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nForthisexample design, aceramic capacitor with atleast a20Vvoltage rating isrequired tosupport the\nmaximum input voltage. Common standard ceramic capacitor voltage ratings include 4V,6.3V,10V,16V, 25V,\n50Vor100V soa25Vcapacitor should beselected. Forthisexample, two2.2μF,25Vcapacitors inparallel\nhave been selected. Table 2shows aselection ofhigh voltage capacitors. The input capacitance value\ndetermines theinput ripple voltage oftheregulator. Theinput voltage ripple canbecalculated using Equation 21.\nUsing thedesign example values, Ioutmax =1.5A,Cin=4.4μF,ƒsw=1200 kHz, yields aninput voltage ripple\nof71mVandarmsinput ripple current of0.701 A.\n(20)\n(21)\nTable 2.Capacitor Types\nVENDOR VALUE (μF) EIASize VOLTAGE DIALECTRIC COMMENTS\n1.0to2.2 100V\n1210 GRM32 series\n1.0to4.7 50V\nMurata\n1.0 100V\n1206 GRM31 series\n1.0to2.2 50V\n1.0101.8 50V\n2220\n1.0to1.2 100V\nVishay VJX7R series\n1.0to3.9 50V\n2225\n1.0to1.8 100V\nX7R\n1.0to2.2 100V\n1812 Cseries C4532\n1.5to6.8 50V\nTDK\n1.0.to2.2 100V\n1210 Cseries C3225\n1.0to3.3 50V\n1.0to4.7 50V\n1210\n1.0 100V\nAVX X7R dielectric series\n1.0to4.7 50V\n1812\n1.0to2.2 100V\n8.2.2.6 Slow Start Capacitor\nThe slow start capacitor determines theminimum amount oftime itwilltake fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large and would require large amounts ofcurrent tocharge the\ncapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54140A reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew ratesolves both ofthese problems.\nThe slow start time must belong enough toallow theregulator tocharge theoutput capacitor uptotheoutput\nvoltage without drawing excessive current. Equation 22canbeused tofindtheminimum slow start time, tss,\nnecessary tocharge theoutput capacitor, Cout, from 10% to90% oftheoutput voltage, Vout, with anaverage\nslow start current ofIssavg. Intheexample, tocharge the47μFoutput capacitor upto3.3Vwhile only allowing\ntheaverage input current tobe0.125 Awould require a1msslow start time.\nOnce theslow start time isknown, theslow start capacitor value canbecalculated using Equation 6.Forthe\nexample circuit, theslow start time isnottoocritical since theoutput capacitor value is47μFwhich does not\nrequire much current tocharge to3.3V.The example circuit hastheslow start time settoanarbitrary value of\n1ms which requires a3.3nFcapacitor.\n(22)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS54140A\n/c40 /c41Z mod\nESR OUT1\n2 R Cf /c61/c180 /c112 /c180 /c180\n/c40 /c41/c40 /c41 OUT max\nP mod\nOUT OUTI\n2 V Cf /c61/c180 /c112 /c180 /c180\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\n8.2.2.7 Bootstrap Capacitor Selection\nA0.1-μFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. Itis\nrecommended touseaceramic capacitor with X5R orbetter grade dielectric. The capacitor should have a10-V\norhigher voltage rating.\n8.2.2.8 Undervoltage Lock OutSetPoint\nThe Under Voltage Lock Out(UVLO) canbeadjusted using anexternal voltage divider ontheENpinofthe\nTPS54140A. TheUVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower\ndown orbrown outs when theinput voltage isfalling. Fortheexample design, thesupply should turnonandstart\nswitching once theinput voltage increases above 7.7V(enabled). After theregulator starts switching, itshould\ncontinue todosountil theinput voltage falls below 6.7V(UVLO stop).\nTheprogrammable UVLO andenable voltages aresetusing aresistor divider between Vinandground totheEN\npin.Equation 2through Equation 3canbeused tocalculate theresistance values necessary. Fortheexample\napplication, a332kΩbetween VinandENanda61.9 kΩbetween ENandground arerequired toproduce the\n7.7and6.7voltstart andstop voltages.\n8.2.2.9 Output Voltage andFeedback Resistors Selection\nFortheexample design, 10.0 kΩwas selected forR2.Using Equation 1,R1iscalculated as31.25 kΩ.The\nnearest standard 1%resistor is31.6 kΩ.Due tocurrent leakage oftheVSENSE pin,thecurrent flowing through\nthefeedback network should begreater than 1μAinorder tomaintain theoutput voltage accuracy. This\nrequirement makes themaximum value ofR2equal to800 kΩ.Choosing higher resistor values willdecrease\nquiescent current andimprove efficiency atlowoutput currents butmay introduce noise immunity problems.\n8.2.2.10 Compensation\nThere areseveral industry techniques used tocompensate DC/DC regulators. Themethod presented here yields\nhigh phase margins. Formost conditions, theregulator willhave aphase margin between 60and90degrees.\nThe method presented here ignores theeffects oftheslope compensation that isinternal totheTPS54140A.\nSince theslope compensation isignored, theactual cross over frequency isusually lower than thecross over\nfrequency used inthecalculations.\nUse SwitcherPro software foramore accurate design.\nTheuncompensated regulator willhave adominant pole, typically located between 300Hzand3kHz, duetothe\noutput capacitor and load resistance and apole due totheerror amplifier. One zero exists due totheoutput\ncapacitor andtheESR. Thezero frequency ishigher than either ofthetwopoles.\nIfleftuncompensated, thedouble pole created bytheerror amplifier andthemodulator would lead toanunstable\nregulator. Tostabilize theregulator, one pole must becanceled out. One design approach istolocate a\ncompensating zero atthemodulator pole. Then select across over frequency thatishigher than themodulator\npole. Thegain oftheerror amplifier canbecalculated toachieve thedesired cross over frequency. Thecapacitor\nused tocreate thecompensation zero along with theoutput impedance oftheerror amplifier form alow\nfrequency pole toprovide aminus one slope through thecross over frequency. Then acompensating pole is\nadded tocancel thezero duetotheoutput capacitors ESR. IftheESR zero resides atafrequency higher than\ntheswitching frequency then itcanbeignored.\nTocompensate theTPS54140A using thismethod, firstcalculate themodulator pole andzero using thefollowing\nequations:\nwhere\n•IOUT(max) isthemaximum output current\n•COUTistheoutput capacitance\n•VOUTisthenominal output voltage (23)\n(24)\n30 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nOUT ESR\nCC RCRf/c180/c61\n/c40 /c41C\nC P mod1C2 R f/c61/c112 /c180 /c180\n/c40 /c41 /c40 /c41OUT\nC\nREF MOD c EAVRG gm Vf/c61/c180 /c180\n/c40 /c41/c40 /c41 /c40 /c41\n/c40 /c41LOAD C OUT ESR PS\nMOD c\nC OUT LOAD ESRgm R 2 C R 1\nG2 C R R 1ff\nf/c180 /c180 /c112 /c180 /c180 /c180 /c43\n/c61/c112 /c180 /c180 /c180 /c43 /c43\n/c40 /c41 /c40 /c41C min P mod5 f f /c179 /c180\n/c40 /c41SW\nC max5ff /c163\n/c40 /c41C max\nOUT51442\nVf /c163\n/c40 /c41/c40 /c41P mod\nC max\nOUT2100Vf\nf /c163\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nFortheexample design, themodulator pole islocated at1.5kHzandtheESR zero islocated at338kHz.\nNext, thedesigner needs toselect acrossover frequency which willdetermine thebandwidth ofthecontrol loop.\nThecross over frequency must belocated atafrequency atleast fivetimes higher than themodulator pole. The\ncross over frequency must also beselected sothat theavailable gain oftheerror amplifier atthecross over\nfrequency ishigh enough toallow forproper compensation.\nEquation 29isused tocalculate themaximum cross over frequency when theESR zero islocated atafrequency\nthat ishigher than thedesired cross over frequency. This willusually bethecase forceramic orlowESR\ntantalum capacitors. Aluminum Electrolytic andTantalum capacitors willtypically produce amodulator zero ata\nlowfrequency duetotheir high ESR.\nTheexample application isusing alowESR ceramic capacitor with 10mΩofESR making thezero at338kHz.\nThis value ismuch higher than typical crossover frequencies sothemaximum crossover frequency iscalculated\nusing both Equation 25andEquation 28.\nUsing Equation 28gives aminimum crossover frequency of7.6kHz and Equation 25gives amaximum\ncrossover frequency of45.3 kHz.\nAcrossover frequency of45kHzisarbitrarily selected from thisrange.\nForceramic capacitors useEquation 25:\n(25)\nFortantalum oraluminum capacitors useEquation 26:\n(26)\nForallcases useEquation 27andEquation 28:\n(27)\n(28)\nOnce across over frequency, ƒc,hasbeen selected, thegain ofthemodulator atthecross over frequency is\ncalculated. Thegain ofthemodulator atthecross over frequency iscalculated using Equation 29.\n(29)\nFortheexample problem, thegain ofthemodulator atthecross over frequency is0.542. Next, thecompensation\ncomponents arecalculated. Aresistor inseries with acapacitor isused tocreate acompensating zero. A\ncapacitor inparallel tothese twocomponents forms thecompensating pole. However, calculating thevalues of\nthese components varies depending oniftheESR zero islocated above orbelow thecross over frequency. For\nceramic orlowESR tantalum output capacitors, thezero willusually belocated above thecross over frequency.\nForaluminum electrolytic andtantalum capacitors, themodulator zero isusually located lower infrequency than\nthecross over frequency. Forcases where themodulator zero ishigher than thecross over frequency (ceramic\ncapacitors).\n(30)\n(31)\n(32)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS54140A\nVOUT\nIL\nPH\nVOUT\nVIN\nIL\nVO\nIO\nVIN\nVOUT\nEN\nIL\n/c40 /c41 C Z mod1C2 Rff/c61/c112 /c180 /c180\n/c40 /c41C\nC P mod1C2 R f/c61/c112 /c180 /c180\n/c40 /c41 /c40 /c41 /c40 /c41OUT\nC\nREF MOD c Z mod EAVRG gm Vff/c61/c180 /c180 /c180\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nForcases where themodulator zero isless than thecross over frequency (Aluminum orTantalum capacitors),\ntheequations are:\n(33)\n(34)\n(35)\nFortheexample problem, theESR zero islocated atahigher frequency compared tothecross over frequency\nsoEquation 32through Equation 35areused tocalculate thecompensation components. Fortheexample\nproblem, thecomponents arecalculated tobe:RC=76.2 kΩ,CC=2710 pF,andCƒ=6.17 pF.\nThe calculated value oftheCƒcapacitor isnotastandard value soavalue of2700 pFwillbeused. 6.8pFis\nused forCC.Rcresistor sets thegain oftheerror amplifier which determines thecross over frequency. The\ncalculated RCresistor isnotastandard value, so76.8kΩwillbeused.\n8.2.3 Application Curves\nFigure 40.Load Transmit Figure 41.Startup With EN\nFigure 42.VINPower Up Figure 43.Output Ripple CCM\n32 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nVIN\nIL\nPH\n50556065707580859095\n0 0.25 0.50 0.75 1 1.25 1.5 1.75 2\nI -□Load□Current□- ALEfficiency□-□%V =□8□VI\nV =□12□VIV =□16□VIV =□3.3□V,\nf =□1200□kHzO\nsw\nVIN\nIL\nPH\nVIN\nIL\nPH\nVOUT\nIL\nPH\nVOUT\nIL\nPH\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nFigure 44.Output Ripple, DCM Figure 45.Output Ripple, PSM\nFigure 47.Input Ripple DCM Figure 46.Input Ripple CCM\nFigure 49.Efficiency vsLoad CurrentFigure 48.Input Ripple PSM\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS54140A\n0.9850.9900.9951.0001.0051.0101.015\n5 10 15 20Regulation□(%)I =□0.5 AO\nV -□Input□Voltage□-□VI\n0.9850.9900.9951.0001.0051.0101.015\n0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00\nLoad□Current□- ARegulation□(%)V =□12□VI\n100 1-103-40-200204060\n-150-100-50050100150\nf□-□Frequency□-□HzGain□-□dBPhase□-o\n1-1041-1051-106GainPhase\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nFigure 50.Overall Loop Frequency Response Figure 51.Regulation vsLoad Current\nFigure 52.Regulation vsInput Voltage\n34 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nZ\nOUT ESR1\nC R 2f/c61/c180 /c180 /c112\nP\nOUT L1\nC R 2f/c61/c180 /c180 /c112\nps L Adc = gm R /c180\nZ OUT\nC\nPs12 VAdcV s12f\nf/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248\nVO\nRESR\nCOUTRLVC\ngmpsfp\nfzAdc\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n8.3 System Examples\n8.3.1 Simple Small Signal Model forPeak Current Mode Control\nFigure 53describes asimple small signal model that canbeused tounderstand how todesign thefrequency\ncompensation. The TPS54140A power stage canbeapproximated toavoltage-controlled current source (duty\ncycle modulator) supplying current totheoutput capacitor and load resistor. The control tooutput transfer\nfunction isshown inEquation 36andconsists ofadcgain, onedominant pole, andoneESR zero. Thequotient\nofthechange inswitch current andthechange inCOMP pinvoltage (node cinFigure 56)isthepower stage\ntransconductance. The gmPSfortheTPS54140A is6A/V. The low-frequency gain ofthepower stage frequency\nresponse istheproduct ofthetransconductance andtheload resistance asshown inEquation 37.\nAstheload current increases anddecreases, thelow-frequency gain decreases andincreases, respectively. This\nvariation with theload may seem problematic atfirstglance, butfortunately thedominant pole moves with the\nload current (see Equation 38).The combined effect ishighlighted bythedashed line intheright half of\nFigure 53.Astheload current decreases, thegain increases andthepole frequency lowers, keeping the0-dB\ncrossover frequency thesame forthevarying load conditions which makes iteasier todesign thefrequency\ncompensation. The type ofoutput capacitor chosen determines whether theESR zero hasaprofound effect on\nthefrequency compensation design. Using high ESR aluminum electrolytic capacitors may reduce thenumber\nfrequency compensation components needed tostabilize theoverall loop because thephase margin increases\nfrom theESR zero atthelower frequencies (see Equation 39).\nFigure 53.Simple Small Signal Model andFrequency Response forPeak Current Mode Control\n(36)\n(37)\n(38)\n(39)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: TPS54140A\nA0\nA1P1\nZ1 P2Aol\nBW\nVrefVO\nR1\nR3\nC1C2R2COROgmea COMPVSENSE\nType□2A Type□2B Type□1\nC2R3\nC1\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nSystem Examples (continued)\n8.3.2 Small Signal Model forFrequency Compensation\nThe TPS54140A uses atransconductance amplifier fortheerror amplifier and readily supports three ofthe\ncommonly-used frequency compensation circuits. Compensation circuits Type 2A,Type 2B,and Type 1are\nshown inFigure 54.Type 2circuits most likely implemented inhigh bandwidth power-supply designs using low\nESR output capacitors. The Type 1circuit isused with power-supply designs with high-ESR aluminum\nelectrolytic ortantalum capacitors.. Equation 40andEquation 41show how torelate thefrequency response of\ntheamplifier tothesmall signal model inFigure 54.Theopen-loop gain andbandwidth aremodeled using theRO\nandCOshown inFigure 54.See Figure 39foradesign example using aType 2Anetwork with alowESR output\ncapacitor.\nEquation 40through Equation 49areprovided asareference forthose who prefer tocompensate using the\npreferred methods. Those who prefer touse prescribed method use themethod outlined intheapplication\nsection oruseswitched information.\nFigure 54.Types ofFrequency Compensation\nFigure 55.Frequency Response oftheType 2AandType 2BFrequency Compensation\n36 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nOUT1P2 = type 12 R (C2 + C )/c180 /c180/c112\nOUT1P2 = type 2b2 R3 | | R C/c180 /c180/c112\nOUT1P2 = type 2a2 R3 | | R (C2 + C )/c180 /c180/c112\n1Z12 R3 C1/c61/c112 /c180 /c180\n1P12 Ro C1/c61/c112 /c180 /c180\neaR2A1 = gm Ro| | R3R1 + R2/c180 /c180\neaR2A0 = gm RoR1 + R2/c180 /c180\nf\nf fZ1\nP1 P2s12EA A0\ns s1 12 2/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246 /c230 /c246/c43 /c180 /c43/c231 /c247 /c231 /c247/c112 /c180 /c112 /c180 /c232 /c248 /c232 /c248\nea\nOUTgmC =2 BW (Hz)/c180/c112\neaAol(V/V)Ro =gm\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nSystem Examples (continued)\n(40)\n(41)\n(42)\n(43)\n(44)\n(45)\n(46)\n(47)\n(48)\n(49)\n8.3.3 Small Signal Model forLoop Response\nFigure 56shows anequivalent model fortheTPS54140A control loop which can bemodeled inacircuit\nsimulation program tocheck frequency response and dynamic load response. The error amplifier isa\ntransconductance amplifier with agmEAof97μA/V. The error amplifier canbemodeled using anideal voltage\ncontrolled current source. Theresistor Roandcapacitor Comodel theopen loop gain andfrequency response of\ntheamplifier. The 1mV acvoltage source between thenodes aandbeffectively breaks thecontrol loop forthe\nfrequency response measurements. Plotting c/ashows thesmall signal response ofthefrequency compensation.\nPlotting a/bshows thesmall signal response oftheoverall loop. Thedynamic loop response canbechecked by\nreplacing RLwith acurrent source with theappropriate load step amplitude and step rate inatime domain\nanalysis. This equivalent model isonly valid forcontinuous conduction mode designs.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: TPS54140A\nVSENSECOMPVO\nR1\nR3\nC1C2R2CO ROgmea\n97 A/V/c1090.8□VPower□Stage\ngm 6 A/VpsPH\nRESR\nCOUTRLba\nc\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nSystem Examples (continued)\nFigure 56.Small Signal Model forLoop Response\n38 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nEN1\nPWRGD1\nVOUT1\nVOUT2\nSS /TRTPS54140A\nEN\nPWRGDSS/TRENPWRGD\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n9Power Supply Recommendations\nThe devices aredesigned tooperate from aninput voltage supply range between 3.5Vand 60V.This input\nsupply should bewell regulated. Iftheinput supply islocated more than afewinches from theTPS54160\nconverter additional bulk capacitance may berequired inaddition totheceramic bypass capacitors. An\nelectrolytic capacitor with avalue of100μFisatypical choice\n9.1 Sequencing\nMany ofthecommon power supply sequencing methods can beimplemented using theSS/TR, EN, and\nPWRGD pins. Thesequential method canbeimplemented using anopen drain output ofapower onreset pinof\nanother device. Thesequential method isillustrated inFigure 57using twoTPS54140A devices. Thepower good\niscoupled totheENpinontheTPS54140A which willenable thesecond power supply once theprimary supply\nreaches regulation. Ifneeded, a1nF ceramic capacitor ontheENpinofthesecond power supply willprovide a\n1ms start updelay. Figure 58shows theresults ofFigure 57.\nSPACE\nFigure 57.Schematic forSequential Start-Up Figure 58.Sequential Startup using ENand\nSequence PWRGD\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: TPS54140A\nENTPS54140A\n3\nSS/TR4\nPWRGD6\nENTPS54140A\n3\nSS/TR4\nPWRGD6\nEN1,□EN2\nVOUT1\nVOUT2\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nSequencing (continued)\nFigure 59.Schematic forRatiometric Start-Up Figure 60.Ratio-Metric Startup using Coupled\nSequence SS/TR pins\nFigure 59shows amethod forratio-metric start upsequence byconnecting theSS/TR pins together. The\nregulator outputs willramp upandreach regulation atthesame time. When calculating theslow start time the\npullup current source must bedoubled inEquation 6.Figure 60shows theresults ofFigure 59.\n40 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\n/c180/c61/c43 /c68 /c45REF\nOUT2 REFV R1R2V V V\n/c40 /c41 /c43 /c68/c61 /c43SS offsetOUT2\nREF SSVV VR1V I\nSS/TRTPS54140A\nEN\nPWRGD\nSS/TREN\nPWRGDVOUT 1\nVOUT 2\nR1\nR2\nR3\nR4TPS54140A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\nSequencing (continued)\nFigure 61.Schematic forRatiometric andSimultaneous Start-Up Sequence\nRatio-metric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 61totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 50and Equation 51,thetracking resistors can becalculated toinitiate the\nVout2 slightly before, after oratthesame time asVout1. Equation 52isthevoltage difference between Vout1\nandVout2 atthe95% ofnominal output regulation.\nThe deltaV variable iszero volts forsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE offset (Vssoffset) intheslow start circuit andtheoffset created bythepullup current source (Iss) and\ntracking resistors, theVssoffset andIssareincluded asvariables intheequations.\nTodesign aratio-metric start upinwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, useanegative number inEquation 50through Equation 52fordeltaV. Equation 52willresult\ninapositive number forapplications which theVout2 isslightly lower than Vout1 when Vout2 regulation is\nachieved.\nSince theSS/TR pinmust bepulled below 40mVbefore starting after anEN,UVLO orthermal shutdown fault,\ncareful selection ofthetracking resistors isneeded toensure thedevice willrestart after afault. Make sure the\ncalculated R1value from Equation 50isgreater than thevalue calculated inEquation 53toensure thedevice\ncanrecover from afault.\nAstheSS/TR voltage becomes more than 85% ofthenominal reference voltage theVssoffset becomes larger\nastheslow start circuits gradually handoff theregulation reference totheinternal voltage reference. The SS/TR\npinvoltage needs tobegreater than 1.3Vforacomplete handoff totheinternal voltage reference asshown in\nFigure 23.\n(50)\n(51)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: TPS54140A\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\n/c62 /c180 /c45 /c180 /c68OUT1 R1 2800 V 180 V\n/c68 /c61 /c45OUT1 OUT2 V V V\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nSequencing (continued)\n(52)\n(53)\nFigure 62.Ratio-metric Startup with Tracking Resistors Figure 63.Ratiometric Startup with Tracking Resistors\nFigure 64.Simultaneous Startup With Tracking Resistor\n42 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nBOOT\nVIN\nEN\nSS/TR\nRT/CLKPH\nGND\nCOMP\nVSENSE\nPWRGDInput\nBypass\nCapacitor\nUVLO\nAdjust\nResistors\nSlow□Start\nCapacitorFrequency\nSet□ResistorCompensation\nNetworkResistor\nDividerOutput\nInductorOutput\nCapacitorVout\nVinTopside\nGround\nAreaCatch\nDiodeRoute□Boot□Capacitor\nTrace□on□another□layer□to\nprovide□wide□path□for\ntopside□ground\nThermal□VIA\nSignal□VIA\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signals paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance. Tohelp eliminate these problems, theVINpinshould bebypassed\ntoground with alowESR ceramic bypass capacitor with X5R orX7R dielectric. Care should betaken to\nminimize theloop area formed bythebypass capacitor connections, theVIN pin,and theanode ofthecatch\ndiode. See Figure 65foraPCB layout example. TheGND pinshould betieddirectly tothepower padunder the\nICandthepower pad.\nThepower padshould beconnected toanyinternal PCB ground planes using multiple vias directly under theIC.\nThe PHpinshould berouted tothecathode ofthecatch diode and totheoutput inductor. Since thePH\nconnection istheswitching node, thecatch diode and output inductor should belocated very close tothePH\npins, andthearea ofthePCB conductor minimized toprevent excessive capacitive coupling. Foroperation atfull\nrated load, thetopside ground area must provide adequate heat dissipating area. TheRT/CLK pinissensitive to\nnoise sotheRTresistor should belocated asclose aspossible totheICand routed with minimal lengths of\ntrace. The additional external components canbeplaced approximately asshown. Itmay bepossible toobtain\nacceptable performance with alternate PCB layouts, however this layout has been shown toproduce good\nresults andismeant asaguideline.\n10.2 Layout Example\nFigure 65.PCB Layout Example\n10.3 Power Dissipation Estimate\nThe following formulas show how toestimate thedevice power dissipation under continuous conduction mode\n(CCM) operation. These equations should notbeused ifthedevice isworking indiscontinuous conduction mode\n(DCM).\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: TPS54140A\n/c40 /c41 /c40 /c41/c61 /c45 /c180TH TOT A max J maxT T R P\n/c61 /c43 /c180J A TH TOTT T R P\n/c61 /c180 /c180 /c180TOT COND SW GD QP P P P P\n/c45/c61 /c180 /c1806\nQ INP 116 10 V\n9\nGD IN SWP V 3 10 f/c45/c61 /c180 /c180 /c180\n/c40 /c412 9\nSW IN SW OUTP V I 0.25 10 f/c45/c61 /c180 /c180 /c180 /c180\n/c40 /c41 /c40 /c41/c230 /c246/c61 /c180 /c180 /c231 /c247\n/c232 /c2482 OUT\nCOND OUT DS on\nINVP I RV\nTPS54140A\nSLVSB55C –MAY 2012 –REVISED OCTOBER 2015 www.ti.com\nPower Dissipation Estimate (continued)\nThe power dissipation ofthedevice includes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd)\nandsupply current (Pq).\n(54)\n(55)\n(56)\nwhere\n•IOUTistheoutput current (A)\n•RDS(on) istheon-resistance ofthehigh-side MOSFET (Ω)\n•VOUTistheoutput voltage (V)\n•VINistheinput voltage (V)\n•ƒSWistheswitching frequency (Hz) (57)\n(58)\nForgiven TA,\n(59)\nForgiven TJMAX =150°C\nwhere\n•PTOTsthetotal device power dissipation (W)\n•TAistheambient temperature (°C)\n•TJisthejunction temperature (°C)\n•RTHisthethermal resistance ofthepackage (°C/W)\n•TJ(max) ismaximum junction temperature (°C)\n•TA(max) ismaximum ambient temperature (°C). (60)\nThere areadditional power losses intheregulator circuit duetotheinductor acanddclosses, thecatch diode\nandtrace resistance thatwillimpact theoverall efficiency oftheregulator.\n44 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54140A\nTPS54140A\nwww.ti.com SLVSB55C –MAY 2012 –REVISED OCTOBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nEco-mode, PowerPAD, SwitcherPro, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: TPS54140A\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54140ADGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 5414A\nTPS54140ADGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 5414A\nTPS54140ADRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5414A\nTPS54140ADRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 5414A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54140ADGQR HVSSOP DGQ 102500 330.0 12.4 5.33.31.38.012.0 Q1\nTPS54140ADGQR HVSSOP DGQ 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS54140ADRCR VSON DRC 103000 330.0 12.4 3.33.31.08.012.0 Q2\nTPS54140ADRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54140ADRCT VSON DRC 10250 180.0 12.4 3.33.31.08.012.0 Q2\nTPS54140ADRCT VSON DRC 10250 330.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54140ADGQR HVSSOP DGQ 102500 346.0 346.0 35.0\nTPS54140ADGQR HVSSOP DGQ 102500 364.0 364.0 27.0\nTPS54140ADRCR VSON DRC 103000 346.0 346.0 35.0\nTPS54140ADRCR VSON DRC 103000 338.0 355.0 50.0\nTPS54140ADRCT VSON DRC 10250 203.0 203.0 35.0\nTPS54140ADRCT VSON DRC 10250 338.0 355.0 50.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Apr-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54140ADGQ DGQ HVSSOP 10 80 322 6.55 1000 3.01\nTPS54140ADGQ DGQ HVSSOP 10 80 330 6.55 500 2.88\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. HVSSOP - 1.1 mm max heightTMPowerPAD DGQ 10\nPLASTIC SMALL OUTLINE 3 x 3, 0.5 mm pitch\n4224775/A\nwww.ti.comPACKAGE OUTLINE\nC\n5.05\n4.75 TYP\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.230.13 TYP\n0- 80.150.05\n1.831.631.891.690.25\nGAGE PLANE\n0.70.4A\n3.12.9\nNOTE 3\nB3.12.9\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA-T. PowerPAD is a trademark of Texas Instruments.TM\n110\n0.08 C A B65PIN 1 IDAREA\nNOTE 4SEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.700\nEXPOSEDTHERMAL PAD\n4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)10X (0.3)\n8X (0.5)(2.2)\nNOTE 9\n(3.1)\nNOTE 9(1.83)\n(1.89)\nSOLDER MASK\nOPENING\n(0.2) TYP\nVIA\n(1.3) TYP(1.3)\nTYP\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:15X1\n5610SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (1.45)10X (0.3)\n8X (0.5)\n(4.4)(1.83)\n(1.89)\nBASED ON\n0.125 THICK\nSTENCIL\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\n1.55 X 1.60 0.1751.67 X 1.73 0.1501.83 X 1.89  (SHOWN) 0.1252.05 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMMSYMM1\n5\n610BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54140ADGQ

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3.5 V to 42 V
  - Output Voltage Range: 0.8 V to 39 V
- **Current Ratings:**
  - Maximum Output Current: 1.5 A
  - High-Side MOSFET On-Resistance: 200 mΩ
- **Power Consumption:**
  - Operating Quiescent Current: 116 µA
  - Shutdown Current: 1.3 µA
- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 150 °C
- **Package Type:**
  - Available in MSOP-10 and VSON-10 packages
- **Special Features:**
  - Integrated high-side MOSFET
  - Eco-mode™ for high efficiency at light loads
  - Adjustable UVLO (Undervoltage Lockout) voltage
  - Power Good (PWRGD) output
  - Frequency range: 100 kHz to 2.5 MHz
  - Thermal shutdown protection
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **TPS54140A** is a step-down (buck) DC-DC converter designed to efficiently convert a higher DC voltage to a lower DC voltage. It features an integrated high-side MOSFET, which simplifies the design and reduces the number of external components required. The device operates with a wide input voltage range and is capable of delivering up to 1.5 A of output current. It employs current-mode control for improved transient response and stability.

#### Typical Applications:
- **Power Management:** Ideal for industrial and commercial power systems, including 12 V, 24 V, and 48 V applications.
- **Automotive Applications:** Suitable for powering automotive accessories such as GPS, video systems, and entertainment devices.
- **Consumer Electronics:** Used in devices requiring efficient power conversion with low quiescent current for battery-powered applications.
- **Telecommunications:** Can be utilized in telecom equipment for efficient power supply regulation.

This summary provides a comprehensive overview of the TPS54140ADGQ, highlighting its key specifications, functionality, and typical use cases in various applications.