void\r\nF_1 ( int V_1 )\r\n{\r\nif ( V_1 > V_2 )\r\n{\r\nunsigned int V_3 = V_1 - ( V_2 + 1 ) ;\r\n( void ) F_2 ( ( V_4 * ) V_5 , V_3 ) ;\r\n} else\r\n{\r\nif ( V_6 != V_1 )\r\n{\r\nF_3 ( L_1 , V_6 , V_1 ) ;\r\nV_6 = V_1 ;\r\n} else\r\nF_3 ( L_2 , V_6 ) ;\r\n}\r\n}\r\nT_1 *\r\nF_4 ( int V_3 )\r\n{\r\nV_4 * V_7 ;\r\nT_1 * V_8 ;\r\nint V_9 , V_10 ;\r\nfor ( V_7 = V_11 ; V_7 ; V_7 = V_7 -> V_12 )\r\nfor ( V_9 = 0 ; V_9 < V_7 -> V_13 ; V_9 ++ )\r\nfor ( V_10 = 0 ; V_10 < V_14 ; V_10 ++ )\r\n{\r\nif ( ( V_8 = V_7 -> V_15 [ V_9 ] . V_16 [ V_10 ] ) )\r\n{\r\nif ( ( V_8 -> V_17 != V_18 ) &&\r\n( V_8 -> V_3 == V_3 ) )\r\nreturn ( V_8 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nV_4 * T_2\r\nF_5 ( void * V_19 )\r\n{\r\nV_4 * V_7 ;\r\n#ifdef F_6\r\nF_7 ( L_3 ,\r\n( unsigned int ) sizeof ( V_4 ) ) ;\r\n#endif\r\nV_7 = ( V_4 * ) F_8 ( sizeof ( V_4 ) ) ;\r\nif ( V_7 )\r\n{\r\nV_7 -> V_20 = V_19 ;\r\nV_7 -> V_17 = V_21 ;\r\nV_7 -> V_12 = V_11 ;\r\nV_11 = V_7 ;\r\nV_7 -> V_22 = V_7 -> V_12 ? V_7 -> V_12 -> V_22 + 1 : 0 ;\r\n} else\r\nF_7 ( L_4 ,\r\n( unsigned int ) sizeof ( V_4 ) ) ;\r\nif ( V_5 == 0 )\r\nV_5 = V_7 ;\r\nreturn V_7 ;\r\n}\r\nvoid\r\nF_9 ( V_4 * V_7 )\r\n{\r\n#ifndef F_10\r\nT_3 * V_23 ;\r\nvolatile T_4 V_24 ;\r\nT_4 V_25 , V_26 ;\r\nT_5 V_9 ;\r\nV_26 = 0 ;\r\nfor ( V_9 = 0 ; V_9 < V_7 -> V_13 ; V_9 ++ )\r\n{\r\nV_25 = 0x12f & ( V_7 -> V_27 [ V_9 ] ) ;\r\nV_23 = V_7 -> V_15 [ V_9 ] . V_28 ;\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_29 ) & V_30 ;\r\nif ( V_24 & V_31 )\r\n{\r\nif ( ! ( ( ( V_25 >> 3 ) & V_32 ) ^ ( V_24 & V_32 ) ) )\r\n{\r\nif ( V_24 & V_32 )\r\nF_7 ( L_5 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nelse\r\nF_7 ( L_6 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( V_24 & V_32 )\r\nF_7 ( L_7 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nelse\r\n{\r\nF_7 ( L_8 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nV_25 |= 0x20 ;\r\n}\r\nV_25 |= 0x10 ;\r\n}\r\nV_25 &= 0x137 ;\r\nif ( V_24 & V_32 )\r\nV_25 |= 0x08 ;\r\nelse\r\n{\r\nV_25 |= 0x40 ;\r\nif ( F_12 ( V_7 -> V_15 [ V_9 ] . V_34 . V_35 ) )\r\n{\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_36 ) ;\r\nif ( V_24 & 0x1f )\r\n{\r\nif ( V_24 & 0x10 )\r\nF_7 ( L_9 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nif ( V_24 & 0x08 )\r\nF_7 ( L_10 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nif ( V_24 & 0x04 )\r\nF_7 ( L_11 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nif ( V_24 & 0x02 )\r\nF_7 ( L_12 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nif ( V_24 & 0x01 )\r\nF_7 ( L_13 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n}\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_37 ) ;\r\nif ( V_24 & 0x3 )\r\n{\r\nif ( V_24 & V_38 )\r\nF_7 ( L_14 ,\r\nV_7 -> V_33 , V_9 ) ;\r\nif ( V_24 & V_39 )\r\nF_7 ( L_15 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n}\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_40 ) & 0xcc ;\r\nV_24 = ( V_24 >> 2 ) ;\r\nif ( V_24 & 0x30 )\r\n{\r\nif ( V_24 & 0x20 )\r\nV_24 |= 0x40 ;\r\nif ( V_24 & 0x10 )\r\nV_24 |= 0x100 ;\r\nV_24 &= ~ 0x30 ;\r\n}\r\nif ( V_24 != ( V_25 & V_41 ) )\r\n{\r\nV_25 |= 0x10 ;\r\nif ( ( V_25 & V_42 ) && ! ( V_24 & V_42 ) )\r\n{\r\nV_25 &= ~ V_42 ;\r\nF_7 ( L_16 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_42 ) && ( V_24 & V_42 ) )\r\n{\r\nV_25 |= V_42 ;\r\nF_7 ( L_17 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ( V_25 & V_43 ) && ! ( V_24 & V_43 ) )\r\n{\r\nV_25 &= ~ V_43 ;\r\nF_7 ( L_18 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_43 ) && ( V_24 & V_43 ) )\r\n{\r\nV_25 |= V_43 ;\r\nF_7 ( L_19 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ( V_25 & V_44 ) && ! ( V_24 & V_44 ) )\r\n{\r\nV_25 &= ~ V_44 ;\r\nF_7 ( L_20 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_44 ) && ( V_24 & V_44 ) )\r\n{\r\nV_25 |= V_44 ;\r\nF_7 ( L_21 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ( V_25 & V_45 ) && ! ( V_24 & V_45 ) )\r\n{\r\nV_25 &= ~ V_45 ;\r\nF_7 ( L_22 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_45 ) && ( V_24 & V_45 ) )\r\n{\r\nV_25 |= V_45 ;\r\nF_7 ( L_23 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n}\r\n}\r\n} else\r\n{\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_46 ) ;\r\nV_24 &= V_47 ;\r\nif ( V_24 != ( V_25 & V_47 ) )\r\n{\r\nV_25 |= 0x10 ;\r\nif ( ( V_25 & V_42 ) && ! ( V_24 & V_42 ) )\r\n{\r\nV_25 &= ~ V_42 ;\r\nF_7 ( L_24 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_42 ) && ( V_24 & V_42 ) )\r\n{\r\nV_25 |= V_42 ;\r\nF_7 ( L_25 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ( V_25 & V_43 ) && ! ( V_24 & V_43 ) )\r\n{\r\nV_25 &= ~ V_43 ;\r\nF_7 ( L_26 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_43 ) && ( V_24 & V_43 ) )\r\n{\r\nV_25 |= V_43 ;\r\nF_7 ( L_27 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ( V_25 & V_45 ) && ! ( V_24 & V_45 ) )\r\n{\r\nV_25 &= ~ V_45 ;\r\nF_7 ( L_28 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n} else if ( ! ( V_25 & V_45 ) && ( V_24 & V_45 ) )\r\n{\r\nV_25 |= V_45 ;\r\nF_7 ( L_29 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n}\r\n}\r\n}\r\n}\r\nif ( V_25 & V_47 )\r\nV_25 |= 0x80 ;\r\nif ( V_25 & 0x10 )\r\nV_26 |= 0x100 ;\r\nV_26 |= ( ( V_25 & 0xc0 ) >> ( 6 - ( V_9 * 2 ) ) ) ;\r\nV_7 -> V_27 [ V_9 ] &= 0xfffff000 ;\r\nV_7 -> V_27 [ V_9 ] |= ( V_25 ) ;\r\nif ( F_13 ( V_7 -> V_15 [ V_9 ] . V_34 . V_35 ) )\r\n{\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_48 ) ;\r\nV_24 &= 0x3 ;\r\nif ( V_24 & 0x2 )\r\n{\r\nV_25 = F_14 ( V_7 , V_9 , V_49 ) ;\r\nif ( V_25 != V_50 )\r\nF_14 ( V_7 , V_9 , V_50 ) ;\r\n}\r\nif ( V_24 & 0x1 )\r\n{\r\nV_25 = F_14 ( V_7 , V_9 , V_49 ) ;\r\nif ( V_25 != V_51 )\r\nF_14 ( V_7 , V_9 , V_51 ) ;\r\n}\r\n}\r\nif ( F_15 ( V_7 -> V_15 [ V_9 ] . V_34 . V_35 ) )\r\n{\r\nV_24 = F_11 ( ( T_4 * ) & V_23 -> V_52 ) & 0x3f ;\r\nif ( V_24 == 0x07 )\r\nF_14 ( V_7 , V_9 , V_50 ) ;\r\nif ( V_24 == 0x0a )\r\nF_14 ( V_7 , V_9 , V_53 ) ;\r\nif ( ( V_24 == 0x1c ) || ( V_24 == 0x19 ) || ( V_24 == 0x12 ) )\r\nF_14 ( V_7 , V_9 , V_51 ) ;\r\nif ( V_6 >= V_2 )\r\nif ( V_24 != 0x3f )\r\nF_7 ( L_30 ,\r\nV_7 -> V_33 , V_24 , V_9 ) ;\r\n}\r\n}\r\nif ( V_26 & 0x100 )\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_55 , V_26 & 0xff ) ;\r\n#endif\r\n}\r\nSTATIC void\r\nF_17 ( V_4 * V_7 )\r\n{\r\nif ( V_56 != V_57 )\r\n{\r\nif ( V_6 >= V_58 )\r\nF_3 ( L_31 , V_56 ) ;\r\nreturn;\r\n}\r\nV_7 -> V_59 ++ ;\r\nF_9 ( V_7 ) ;\r\nV_7 -> V_60 = 0 ;\r\n}\r\nvoid\r\nF_18 ( void )\r\n{\r\nV_4 * V_7 , * V_12 ;\r\nT_6 * V_61 ;\r\nint V_9 , V_62 ;\r\nV_7 = V_11 ;\r\nwhile ( V_7 )\r\n{\r\nV_12 = V_7 -> V_12 ;\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_55 , V_63 ) ;\r\nfor ( V_9 = 0 ; V_9 < V_7 -> V_13 ; V_9 ++ )\r\n{\r\nV_61 = & V_7 -> V_15 [ V_9 ] ;\r\nF_19 ( V_61 ) ;\r\nfor ( V_62 = 0 ; V_62 < V_14 ; V_62 ++ )\r\n{\r\nif ( V_61 -> V_16 [ V_62 ] )\r\nF_20 ( V_61 -> V_16 [ V_62 ] ) ;\r\n}\r\nF_20 ( V_61 -> V_64 ) ;\r\n}\r\nF_20 ( V_7 -> V_65 ) ;\r\nF_20 ( V_7 ) ;\r\nV_7 = V_12 ;\r\n}\r\n}\r\nint\r\nF_21 ( V_4 * V_7 )\r\n{\r\nT_3 * V_23 ;\r\nint V_9 , V_66 ;\r\nT_4 V_67 , V_68 ;\r\nV_67 = V_51 ;\r\nV_66 = 0 ;\r\nfor ( V_9 = 0 ; V_9 < V_69 ; V_9 ++ )\r\n{\r\nV_23 = V_7 -> V_15 [ V_9 ] . V_28 ;\r\nF_16 ( ( T_4 * ) & V_23 -> V_70 , V_67 ) ;\r\nV_68 = F_11 ( ( T_4 * ) & V_23 -> V_70 ) & V_71 ;\r\nif ( V_67 == V_68 )\r\nV_66 |= 1 << V_9 ;\r\n}\r\nreturn V_66 ;\r\n}\r\nT_7 T_2\r\nF_22 ( V_4 * V_7 , T_8 * V_72 , T_8 * V_73 )\r\n{\r\nT_6 * V_61 ;\r\nT_1 * V_8 ;\r\nstatic T_4 V_74 = 0 ;\r\nint V_9 , V_62 ;\r\nV_7 -> V_17 = V_21 ;\r\nV_7 -> V_22 = V_74 ++ ;\r\nV_7 -> V_75 . V_76 = 0 ;\r\nF_23 ( & V_7 -> V_77 , 0 ) ;\r\nV_7 -> V_78 = (struct V_79 * ) V_72 ;\r\nV_7 -> V_80 = ( T_4 * ) ( V_73 + V_81 ) ;\r\nV_7 -> V_54 = ( V_82 * ) ( ( T_4 * ) ( V_73 + V_83 ) ) ;\r\n#ifdef F_10\r\nF_16 ( ( T_4 * ) & V_7 -> V_78 -> V_84 , V_85 ) ;\r\n#else\r\nF_16 ( ( T_4 * ) & V_7 -> V_78 -> V_84 , V_85 | V_86 ) ;\r\n#endif\r\n{\r\nint V_87 ;\r\nfor ( V_9 = 0 ; V_9 < V_69 ; V_9 ++ )\r\n{\r\nV_61 = & V_7 -> V_15 [ V_9 ] ;\r\nV_61 -> V_28 = ( T_3 * ) ( ( T_4 * ) ( V_73 + F_24 ( V_9 ) ) ) ;\r\nV_61 -> V_78 = (struct V_79 * ) ( ( T_8 * ) V_7 -> V_78 + ( V_9 * 0x800 ) ) ;\r\nV_61 -> V_9 = V_9 ;\r\nV_61 -> V_34 . V_9 = V_9 ;\r\nV_61 -> V_88 = 0 ;\r\n#ifdef F_6\r\nF_3 ( L_32 , V_9 , V_61 -> V_28 ) ;\r\n#endif\r\n}\r\nV_87 = F_21 ( V_7 ) ;\r\nswitch ( V_87 )\r\n{\r\ncase 0x1 :\r\nV_7 -> V_13 = 1 ;\r\nbreak;\r\ncase 0x3 :\r\nV_7 -> V_13 = 2 ;\r\nbreak;\r\n#if 0\r\ncase 0x7:\r\nci->max_port = 3;\r\nbreak;\r\n#endif\r\ncase 0xf :\r\nV_7 -> V_13 = 4 ;\r\nbreak;\r\ndefault:\r\nV_7 -> V_13 = 0 ;\r\nF_7 ( L_33 ,\r\nV_7 -> V_33 , V_87 ) ;\r\nreturn V_89 ;\r\n}\r\n#ifdef F_6\r\nF_3 ( L_34 ,\r\nV_7 -> V_33 , V_87 , V_7 -> V_13 ) ;\r\n#endif\r\n}\r\nfor ( V_9 = 0 ; V_9 < V_7 -> V_13 ; V_9 ++ )\r\n{\r\nV_61 = & V_7 -> V_15 [ V_9 ] ;\r\nV_61 -> V_90 = V_7 ;\r\nV_61 -> V_91 = 0xffffffff ;\r\nV_61 -> V_34 . V_35 = V_92 ;\r\nV_61 -> V_34 . V_93 = ( V_94 | V_95 ) ;\r\nF_25 ( & V_61 -> V_96 , V_97 ) ;\r\nF_25 ( & V_61 -> V_98 , V_99 ) ;\r\nfor ( V_62 = 0 ; V_62 < 32 ; V_62 ++ )\r\n{\r\nV_61 -> V_100 [ V_62 ] = - 1 ;\r\nV_61 -> V_101 [ V_62 ] = 0 ;\r\n}\r\nfor ( V_62 = 0 ; V_62 < V_14 ; V_62 ++ )\r\n{\r\nV_8 = F_8 ( sizeof ( T_1 ) ) ;\r\nif ( V_8 )\r\n{\r\nV_61 -> V_16 [ V_62 ] = V_8 ;\r\nV_8 -> V_17 = V_18 ;\r\nV_8 -> V_90 = V_61 ;\r\nV_8 -> V_10 = ( - 1 ) ;\r\nV_8 -> V_3 = ( - 1 ) ;\r\nV_8 -> V_34 . V_102 = V_7 -> V_22 ;\r\nV_8 -> V_34 . V_15 = V_9 ;\r\nV_8 -> V_34 . V_3 = ( - 1 ) ;\r\nV_8 -> V_34 . V_103 = 0 ;\r\n} else\r\n{\r\nF_7 ( L_35 ,\r\nV_9 , V_62 , ( unsigned int ) sizeof ( T_1 ) ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\n{\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_55 ,\r\nV_104 | V_105 ) ;\r\nF_26 ( 750000 , L_36 ) ;\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_55 , V_63 ) ;\r\n}\r\nF_27 ( & V_7 -> V_106 , ( void ( * ) ( void * ) ) F_17 , V_7 , V_107 ) ;\r\nreturn V_108 ;\r\n}\r\nT_7 T_2\r\nF_28 ( V_4 * V_7 )\r\n{\r\nT_7 V_109 ;\r\nif ( ( V_109 = F_29 ( V_7 ) ) != V_108 )\r\nreturn V_109 ;\r\n#if 0\r\nci->p.framing_type = FRAMING_CBP;\r\nci->p.h110enable = 1;\r\n#if 0\r\nci->p.hypersize = 0;\r\n#else\r\nhyperdummy = 0;\r\n#endif\r\nci->p.clock = 0;\r\nc4_card_set_params (ci, &ci->p);\r\n#endif\r\nF_30 ( & V_7 -> V_106 ) ;\r\nreturn V_108 ;\r\n}\r\nint\r\nF_14 ( V_4 * V_7 , int V_9 , T_5 V_110 )\r\n{\r\nT_3 * V_23 ;\r\nvolatile T_4 V_111 ;\r\nV_23 = V_7 -> V_15 [ V_9 ] . V_28 ;\r\nV_111 = F_11 ( ( T_4 * ) & V_23 -> V_70 ) & V_71 ;\r\nif ( V_110 & V_49 )\r\nreturn V_111 ;\r\nif ( V_111 != V_110 )\r\n{\r\nswitch ( V_110 )\r\n{\r\ncase V_50 :\r\nF_16 ( ( T_4 * ) & V_23 -> V_112 , 0x05 ) ;\r\nbreak;\r\ncase V_51 :\r\nF_16 ( ( T_4 * ) & V_23 -> V_112 , 0x00 ) ;\r\nbreak;\r\n}\r\nF_16 ( ( T_4 * ) & V_23 -> V_70 , V_110 ) ;\r\nif ( V_6 >= V_113 )\r\nF_3 ( L_37 ,\r\nV_7 -> V_33 , V_110 , V_111 , V_9 ) ;\r\nV_111 = F_11 ( ( T_4 * ) & V_23 -> V_70 ) & V_71 ;\r\nif ( V_111 != V_110 )\r\n{\r\nif ( V_6 >= V_114 )\r\nF_3 ( L_38 ,\r\nV_7 -> V_33 , V_9 ) ;\r\n}\r\n} else\r\n{\r\nif ( V_6 >= V_113 )\r\nF_3 ( L_39 ,\r\nV_7 -> V_33 , V_111 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_31 ( V_4 * V_7 , struct V_115 * V_116 )\r\n{\r\nT_3 * V_23 ;\r\nvolatile T_4 V_117 ;\r\nif ( V_116 -> V_9 >= V_7 -> V_13 )\r\nreturn V_118 ;\r\nV_23 = V_7 -> V_15 [ V_116 -> V_9 ] . V_28 ;\r\nV_117 = F_11 ( ( T_4 * ) V_23 + V_116 -> V_35 ) & 0xff ;\r\nif ( V_116 -> V_93 )\r\n{\r\nif ( V_116 -> V_119 == V_117 )\r\nF_3 ( L_40 ,\r\nV_7 -> V_33 , V_116 -> V_9 ) ;\r\nV_116 -> V_93 = ( T_5 ) V_117 ;\r\nF_16 ( ( T_4 * ) V_23 + V_116 -> V_35 ,\r\nV_116 -> V_119 ) ;\r\nV_117 = F_11 ( ( T_4 * ) V_23 + V_116 -> V_35 ) & 0xff ;\r\n}\r\nV_116 -> V_119 = ( T_5 ) V_117 ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_32 ( V_4 * V_7 , struct V_115 * V_116 )\r\n{\r\nvolatile T_4 * V_120 ;\r\nvolatile T_4 V_117 ;\r\nint V_121 = V_116 -> V_35 ;\r\nV_120 = ( T_4 * ) V_7 -> V_54 + V_121 ;\r\nV_117 = F_11 ( ( T_4 * ) V_120 ) & 0xff ;\r\nif ( V_116 -> V_93 )\r\n{\r\nV_116 -> V_93 = ( T_5 ) V_117 ;\r\nF_16 ( ( T_4 * ) V_120 , V_116 -> V_119 ) ;\r\nV_117 = F_11 ( ( T_4 * ) V_120 ) & 0xff ;\r\n}\r\nV_116 -> V_119 = ( T_5 ) V_117 ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_33 ( V_4 * V_7 , struct V_122 * V_123 )\r\n{\r\nT_6 * V_61 ;\r\nvolatile T_4 * V_124 ;\r\nT_4 * V_125 = 0 ;\r\nint V_126 = V_123 -> V_126 % 0x800 ;\r\nint V_9 , V_127 = 0 ;\r\nvolatile T_4 V_117 ;\r\nV_9 = ( V_123 -> V_126 % 0x6000 ) / 0x800 ;\r\nif ( V_9 >= V_7 -> V_13 )\r\nreturn V_118 ;\r\nV_61 = & V_7 -> V_15 [ V_9 ] ;\r\nif ( V_123 -> V_126 >= 0x6000 )\r\nV_126 += 0x6000 ;\r\nV_124 = ( T_4 * ) ( ( V_128 ) V_61 -> V_78 + V_126 ) ;\r\nV_125 = ( T_4 * ) ( ( V_128 ) V_61 -> V_129 + V_126 ) ;\r\nif ( V_123 -> V_126 < 0x6000 )\r\n{\r\nif ( V_126 >= 0x200 && V_126 < 0x380 )\r\nV_127 = 1 ;\r\nif ( V_126 >= 0x10 && V_126 < 0x200 )\r\nV_127 = 1 ;\r\n}\r\nif ( V_127 )\r\n{\r\nV_117 = * V_125 ;\r\n} else\r\n{\r\nV_117 = F_11 ( ( T_4 * ) V_124 ) ;\r\n}\r\nif ( V_123 -> V_130 & 0x80 )\r\n{\r\nif ( V_123 -> V_24 == V_117 )\r\nF_3 ( L_41 ,\r\nV_7 -> V_33 , ( V_123 -> V_130 & 0x7 ) ) ;\r\nif ( V_127 )\r\n* V_125 = V_123 -> V_24 ;\r\nF_16 ( ( T_4 * ) V_124 , V_123 -> V_24 ) ;\r\n}\r\nV_123 -> V_24 = V_117 ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_34 ( V_4 * V_7 , int V_9 )\r\n{\r\nif ( V_9 >= V_7 -> V_13 )\r\nreturn V_118 ;\r\nF_35 ( & V_7 -> V_131 , L_42 ) ;\r\nF_9 ( V_7 ) ;\r\nV_7 -> V_15 [ V_9 ] . V_34 . V_119 = ( T_5 ) V_7 -> V_27 [ V_9 ] ;\r\nV_7 -> V_27 [ V_9 ] &= 0xdf ;\r\nF_36 ( & V_7 -> V_131 ) ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_37 ( V_4 * V_7 , int V_9 )\r\n{\r\nT_6 * V_61 ;\r\nstruct V_115 * V_116 ;\r\nint V_132 ;\r\nT_5 V_133 ;\r\nint V_134 ;\r\nif ( V_9 >= V_7 -> V_13 )\r\nreturn V_118 ;\r\nV_61 = & V_7 -> V_15 [ V_9 ] ;\r\nV_116 = & V_7 -> V_15 [ V_9 ] . V_34 ;\r\nV_132 = F_12 ( V_116 -> V_35 ) ;\r\nif ( V_6 >= V_135 )\r\n{\r\nF_3 ( L_43 ,\r\nV_7 -> V_33 ,\r\nV_9 , V_132 , V_61 -> V_88 ) ;\r\n}\r\nif ( V_61 -> V_88 )\r\nreturn V_136 ;\r\n{\r\nT_7 V_109 ;\r\nif ( ( V_109 = F_38 ( V_61 ) ) )\r\nreturn ( V_109 ) ;\r\n}\r\nF_39 ( V_7 , V_61 -> V_28 , V_116 -> V_35 , 1 , V_116 -> V_93 ) ;\r\nV_133 = F_11 ( ( T_4 * ) & V_7 -> V_54 -> V_137 ) & V_138 ;\r\nif ( V_132 )\r\nV_133 |= 1 << V_9 ;\r\nelse\r\nV_133 &= 0xf ^ ( 1 << V_9 ) ;\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_137 , V_133 ) ;\r\nF_16 ( ( T_4 * ) & V_7 -> V_54 -> V_139 , V_140 ) ;\r\nF_16 ( ( T_4 * ) & V_61 -> V_78 -> V_141 , F_40 ( V_61 -> V_129 ) ) ;\r\nV_61 -> V_129 -> V_142 =\r\nF_41 ( V_143 |\r\nV_144 |\r\nV_145 |\r\nV_146 |\r\nV_147 |\r\nV_148 |\r\n( V_149 << V_150 ) ) ;\r\nV_61 -> V_129 -> V_151 =\r\nF_41 ( ( V_132 ? 1 : 0 ) |\r\nV_152 |\r\nV_153 |\r\nV_154 ) ;\r\nV_61 -> V_129 -> V_155 = F_41 ( V_156 | ( V_156 << 16 ) ) ;\r\nfor ( V_134 = 0 ; V_134 < 32 ; V_134 ++ )\r\n{\r\nif ( ( ( V_134 == 0 ) && V_132 ) ||\r\n( ( V_134 == 16 ) && ( ( V_116 -> V_35 == V_157 ) || ( V_116 -> V_35 == V_158 ) ) )\r\n|| ( ( V_134 > 23 ) && ( ! V_132 ) ) )\r\n{\r\nV_61 -> V_101 [ V_134 ] = 0xff ;\r\n} else\r\n{\r\nV_61 -> V_101 [ V_134 ] = 0x00 ;\r\n}\r\n}\r\nfor ( V_134 = 0 ; V_134 < V_14 ; V_134 ++ )\r\n{\r\nV_61 -> V_129 -> V_159 [ V_134 ] = 0 ;\r\nV_61 -> V_129 -> V_160 [ V_134 ] = 0 ;\r\n}\r\nF_42 () ;\r\nF_43 ( V_61 , V_161 | V_162 ) ;\r\nF_43 ( V_61 , V_161 | V_163 ) ;\r\nF_44 ( V_61 ) ;\r\nV_61 -> V_164 = 1 ;\r\nV_61 -> V_34 = * V_116 ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_45 ( V_4 * V_7 , int V_9 , int V_3 , void * V_165 )\r\n{\r\nT_6 * V_61 ;\r\nT_1 * V_8 ;\r\nint V_10 ;\r\nif ( F_4 ( V_3 ) )\r\nreturn V_166 ;\r\nif ( V_9 >= V_7 -> V_13 )\r\nreturn V_118 ;\r\nV_61 = & ( V_7 -> V_15 [ V_9 ] ) ;\r\nfor ( V_10 = 0 ; V_10 < V_14 ; V_10 ++ )\r\n{\r\nV_8 = V_61 -> V_16 [ V_10 ] ;\r\nif ( V_8 && V_8 -> V_17 == V_18 )\r\nbreak;\r\n}\r\nif ( V_10 == V_14 )\r\nreturn V_167 ;\r\nV_8 -> V_90 = V_61 ;\r\nV_8 -> V_17 = V_168 ;\r\nV_8 -> V_165 = V_165 ;\r\nV_8 -> V_10 = V_10 ;\r\nV_8 -> V_3 = V_3 ;\r\nV_8 -> V_34 . V_3 = V_3 ;\r\n#if 1\r\nV_8 -> V_34 . V_102 = V_7 -> V_22 ;\r\nV_8 -> V_34 . V_15 = V_9 ;\r\n#endif\r\nV_8 -> V_34 . V_169 = V_170 ;\r\nV_8 -> V_34 . V_171 = V_172 ;\r\nV_8 -> V_34 . V_173 = 2 ;\r\nF_46 ( & V_8 -> V_174 ) ;\r\nF_46 ( & V_8 -> V_175 ) ;\r\n{\r\nT_7 V_109 ;\r\nif ( ( V_109 = F_47 ( V_61 , V_8 ) ) )\r\nreturn V_109 ;\r\n}\r\nif ( V_7 -> V_176 == 0 )\r\n{\r\nV_7 -> V_176 = V_7 -> V_177 = V_165 ;\r\nV_7 -> V_178 = V_7 -> V_179 = V_3 ;\r\n} else\r\n{\r\nV_7 -> V_177 = V_165 ;\r\nif ( V_7 -> V_179 < V_3 )\r\nV_7 -> V_179 = V_3 ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_48 ( int V_3 )\r\n{\r\nT_1 * V_8 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\nif ( V_8 -> V_17 == V_181 )\r\nF_49 ( ( V_4 * ) 0 , V_3 ) ;\r\nV_8 -> V_17 = V_18 ;\r\nV_8 -> V_10 = ( - 1 ) ;\r\nV_8 -> V_3 = ( - 1 ) ;\r\nV_8 -> V_34 . V_3 = ( - 1 ) ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_50 ( int V_3 )\r\n{\r\nT_1 * V_8 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\nmemset ( & V_8 -> V_182 , 0 , sizeof ( struct V_183 ) ) ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_51 ( int V_3 , struct V_184 * V_34 )\r\n{\r\nT_1 * V_8 ;\r\nint V_134 , V_185 = 0 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\n#if 1\r\nif ( V_8 -> V_34 . V_102 != V_34 -> V_102 ||\r\nV_8 -> V_34 . V_15 != V_34 -> V_15 ||\r\nV_8 -> V_34 . V_3 != V_34 -> V_3 )\r\nreturn V_186 ;\r\n#endif\r\nif ( ! ( V_8 -> V_90 -> V_164 ) )\r\n{\r\nreturn V_187 ;\r\n}\r\nif ( V_8 -> V_34 . V_188 != V_34 -> V_188 || V_8 -> V_34 . V_169 != V_34 -> V_169 ||\r\nV_8 -> V_34 . V_189 != V_34 -> V_189 || V_8 -> V_34 . V_190 != V_34 -> V_190 ||\r\nV_8 -> V_191 < V_8 -> V_192 )\r\nV_185 = 1 ;\r\nfor ( V_134 = 0 ; V_134 < 32 ; V_134 ++ )\r\nif ( V_8 -> V_34 . V_193 [ V_134 ] != V_34 -> V_193 [ V_134 ] )\r\nV_185 = 1 ;\r\nV_8 -> V_34 = * V_34 ;\r\nif ( V_185 && ( V_8 -> V_17 == V_181 ) )\r\n{\r\nT_7 V_109 ;\r\nif ( ( V_109 = F_49 ( ( V_4 * ) 0 , V_3 ) ) )\r\nreturn V_109 ;\r\nif ( ( V_109 = F_52 ( V_8 -> V_90 -> V_90 , V_3 ) ) )\r\nreturn V_109 ;\r\nF_53 ( V_8 -> V_165 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_54 ( int V_3 , struct V_184 * V_34 )\r\n{\r\nT_1 * V_8 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\n* V_34 = V_8 -> V_34 ;\r\nreturn 0 ;\r\n}\r\nT_7\r\nF_55 ( int V_3 , struct V_183 * V_34 )\r\n{\r\nT_1 * V_8 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\n* V_34 = V_8 -> V_182 ;\r\nV_34 -> V_194 = F_56 ( & V_8 -> V_194 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_57 ( T_6 * V_61 , int V_16 , int * V_195 )\r\n{\r\nint V_134 , V_196 = 0 , V_197 = 0 , V_198 = 0 , V_199 = 0 ;\r\nfor ( V_134 = 0 ; V_134 < 32 ; V_134 ++ )\r\n{\r\nif ( V_61 -> V_100 [ V_134 ] != - 1 )\r\n{\r\nV_196 = 0 ;\r\nV_197 = V_134 + 1 ;\r\ncontinue;\r\n}\r\n++ V_196 ;\r\nif ( V_196 > V_198 )\r\n{\r\nV_198 = V_196 ;\r\nV_199 = V_197 ;\r\n}\r\nif ( V_198 == * V_195 )\r\nbreak;\r\n}\r\nif ( V_198 != * V_195 )\r\n{\r\nif ( V_6 >= V_113 )\r\nF_3 ( L_44 ,\r\nV_61 -> V_90 -> V_33 , * V_195 , V_198 ) ;\r\n* V_195 = V_198 ;\r\n}\r\nif ( V_6 >= V_2 )\r\nF_3 ( L_45 ,\r\nV_61 -> V_90 -> V_33 , V_198 , V_197 , V_16 , V_61 -> V_34 . V_9 ) ;\r\nfor ( V_134 = V_199 ; V_134 < ( V_199 + V_198 ) ; V_134 ++ )\r\nV_61 -> V_100 [ V_134 ] = V_16 ;\r\nreturn V_197 ;\r\n}\r\nvoid\r\nF_58 ( T_6 * V_61 , int V_16 )\r\n{\r\nint V_134 ;\r\nif ( V_6 >= V_2 )\r\nF_3 ( L_46 ,\r\nV_61 -> V_90 -> V_33 , V_16 , V_61 -> V_34 . V_9 ) ;\r\nfor ( V_134 = 0 ; V_134 < 32 ; V_134 ++ )\r\nif ( V_61 -> V_100 [ V_134 ] == V_16 )\r\nV_61 -> V_100 [ V_134 ] = - 1 ;\r\n}\r\nT_7\r\nF_52 ( V_4 * V_7 , int V_3 )\r\n{\r\nT_6 * V_61 ;\r\nT_1 * V_8 ;\r\nstruct V_200 * V_201 ;\r\nstruct V_202 * V_203 ;\r\nint V_204 , V_205 , V_206 , V_207 ;\r\nint V_208 , V_134 , V_62 , V_10 ;\r\nT_4 V_209 ;\r\nif ( ! ( V_8 = F_4 ( V_3 ) ) )\r\nreturn V_180 ;\r\nif ( V_8 -> V_17 == V_181 )\r\n{\r\nif ( V_6 >= V_58 )\r\nF_3 ( L_47 ,\r\nV_7 -> V_33 ) ;\r\nreturn 0 ;\r\n}\r\nV_61 = V_8 -> V_90 ;\r\nV_10 = V_8 -> V_10 ;\r\nV_204 = 0 ;\r\nfor ( V_134 = 0 ; V_134 < 32 ; V_134 ++ )\r\n{\r\nif ( V_8 -> V_34 . V_193 [ V_134 ] & V_61 -> V_101 [ V_134 ] )\r\n{\r\nif ( 1 || V_6 >= V_113 )\r\n{\r\nF_3 ( L_48 ,\r\nV_7 -> V_33 , V_3 , V_134 ) ;\r\nF_3 ( L_49 ,\r\nV_8 -> V_34 . V_193 [ V_134 ] , V_61 -> V_101 [ V_134 ] ) ;\r\n}\r\nreturn V_186 ;\r\n}\r\nfor ( V_62 = 0 ; V_62 < 8 ; V_62 ++ )\r\nif ( V_8 -> V_34 . V_193 [ V_134 ] & ( 1 << V_62 ) )\r\nV_204 ++ ;\r\n}\r\nV_205 = V_204 / 8 ? V_204 / 8 : 1 ;\r\nif ( ! V_205 )\r\n{\r\nF_3 ( L_50 ,\r\nV_7 -> V_33 , V_3 ) ;\r\nreturn V_210 ;\r\n}\r\nV_208 = F_57 ( V_61 , V_10 , & V_205 ) ;\r\nV_8 -> V_17 = V_181 ;\r\nF_59 ( V_61 ) ;\r\nV_8 -> V_182 . V_194 = 0 ;\r\n{\r\nT_4 V_211 ;\r\nV_211 = F_60 ( V_8 -> V_34 . V_169 ) << V_212 ;\r\nif ( ( V_8 -> V_34 . V_169 == V_213 ) ||\r\n( V_8 -> V_34 . V_169 == V_214 ) )\r\n{\r\nV_211 |= V_215 ;\r\n}\r\nV_211 |= 2 << V_216 ;\r\nV_211 |= V_8 -> V_34 . V_190 ;\r\nV_211 |= V_208 << V_217 ;\r\nif ( V_8 -> V_34 . V_169 == V_214 )\r\nV_211 |= ( V_205 ) << V_218 ;\r\nelse\r\nV_211 |= ( V_205 - 1 ) << V_218 ;\r\nif ( V_8 -> V_34 . V_189 & V_219 )\r\nV_211 |= V_220 ;\r\nV_61 -> V_129 -> V_221 [ V_10 ] = F_61 ( V_211 ) ;\r\nif ( V_8 -> V_34 . V_189 & V_222 )\r\nV_211 |= V_220 ;\r\nelse\r\nV_211 &= ~ V_220 ;\r\nV_61 -> V_129 -> V_223 [ V_10 ] = F_61 ( V_211 ) ;\r\nF_42 () ;\r\n}\r\nF_43 ( V_61 , V_224 | V_162 | V_10 ) ;\r\nF_43 ( V_61 , V_224 | V_163 | V_10 ) ;\r\nif ( V_8 -> V_34 . V_169 == V_214 )\r\n{\r\nif ( V_225 == V_226 )\r\nV_225 = V_227 ;\r\nif ( V_228 == V_229 )\r\nV_228 = V_230 ;\r\n}\r\nV_207 = V_225 + ( V_204 / 4 ) ;\r\nV_206 = V_228 + ( V_204 / 4 ) ;\r\n#if 0\r\nif (cxt1e1_log_level >= LOG_MONITOR)\r\npr_info("%s: mode %x rxnum %d (rxused %d def %d) txnum %d (txused %d def %d)\n",\r\nci->devname, ch->p.chan_mode,\r\nrxnum, max_rxdesc_used, max_rxdesc_default,\r\ntxnum, max_txdesc_used, max_txdesc_default);\r\n#endif\r\nV_8 -> V_231 = V_207 ;\r\nV_8 -> V_192 = V_206 ;\r\nV_8 -> V_232 = 0 ;\r\nV_8 -> V_233 = F_8 ( sizeof ( struct V_202 ) * V_207 ) ;\r\nV_8 -> V_234 = F_8 ( sizeof ( struct V_202 ) * V_206 ) ;\r\nif ( V_8 -> V_34 . V_169 == V_214 )\r\nV_209 = F_41 ( V_156 | V_235 ) ;\r\nelse\r\nV_209 = F_41 ( V_156 ) ;\r\nfor ( V_134 = 0 , V_203 = V_8 -> V_233 ; V_134 < V_207 ; V_134 ++ , V_203 ++ )\r\n{\r\nif ( V_134 == ( V_207 - 1 ) )\r\n{\r\nV_203 -> V_236 = & V_8 -> V_233 [ 0 ] ;\r\n} else\r\n{\r\nV_203 -> V_236 = & V_8 -> V_233 [ V_134 + 1 ] ;\r\n}\r\nV_203 -> V_12 = F_61 ( F_40 ( V_203 -> V_236 ) ) ;\r\nif ( ! ( V_201 = F_62 ( V_156 ) ) )\r\n{\r\nif ( V_6 >= V_58 )\r\nF_3 ( L_51 ,\r\nV_7 -> V_33 , V_3 , V_156 ) ;\r\ngoto V_237;\r\n}\r\nV_203 -> V_238 = V_201 ;\r\nV_203 -> V_117 = F_61 ( F_40 ( F_63 ( V_201 ) ) ) ;\r\nV_203 -> V_188 = V_209 | V_239 ;\r\n}\r\nfor ( V_134 = 0 , V_203 = V_8 -> V_234 ; V_134 < V_206 ; V_134 ++ , V_203 ++ )\r\n{\r\nV_203 -> V_188 = V_240 ;\r\nV_203 -> V_238 = 0 ;\r\nV_203 -> V_117 = 0 ;\r\nif ( V_134 == ( V_206 - 1 ) )\r\n{\r\nV_203 -> V_236 = & V_8 -> V_234 [ 0 ] ;\r\n} else\r\n{\r\nV_203 -> V_236 = & V_8 -> V_234 [ V_134 + 1 ] ;\r\n}\r\nV_203 -> V_12 = F_61 ( F_40 ( V_203 -> V_236 ) ) ;\r\n}\r\nV_8 -> V_241 = V_8 -> V_242 = & V_8 -> V_234 [ 0 ] ;\r\nV_8 -> V_191 = V_206 ;\r\nV_8 -> V_243 = 0 ;\r\nV_8 -> V_244 = 0 ;\r\nV_209 = F_61 ( F_40 ( & V_8 -> V_234 [ 0 ] ) ) ;\r\nV_61 -> V_129 -> V_245 [ V_10 ] = V_209 ;\r\nV_61 -> V_129 -> V_209 [ V_10 ] = V_209 ;\r\nV_209 = F_61 ( F_40 ( & V_8 -> V_233 [ 0 ] ) ) ;\r\nV_61 -> V_129 -> V_246 [ V_10 ] = V_209 ;\r\nV_61 -> V_129 -> V_247 [ V_10 ] = V_209 ;\r\nF_42 () ;\r\nif ( V_8 -> V_34 . V_188 & V_248 )\r\n{\r\n#ifdef F_64\r\nF_3 ( L_52 , V_8 -> V_3 ) ;\r\n#endif\r\nV_8 -> V_249 = 0 ;\r\nF_43 ( V_61 , V_250 | V_162 | V_10 ) ;\r\n}\r\nif ( V_8 -> V_34 . V_188 & V_251 )\r\n{\r\n#ifdef F_64\r\nF_3 ( L_53 , V_8 -> V_3 ) ;\r\n#endif\r\nV_8 -> V_252 = V_253 ;\r\n}\r\nV_8 -> V_188 = V_8 -> V_34 . V_188 ;\r\nV_61 -> V_88 ++ ;\r\nreturn 0 ;\r\nV_237:\r\nwhile ( V_134 > 0 )\r\n{\r\nV_134 -- ;\r\nF_65 ( V_8 -> V_233 [ V_134 ] . V_238 ) ;\r\n}\r\nF_20 ( V_8 -> V_234 ) ;\r\nV_8 -> V_234 = 0 ;\r\nV_8 -> V_192 = 0 ;\r\nF_20 ( V_8 -> V_233 ) ;\r\nV_8 -> V_233 = 0 ;\r\nV_8 -> V_231 = 0 ;\r\nV_8 -> V_17 = V_168 ;\r\nreturn V_210 ;\r\n}\r\nvoid\r\nF_66 ( V_4 * V_7 )\r\n{\r\nF_67 ( & V_7 -> V_106 ) ;\r\nF_35 ( & V_7 -> V_131 , L_54 ) ;\r\nF_36 ( & V_7 -> V_131 ) ;\r\n}\r\nvoid\r\nF_68 ( V_4 * V_7 , struct V_254 * V_255 , T_5 * V_256 )\r\n{\r\nchar * V_257 ;\r\nT_4 V_258 = 0 ;\r\nint V_134 ;\r\nV_255 -> V_22 = V_7 -> V_22 ;\r\nV_255 -> V_259 = V_7 -> V_259 ;\r\nV_255 -> V_260 = V_7 -> V_261 ;\r\nV_255 -> V_262 = V_14 * V_7 -> V_13 ;\r\nV_255 -> V_263 = V_7 -> V_13 ;\r\nV_255 -> V_264 = V_265 ;\r\nif ( V_7 -> V_176 )\r\n{\r\n{\r\nstruct V_266 * V_267 ;\r\nV_267 = (struct V_266 * ) V_7 -> V_176 ;\r\nV_257 = ( char * ) V_267 -> V_268 ;\r\n}\r\nstrncpy ( V_255 -> V_269 , V_257 , V_270 - 1 ) ;\r\n} else\r\nstrcpy ( V_255 -> V_269 , L_55 ) ;\r\nif ( V_7 -> V_177 )\r\n{\r\n{\r\nstruct V_266 * V_267 ;\r\nV_267 = (struct V_266 * ) V_7 -> V_177 ;\r\nV_257 = ( char * ) V_267 -> V_268 ;\r\n}\r\nstrncpy ( V_255 -> V_271 , V_257 , V_270 - 1 ) ;\r\n} else\r\nstrcpy ( V_255 -> V_271 , L_55 ) ;\r\nif ( V_256 )\r\n{\r\nfor ( V_134 = 0 ; V_134 < 3 ; V_134 ++ )\r\n{\r\nV_255 -> V_272 [ V_134 ] = * V_256 ++ ;\r\n}\r\nfor (; V_134 < 6 ; V_134 ++ )\r\n{\r\nV_255 -> V_272 [ V_134 ] = * V_256 ;\r\nV_258 = ( V_258 << 8 ) | * V_256 ++ ;\r\n}\r\n} else\r\n{\r\nfor ( V_134 = 0 ; V_134 < 6 ; V_134 ++ )\r\nV_255 -> V_272 [ V_134 ] = 0 ;\r\n}\r\nV_255 -> V_273 = V_258 ;\r\n}\r\nT_7\r\nF_69 ( V_4 * V_7 , struct V_274 * V_275 )\r\n{\r\nstruct V_266 * V_267 ;\r\nchar * V_257 ;\r\nif ( ! ( V_267 = F_70 ( V_275 -> V_3 ) ) )\r\nreturn V_180 ;\r\nV_257 = V_267 -> V_268 ;\r\nstrncpy ( V_275 -> V_276 , V_257 , V_270 - 1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_71 ( int V_277 , int V_278 , void * V_279 )\r\n{\r\nif ( V_277 < V_280 )\r\nV_281 [ V_277 ] [ V_278 ] = V_279 ;\r\n}\r\nT_9\r\nF_72 ( void * V_282 )\r\n{\r\nV_4 * V_7 = ( V_4 * ) V_282 ;\r\nvolatile T_4 V_283 ;\r\nint V_284 = 0 ;\r\nint V_22 ;\r\nV_22 = V_7 -> V_22 ;\r\nV_283 = F_11 ( ( T_4 * ) & V_7 -> V_54 -> V_285 ) ;\r\nif ( V_283 & V_286 )\r\n{\r\nV_284 = 0x1 ;\r\nif ( V_281 [ V_22 ] [ 0 ] != NULL )\r\n(* V_281 [ V_22 ] [ 0 ]) () ;\r\n}\r\nif ( V_283 & V_287 )\r\n{\r\nV_284 |= 0x2 ;\r\nif ( V_281 [ V_22 ] [ 1 ] != NULL )\r\n(* V_281 [ V_22 ] [ 1 ]) () ;\r\n}\r\nif ( V_283 & V_288 )\r\n{\r\nV_284 |= 0x4 ;\r\nif ( V_281 [ V_22 ] [ 2 ] != NULL )\r\n(* V_281 [ V_22 ] [ 2 ]) () ;\r\n}\r\nif ( V_283 & V_289 )\r\n{\r\nV_284 |= 0x8 ;\r\nif ( V_281 [ V_22 ] [ 3 ] != NULL )\r\n(* V_281 [ V_22 ] [ 3 ]) () ;\r\n}\r\n#if 0\r\npci_write_32 ((u_int32_t *) &ci->reg->glcd, GCD_MAGIC | MUSYCC_GCD_INTB_DISABLE);\r\n#endif\r\nreturn F_73 ( V_284 ) ;\r\n}\r\nunsigned long\r\nF_74 ( int V_277 , int V_278 )\r\n{\r\nV_4 * V_7 ;\r\nunsigned long V_290 = 0 ;\r\nV_7 = V_11 ;\r\nwhile ( V_7 )\r\n{\r\nif ( V_7 -> V_22 == V_277 )\r\n{\r\nif ( V_278 < V_7 -> V_13 )\r\nV_290 = ( ( unsigned long ) V_7 -> V_15 [ V_278 ] . V_28 ) ;\r\nbreak;\r\n}\r\nV_7 = V_7 -> V_12 ;\r\n}\r\nreturn ( V_290 ) ;\r\n}
