<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="15078pt" height="684pt"
 viewBox="0.00 0.00 15078.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 15074,-680 15074,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 15050,-8 15050,-8 15056,-8 15062,-14 15062,-20 15062,-20 15062,-656 15062,-656 15062,-662 15056,-668 15050,-668 15050,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="7535" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="7535" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 15042,-16 15042,-16 15048,-16 15054,-22 15054,-28 15054,-28 15054,-610 15054,-610 15054,-616 15048,-622 15042,-622 15042,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="7535" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="7535" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu00</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu00.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu00.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu00.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu00.interrupts&#10;isa=system.cpu00.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu00.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu00.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu00.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M14169,-24C14169,-24 15034,-24 15034,-24 15040,-24 15046,-30 15046,-36 15046,-36 15046,-380 15046,-380 15046,-386 15040,-392 15034,-392 15034,-392 14169,-392 14169,-392 14163,-392 14157,-386 14157,-380 14157,-380 14157,-36 14157,-36 14157,-30 14163,-24 14169,-24"/>
<text text-anchor="middle" x="14601.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu00 </text>
<text text-anchor="middle" x="14601.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu00_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu00.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu00.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M14692,-147C14692,-147 15026,-147 15026,-147 15032,-147 15038,-153 15038,-159 15038,-159 15038,-334 15038,-334 15038,-340 15032,-346 15026,-346 15026,-346 14692,-346 14692,-346 14686,-346 14680,-340 14680,-334 14680,-334 14680,-159 14680,-159 14680,-153 14686,-147 14692,-147"/>
<text text-anchor="middle" x="14859" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="14859" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu00_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14700,-155C14700,-155 14843,-155 14843,-155 14849,-155 14855,-161 14855,-167 14855,-167 14855,-288 14855,-288 14855,-294 14849,-300 14843,-300 14843,-300 14700,-300 14700,-300 14694,-300 14688,-294 14688,-288 14688,-288 14688,-167 14688,-167 14688,-161 14694,-155 14700,-155"/>
<text text-anchor="middle" x="14771.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="14771.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu00_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14708,-163C14708,-163 14835,-163 14835,-163 14841,-163 14847,-169 14847,-175 14847,-175 14847,-242 14847,-242 14847,-248 14841,-254 14835,-254 14835,-254 14708,-254 14708,-254 14702,-254 14696,-248 14696,-242 14696,-242 14696,-175 14696,-175 14696,-169 14702,-163 14708,-163"/>
<text text-anchor="middle" x="14771.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14771.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu00_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14875,-155C14875,-155 15018,-155 15018,-155 15024,-155 15030,-161 15030,-167 15030,-167 15030,-288 15030,-288 15030,-294 15024,-300 15018,-300 15018,-300 14875,-300 14875,-300 14869,-300 14863,-294 14863,-288 14863,-288 14863,-167 14863,-167 14863,-161 14869,-155 14875,-155"/>
<text text-anchor="middle" x="14946.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14946.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu00_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14883,-163C14883,-163 15010,-163 15010,-163 15016,-163 15022,-169 15022,-175 15022,-175 15022,-242 15022,-242 15022,-248 15016,-254 15010,-254 15010,-254 14883,-254 14883,-254 14877,-254 14871,-248 14871,-242 14871,-242 14871,-175 14871,-175 14871,-169 14877,-163 14883,-163"/>
<text text-anchor="middle" x="14946.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14946.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu00_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M14371,-32C14371,-32 14533,-32 14533,-32 14539,-32 14545,-38 14545,-44 14545,-44 14545,-111 14545,-111 14545,-117 14539,-123 14533,-123 14533,-123 14371,-123 14371,-123 14365,-123 14359,-117 14359,-111 14359,-111 14359,-44 14359,-44 14359,-38 14365,-32 14371,-32"/>
<text text-anchor="middle" x="14452" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="14452" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu00_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14177,-32C14177,-32 14339,-32 14339,-32 14345,-32 14351,-38 14351,-44 14351,-44 14351,-111 14351,-111 14351,-117 14345,-123 14339,-123 14339,-123 14177,-123 14177,-123 14171,-123 14165,-117 14165,-111 14165,-111 14165,-44 14165,-44 14165,-38 14171,-32 14177,-32"/>
<text text-anchor="middle" x="14258" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="14258" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu00_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14573,-32C14573,-32 14735,-32 14735,-32 14741,-32 14747,-38 14747,-44 14747,-44 14747,-111 14747,-111 14747,-117 14741,-123 14735,-123 14735,-123 14573,-123 14573,-123 14567,-123 14561,-117 14561,-111 14561,-111 14561,-44 14561,-44 14561,-38 14567,-32 14573,-32"/>
<text text-anchor="middle" x="14654" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="14654" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu00_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14771,-32C14771,-32 14933,-32 14933,-32 14939,-32 14945,-38 14945,-44 14945,-44 14945,-111 14945,-111 14945,-117 14939,-123 14933,-123 14933,-123 14771,-123 14771,-123 14765,-123 14759,-117 14759,-111 14759,-111 14759,-44 14759,-44 14759,-38 14765,-32 14771,-32"/>
<text text-anchor="middle" x="14852" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="14852" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu00_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu00.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M14383,-163C14383,-163 14660,-163 14660,-163 14666,-163 14672,-169 14672,-175 14672,-175 14672,-242 14672,-242 14672,-248 14666,-254 14660,-254 14660,-254 14383,-254 14383,-254 14377,-254 14371,-248 14371,-242 14371,-242 14371,-175 14371,-175 14371,-169 14377,-163 14383,-163"/>
<text text-anchor="middle" x="14521.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="14521.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu01</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu01.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu01.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu01.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu01.interrupts&#10;isa=system.cpu01.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu01.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu01.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu01.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12375,-24C12375,-24 13240,-24 13240,-24 13246,-24 13252,-30 13252,-36 13252,-36 13252,-380 13252,-380 13252,-386 13246,-392 13240,-392 13240,-392 12375,-392 12375,-392 12369,-392 12363,-386 12363,-380 12363,-380 12363,-36 12363,-36 12363,-30 12369,-24 12375,-24"/>
<text text-anchor="middle" x="12807.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu01 </text>
<text text-anchor="middle" x="12807.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu01_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu01.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu01.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12898,-147C12898,-147 13232,-147 13232,-147 13238,-147 13244,-153 13244,-159 13244,-159 13244,-334 13244,-334 13244,-340 13238,-346 13232,-346 13232,-346 12898,-346 12898,-346 12892,-346 12886,-340 12886,-334 12886,-334 12886,-159 12886,-159 12886,-153 12892,-147 12898,-147"/>
<text text-anchor="middle" x="13065" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13065" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu01_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12906,-155C12906,-155 13049,-155 13049,-155 13055,-155 13061,-161 13061,-167 13061,-167 13061,-288 13061,-288 13061,-294 13055,-300 13049,-300 13049,-300 12906,-300 12906,-300 12900,-300 12894,-294 12894,-288 12894,-288 12894,-167 12894,-167 12894,-161 12900,-155 12906,-155"/>
<text text-anchor="middle" x="12977.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12977.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu01_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12914,-163C12914,-163 13041,-163 13041,-163 13047,-163 13053,-169 13053,-175 13053,-175 13053,-242 13053,-242 13053,-248 13047,-254 13041,-254 13041,-254 12914,-254 12914,-254 12908,-254 12902,-248 12902,-242 12902,-242 12902,-175 12902,-175 12902,-169 12908,-163 12914,-163"/>
<text text-anchor="middle" x="12977.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12977.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu01_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13081,-155C13081,-155 13224,-155 13224,-155 13230,-155 13236,-161 13236,-167 13236,-167 13236,-288 13236,-288 13236,-294 13230,-300 13224,-300 13224,-300 13081,-300 13081,-300 13075,-300 13069,-294 13069,-288 13069,-288 13069,-167 13069,-167 13069,-161 13075,-155 13081,-155"/>
<text text-anchor="middle" x="13152.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="13152.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu01_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13089,-163C13089,-163 13216,-163 13216,-163 13222,-163 13228,-169 13228,-175 13228,-175 13228,-242 13228,-242 13228,-248 13222,-254 13216,-254 13216,-254 13089,-254 13089,-254 13083,-254 13077,-248 13077,-242 13077,-242 13077,-175 13077,-175 13077,-169 13083,-163 13089,-163"/>
<text text-anchor="middle" x="13152.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13152.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu01_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M12577,-32C12577,-32 12739,-32 12739,-32 12745,-32 12751,-38 12751,-44 12751,-44 12751,-111 12751,-111 12751,-117 12745,-123 12739,-123 12739,-123 12577,-123 12577,-123 12571,-123 12565,-117 12565,-111 12565,-111 12565,-44 12565,-44 12565,-38 12571,-32 12577,-32"/>
<text text-anchor="middle" x="12658" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="12658" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu01_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12383,-32C12383,-32 12545,-32 12545,-32 12551,-32 12557,-38 12557,-44 12557,-44 12557,-111 12557,-111 12557,-117 12551,-123 12545,-123 12545,-123 12383,-123 12383,-123 12377,-123 12371,-117 12371,-111 12371,-111 12371,-44 12371,-44 12371,-38 12377,-32 12383,-32"/>
<text text-anchor="middle" x="12464" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="12464" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu01_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12779,-32C12779,-32 12941,-32 12941,-32 12947,-32 12953,-38 12953,-44 12953,-44 12953,-111 12953,-111 12953,-117 12947,-123 12941,-123 12941,-123 12779,-123 12779,-123 12773,-123 12767,-117 12767,-111 12767,-111 12767,-44 12767,-44 12767,-38 12773,-32 12779,-32"/>
<text text-anchor="middle" x="12860" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="12860" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu01_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12977,-32C12977,-32 13139,-32 13139,-32 13145,-32 13151,-38 13151,-44 13151,-44 13151,-111 13151,-111 13151,-117 13145,-123 13139,-123 13139,-123 12977,-123 12977,-123 12971,-123 12965,-117 12965,-111 12965,-111 12965,-44 12965,-44 12965,-38 12971,-32 12977,-32"/>
<text text-anchor="middle" x="13058" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="13058" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu01_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu01.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M12589,-163C12589,-163 12866,-163 12866,-163 12872,-163 12878,-169 12878,-175 12878,-175 12878,-242 12878,-242 12878,-248 12872,-254 12866,-254 12866,-254 12589,-254 12589,-254 12583,-254 12577,-248 12577,-242 12577,-242 12577,-175 12577,-175 12577,-169 12583,-163 12589,-163"/>
<text text-anchor="middle" x="12727.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="12727.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu02</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu02.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu02.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu02.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu02.interrupts&#10;isa=system.cpu02.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu02.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu02.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu02.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13272,-24C13272,-24 14137,-24 14137,-24 14143,-24 14149,-30 14149,-36 14149,-36 14149,-380 14149,-380 14149,-386 14143,-392 14137,-392 14137,-392 13272,-392 13272,-392 13266,-392 13260,-386 13260,-380 13260,-380 13260,-36 13260,-36 13260,-30 13266,-24 13272,-24"/>
<text text-anchor="middle" x="13704.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu02 </text>
<text text-anchor="middle" x="13704.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu02_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu02.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu02.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M13795,-147C13795,-147 14129,-147 14129,-147 14135,-147 14141,-153 14141,-159 14141,-159 14141,-334 14141,-334 14141,-340 14135,-346 14129,-346 14129,-346 13795,-346 13795,-346 13789,-346 13783,-340 13783,-334 13783,-334 13783,-159 13783,-159 13783,-153 13789,-147 13795,-147"/>
<text text-anchor="middle" x="13962" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13962" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu02_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13803,-155C13803,-155 13946,-155 13946,-155 13952,-155 13958,-161 13958,-167 13958,-167 13958,-288 13958,-288 13958,-294 13952,-300 13946,-300 13946,-300 13803,-300 13803,-300 13797,-300 13791,-294 13791,-288 13791,-288 13791,-167 13791,-167 13791,-161 13797,-155 13803,-155"/>
<text text-anchor="middle" x="13874.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="13874.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu02_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13811,-163C13811,-163 13938,-163 13938,-163 13944,-163 13950,-169 13950,-175 13950,-175 13950,-242 13950,-242 13950,-248 13944,-254 13938,-254 13938,-254 13811,-254 13811,-254 13805,-254 13799,-248 13799,-242 13799,-242 13799,-175 13799,-175 13799,-169 13805,-163 13811,-163"/>
<text text-anchor="middle" x="13874.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13874.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu02_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13978,-155C13978,-155 14121,-155 14121,-155 14127,-155 14133,-161 14133,-167 14133,-167 14133,-288 14133,-288 14133,-294 14127,-300 14121,-300 14121,-300 13978,-300 13978,-300 13972,-300 13966,-294 13966,-288 13966,-288 13966,-167 13966,-167 13966,-161 13972,-155 13978,-155"/>
<text text-anchor="middle" x="14049.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14049.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu02_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13986,-163C13986,-163 14113,-163 14113,-163 14119,-163 14125,-169 14125,-175 14125,-175 14125,-242 14125,-242 14125,-248 14119,-254 14113,-254 14113,-254 13986,-254 13986,-254 13980,-254 13974,-248 13974,-242 13974,-242 13974,-175 13974,-175 13974,-169 13980,-163 13986,-163"/>
<text text-anchor="middle" x="14049.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14049.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu02_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M13474,-32C13474,-32 13636,-32 13636,-32 13642,-32 13648,-38 13648,-44 13648,-44 13648,-111 13648,-111 13648,-117 13642,-123 13636,-123 13636,-123 13474,-123 13474,-123 13468,-123 13462,-117 13462,-111 13462,-111 13462,-44 13462,-44 13462,-38 13468,-32 13474,-32"/>
<text text-anchor="middle" x="13555" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="13555" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu02_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13280,-32C13280,-32 13442,-32 13442,-32 13448,-32 13454,-38 13454,-44 13454,-44 13454,-111 13454,-111 13454,-117 13448,-123 13442,-123 13442,-123 13280,-123 13280,-123 13274,-123 13268,-117 13268,-111 13268,-111 13268,-44 13268,-44 13268,-38 13274,-32 13280,-32"/>
<text text-anchor="middle" x="13361" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="13361" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu02_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13676,-32C13676,-32 13838,-32 13838,-32 13844,-32 13850,-38 13850,-44 13850,-44 13850,-111 13850,-111 13850,-117 13844,-123 13838,-123 13838,-123 13676,-123 13676,-123 13670,-123 13664,-117 13664,-111 13664,-111 13664,-44 13664,-44 13664,-38 13670,-32 13676,-32"/>
<text text-anchor="middle" x="13757" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="13757" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu02_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13874,-32C13874,-32 14036,-32 14036,-32 14042,-32 14048,-38 14048,-44 14048,-44 14048,-111 14048,-111 14048,-117 14042,-123 14036,-123 14036,-123 13874,-123 13874,-123 13868,-123 13862,-117 13862,-111 13862,-111 13862,-44 13862,-44 13862,-38 13868,-32 13874,-32"/>
<text text-anchor="middle" x="13955" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="13955" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu02_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu02.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M13486,-163C13486,-163 13763,-163 13763,-163 13769,-163 13775,-169 13775,-175 13775,-175 13775,-242 13775,-242 13775,-248 13769,-254 13763,-254 13763,-254 13486,-254 13486,-254 13480,-254 13474,-248 13474,-242 13474,-242 13474,-175 13474,-175 13474,-169 13480,-163 13486,-163"/>
<text text-anchor="middle" x="13624.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="13624.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu03</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu03.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu03.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu03.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu03.interrupts&#10;isa=system.cpu03.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu03.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu03.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu03.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8787,-24C8787,-24 9652,-24 9652,-24 9658,-24 9664,-30 9664,-36 9664,-36 9664,-380 9664,-380 9664,-386 9658,-392 9652,-392 9652,-392 8787,-392 8787,-392 8781,-392 8775,-386 8775,-380 8775,-380 8775,-36 8775,-36 8775,-30 8781,-24 8787,-24"/>
<text text-anchor="middle" x="9219.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu03 </text>
<text text-anchor="middle" x="9219.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu03_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu03.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu03.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9310,-147C9310,-147 9644,-147 9644,-147 9650,-147 9656,-153 9656,-159 9656,-159 9656,-334 9656,-334 9656,-340 9650,-346 9644,-346 9644,-346 9310,-346 9310,-346 9304,-346 9298,-340 9298,-334 9298,-334 9298,-159 9298,-159 9298,-153 9304,-147 9310,-147"/>
<text text-anchor="middle" x="9477" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9477" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu03_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9318,-155C9318,-155 9461,-155 9461,-155 9467,-155 9473,-161 9473,-167 9473,-167 9473,-288 9473,-288 9473,-294 9467,-300 9461,-300 9461,-300 9318,-300 9318,-300 9312,-300 9306,-294 9306,-288 9306,-288 9306,-167 9306,-167 9306,-161 9312,-155 9318,-155"/>
<text text-anchor="middle" x="9389.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9389.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu03_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9326,-163C9326,-163 9453,-163 9453,-163 9459,-163 9465,-169 9465,-175 9465,-175 9465,-242 9465,-242 9465,-248 9459,-254 9453,-254 9453,-254 9326,-254 9326,-254 9320,-254 9314,-248 9314,-242 9314,-242 9314,-175 9314,-175 9314,-169 9320,-163 9326,-163"/>
<text text-anchor="middle" x="9389.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9389.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu03_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9493,-155C9493,-155 9636,-155 9636,-155 9642,-155 9648,-161 9648,-167 9648,-167 9648,-288 9648,-288 9648,-294 9642,-300 9636,-300 9636,-300 9493,-300 9493,-300 9487,-300 9481,-294 9481,-288 9481,-288 9481,-167 9481,-167 9481,-161 9487,-155 9493,-155"/>
<text text-anchor="middle" x="9564.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9564.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu03_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9501,-163C9501,-163 9628,-163 9628,-163 9634,-163 9640,-169 9640,-175 9640,-175 9640,-242 9640,-242 9640,-248 9634,-254 9628,-254 9628,-254 9501,-254 9501,-254 9495,-254 9489,-248 9489,-242 9489,-242 9489,-175 9489,-175 9489,-169 9495,-163 9501,-163"/>
<text text-anchor="middle" x="9564.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9564.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu03_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8989,-32C8989,-32 9151,-32 9151,-32 9157,-32 9163,-38 9163,-44 9163,-44 9163,-111 9163,-111 9163,-117 9157,-123 9151,-123 9151,-123 8989,-123 8989,-123 8983,-123 8977,-117 8977,-111 8977,-111 8977,-44 8977,-44 8977,-38 8983,-32 8989,-32"/>
<text text-anchor="middle" x="9070" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9070" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu03_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8795,-32C8795,-32 8957,-32 8957,-32 8963,-32 8969,-38 8969,-44 8969,-44 8969,-111 8969,-111 8969,-117 8963,-123 8957,-123 8957,-123 8795,-123 8795,-123 8789,-123 8783,-117 8783,-111 8783,-111 8783,-44 8783,-44 8783,-38 8789,-32 8795,-32"/>
<text text-anchor="middle" x="8876" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8876" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu03_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9191,-32C9191,-32 9353,-32 9353,-32 9359,-32 9365,-38 9365,-44 9365,-44 9365,-111 9365,-111 9365,-117 9359,-123 9353,-123 9353,-123 9191,-123 9191,-123 9185,-123 9179,-117 9179,-111 9179,-111 9179,-44 9179,-44 9179,-38 9185,-32 9191,-32"/>
<text text-anchor="middle" x="9272" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9272" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu03_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9389,-32C9389,-32 9551,-32 9551,-32 9557,-32 9563,-38 9563,-44 9563,-44 9563,-111 9563,-111 9563,-117 9557,-123 9551,-123 9551,-123 9389,-123 9389,-123 9383,-123 9377,-117 9377,-111 9377,-111 9377,-44 9377,-44 9377,-38 9383,-32 9389,-32"/>
<text text-anchor="middle" x="9470" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9470" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu03_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu03.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9001,-163C9001,-163 9278,-163 9278,-163 9284,-163 9290,-169 9290,-175 9290,-175 9290,-242 9290,-242 9290,-248 9284,-254 9278,-254 9278,-254 9001,-254 9001,-254 8995,-254 8989,-248 8989,-242 8989,-242 8989,-175 8989,-175 8989,-169 8995,-163 9001,-163"/>
<text text-anchor="middle" x="9139.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9139.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu04</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu04.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu04.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu04.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu04.interrupts&#10;isa=system.cpu04.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu04.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu04.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu04.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9684,-24C9684,-24 10549,-24 10549,-24 10555,-24 10561,-30 10561,-36 10561,-36 10561,-380 10561,-380 10561,-386 10555,-392 10549,-392 10549,-392 9684,-392 9684,-392 9678,-392 9672,-386 9672,-380 9672,-380 9672,-36 9672,-36 9672,-30 9678,-24 9684,-24"/>
<text text-anchor="middle" x="10116.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu04 </text>
<text text-anchor="middle" x="10116.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu04_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu04.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu04.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10207,-147C10207,-147 10541,-147 10541,-147 10547,-147 10553,-153 10553,-159 10553,-159 10553,-334 10553,-334 10553,-340 10547,-346 10541,-346 10541,-346 10207,-346 10207,-346 10201,-346 10195,-340 10195,-334 10195,-334 10195,-159 10195,-159 10195,-153 10201,-147 10207,-147"/>
<text text-anchor="middle" x="10374" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10374" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu04_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10215,-155C10215,-155 10358,-155 10358,-155 10364,-155 10370,-161 10370,-167 10370,-167 10370,-288 10370,-288 10370,-294 10364,-300 10358,-300 10358,-300 10215,-300 10215,-300 10209,-300 10203,-294 10203,-288 10203,-288 10203,-167 10203,-167 10203,-161 10209,-155 10215,-155"/>
<text text-anchor="middle" x="10286.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10286.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu04_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10223,-163C10223,-163 10350,-163 10350,-163 10356,-163 10362,-169 10362,-175 10362,-175 10362,-242 10362,-242 10362,-248 10356,-254 10350,-254 10350,-254 10223,-254 10223,-254 10217,-254 10211,-248 10211,-242 10211,-242 10211,-175 10211,-175 10211,-169 10217,-163 10223,-163"/>
<text text-anchor="middle" x="10286.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10286.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu04_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10390,-155C10390,-155 10533,-155 10533,-155 10539,-155 10545,-161 10545,-167 10545,-167 10545,-288 10545,-288 10545,-294 10539,-300 10533,-300 10533,-300 10390,-300 10390,-300 10384,-300 10378,-294 10378,-288 10378,-288 10378,-167 10378,-167 10378,-161 10384,-155 10390,-155"/>
<text text-anchor="middle" x="10461.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10461.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu04_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10398,-163C10398,-163 10525,-163 10525,-163 10531,-163 10537,-169 10537,-175 10537,-175 10537,-242 10537,-242 10537,-248 10531,-254 10525,-254 10525,-254 10398,-254 10398,-254 10392,-254 10386,-248 10386,-242 10386,-242 10386,-175 10386,-175 10386,-169 10392,-163 10398,-163"/>
<text text-anchor="middle" x="10461.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10461.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu04_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9886,-32C9886,-32 10048,-32 10048,-32 10054,-32 10060,-38 10060,-44 10060,-44 10060,-111 10060,-111 10060,-117 10054,-123 10048,-123 10048,-123 9886,-123 9886,-123 9880,-123 9874,-117 9874,-111 9874,-111 9874,-44 9874,-44 9874,-38 9880,-32 9886,-32"/>
<text text-anchor="middle" x="9967" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9967" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu04_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9692,-32C9692,-32 9854,-32 9854,-32 9860,-32 9866,-38 9866,-44 9866,-44 9866,-111 9866,-111 9866,-117 9860,-123 9854,-123 9854,-123 9692,-123 9692,-123 9686,-123 9680,-117 9680,-111 9680,-111 9680,-44 9680,-44 9680,-38 9686,-32 9692,-32"/>
<text text-anchor="middle" x="9773" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="9773" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu04_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10088,-32C10088,-32 10250,-32 10250,-32 10256,-32 10262,-38 10262,-44 10262,-44 10262,-111 10262,-111 10262,-117 10256,-123 10250,-123 10250,-123 10088,-123 10088,-123 10082,-123 10076,-117 10076,-111 10076,-111 10076,-44 10076,-44 10076,-38 10082,-32 10088,-32"/>
<text text-anchor="middle" x="10169" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10169" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu04_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10286,-32C10286,-32 10448,-32 10448,-32 10454,-32 10460,-38 10460,-44 10460,-44 10460,-111 10460,-111 10460,-117 10454,-123 10448,-123 10448,-123 10286,-123 10286,-123 10280,-123 10274,-117 10274,-111 10274,-111 10274,-44 10274,-44 10274,-38 10280,-32 10286,-32"/>
<text text-anchor="middle" x="10367" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10367" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu04_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu04.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9898,-163C9898,-163 10175,-163 10175,-163 10181,-163 10187,-169 10187,-175 10187,-175 10187,-242 10187,-242 10187,-248 10181,-254 10175,-254 10175,-254 9898,-254 9898,-254 9892,-254 9886,-248 9886,-242 9886,-242 9886,-175 9886,-175 9886,-169 9892,-163 9898,-163"/>
<text text-anchor="middle" x="10036.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10036.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu05</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu05.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu05.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu05.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu05.interrupts&#10;isa=system.cpu05.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu05.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu05.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu05.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10581,-24C10581,-24 11446,-24 11446,-24 11452,-24 11458,-30 11458,-36 11458,-36 11458,-380 11458,-380 11458,-386 11452,-392 11446,-392 11446,-392 10581,-392 10581,-392 10575,-392 10569,-386 10569,-380 10569,-380 10569,-36 10569,-36 10569,-30 10575,-24 10581,-24"/>
<text text-anchor="middle" x="11013.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu05 </text>
<text text-anchor="middle" x="11013.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu05_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu05.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu05.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11104,-147C11104,-147 11438,-147 11438,-147 11444,-147 11450,-153 11450,-159 11450,-159 11450,-334 11450,-334 11450,-340 11444,-346 11438,-346 11438,-346 11104,-346 11104,-346 11098,-346 11092,-340 11092,-334 11092,-334 11092,-159 11092,-159 11092,-153 11098,-147 11104,-147"/>
<text text-anchor="middle" x="11271" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11271" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu05_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11112,-155C11112,-155 11255,-155 11255,-155 11261,-155 11267,-161 11267,-167 11267,-167 11267,-288 11267,-288 11267,-294 11261,-300 11255,-300 11255,-300 11112,-300 11112,-300 11106,-300 11100,-294 11100,-288 11100,-288 11100,-167 11100,-167 11100,-161 11106,-155 11112,-155"/>
<text text-anchor="middle" x="11183.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11183.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu05_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11120,-163C11120,-163 11247,-163 11247,-163 11253,-163 11259,-169 11259,-175 11259,-175 11259,-242 11259,-242 11259,-248 11253,-254 11247,-254 11247,-254 11120,-254 11120,-254 11114,-254 11108,-248 11108,-242 11108,-242 11108,-175 11108,-175 11108,-169 11114,-163 11120,-163"/>
<text text-anchor="middle" x="11183.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11183.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu05_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11287,-155C11287,-155 11430,-155 11430,-155 11436,-155 11442,-161 11442,-167 11442,-167 11442,-288 11442,-288 11442,-294 11436,-300 11430,-300 11430,-300 11287,-300 11287,-300 11281,-300 11275,-294 11275,-288 11275,-288 11275,-167 11275,-167 11275,-161 11281,-155 11287,-155"/>
<text text-anchor="middle" x="11358.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11358.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu05_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11295,-163C11295,-163 11422,-163 11422,-163 11428,-163 11434,-169 11434,-175 11434,-175 11434,-242 11434,-242 11434,-248 11428,-254 11422,-254 11422,-254 11295,-254 11295,-254 11289,-254 11283,-248 11283,-242 11283,-242 11283,-175 11283,-175 11283,-169 11289,-163 11295,-163"/>
<text text-anchor="middle" x="11358.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11358.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu05_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10783,-32C10783,-32 10945,-32 10945,-32 10951,-32 10957,-38 10957,-44 10957,-44 10957,-111 10957,-111 10957,-117 10951,-123 10945,-123 10945,-123 10783,-123 10783,-123 10777,-123 10771,-117 10771,-111 10771,-111 10771,-44 10771,-44 10771,-38 10777,-32 10783,-32"/>
<text text-anchor="middle" x="10864" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10864" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu05_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10589,-32C10589,-32 10751,-32 10751,-32 10757,-32 10763,-38 10763,-44 10763,-44 10763,-111 10763,-111 10763,-117 10757,-123 10751,-123 10751,-123 10589,-123 10589,-123 10583,-123 10577,-117 10577,-111 10577,-111 10577,-44 10577,-44 10577,-38 10583,-32 10589,-32"/>
<text text-anchor="middle" x="10670" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10670" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu05_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10985,-32C10985,-32 11147,-32 11147,-32 11153,-32 11159,-38 11159,-44 11159,-44 11159,-111 11159,-111 11159,-117 11153,-123 11147,-123 11147,-123 10985,-123 10985,-123 10979,-123 10973,-117 10973,-111 10973,-111 10973,-44 10973,-44 10973,-38 10979,-32 10985,-32"/>
<text text-anchor="middle" x="11066" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11066" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu05_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11183,-32C11183,-32 11345,-32 11345,-32 11351,-32 11357,-38 11357,-44 11357,-44 11357,-111 11357,-111 11357,-117 11351,-123 11345,-123 11345,-123 11183,-123 11183,-123 11177,-123 11171,-117 11171,-111 11171,-111 11171,-44 11171,-44 11171,-38 11177,-32 11183,-32"/>
<text text-anchor="middle" x="11264" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11264" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu05_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu05.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M10795,-163C10795,-163 11072,-163 11072,-163 11078,-163 11084,-169 11084,-175 11084,-175 11084,-242 11084,-242 11084,-248 11078,-254 11072,-254 11072,-254 10795,-254 10795,-254 10789,-254 10783,-248 10783,-242 10783,-242 10783,-175 10783,-175 10783,-169 10789,-163 10795,-163"/>
<text text-anchor="middle" x="10933.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10933.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu06</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu06.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu06.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu06.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu06.interrupts&#10;isa=system.cpu06.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu06.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu06.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu06.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M11478,-24C11478,-24 12343,-24 12343,-24 12349,-24 12355,-30 12355,-36 12355,-36 12355,-380 12355,-380 12355,-386 12349,-392 12343,-392 12343,-392 11478,-392 11478,-392 11472,-392 11466,-386 11466,-380 11466,-380 11466,-36 11466,-36 11466,-30 11472,-24 11478,-24"/>
<text text-anchor="middle" x="11910.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu06 </text>
<text text-anchor="middle" x="11910.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu06_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu06.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu06.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12001,-147C12001,-147 12335,-147 12335,-147 12341,-147 12347,-153 12347,-159 12347,-159 12347,-334 12347,-334 12347,-340 12341,-346 12335,-346 12335,-346 12001,-346 12001,-346 11995,-346 11989,-340 11989,-334 11989,-334 11989,-159 11989,-159 11989,-153 11995,-147 12001,-147"/>
<text text-anchor="middle" x="12168" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="12168" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu06_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12009,-155C12009,-155 12152,-155 12152,-155 12158,-155 12164,-161 12164,-167 12164,-167 12164,-288 12164,-288 12164,-294 12158,-300 12152,-300 12152,-300 12009,-300 12009,-300 12003,-300 11997,-294 11997,-288 11997,-288 11997,-167 11997,-167 11997,-161 12003,-155 12009,-155"/>
<text text-anchor="middle" x="12080.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12080.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu06_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12017,-163C12017,-163 12144,-163 12144,-163 12150,-163 12156,-169 12156,-175 12156,-175 12156,-242 12156,-242 12156,-248 12150,-254 12144,-254 12144,-254 12017,-254 12017,-254 12011,-254 12005,-248 12005,-242 12005,-242 12005,-175 12005,-175 12005,-169 12011,-163 12017,-163"/>
<text text-anchor="middle" x="12080.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12080.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu06_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12184,-155C12184,-155 12327,-155 12327,-155 12333,-155 12339,-161 12339,-167 12339,-167 12339,-288 12339,-288 12339,-294 12333,-300 12327,-300 12327,-300 12184,-300 12184,-300 12178,-300 12172,-294 12172,-288 12172,-288 12172,-167 12172,-167 12172,-161 12178,-155 12184,-155"/>
<text text-anchor="middle" x="12255.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12255.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu06_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12192,-163C12192,-163 12319,-163 12319,-163 12325,-163 12331,-169 12331,-175 12331,-175 12331,-242 12331,-242 12331,-248 12325,-254 12319,-254 12319,-254 12192,-254 12192,-254 12186,-254 12180,-248 12180,-242 12180,-242 12180,-175 12180,-175 12180,-169 12186,-163 12192,-163"/>
<text text-anchor="middle" x="12255.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12255.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu06_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11680,-32C11680,-32 11842,-32 11842,-32 11848,-32 11854,-38 11854,-44 11854,-44 11854,-111 11854,-111 11854,-117 11848,-123 11842,-123 11842,-123 11680,-123 11680,-123 11674,-123 11668,-117 11668,-111 11668,-111 11668,-44 11668,-44 11668,-38 11674,-32 11680,-32"/>
<text text-anchor="middle" x="11761" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="11761" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu06_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11486,-32C11486,-32 11648,-32 11648,-32 11654,-32 11660,-38 11660,-44 11660,-44 11660,-111 11660,-111 11660,-117 11654,-123 11648,-123 11648,-123 11486,-123 11486,-123 11480,-123 11474,-117 11474,-111 11474,-111 11474,-44 11474,-44 11474,-38 11480,-32 11486,-32"/>
<text text-anchor="middle" x="11567" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="11567" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu06_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11882,-32C11882,-32 12044,-32 12044,-32 12050,-32 12056,-38 12056,-44 12056,-44 12056,-111 12056,-111 12056,-117 12050,-123 12044,-123 12044,-123 11882,-123 11882,-123 11876,-123 11870,-117 11870,-111 11870,-111 11870,-44 11870,-44 11870,-38 11876,-32 11882,-32"/>
<text text-anchor="middle" x="11963" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11963" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu06_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12080,-32C12080,-32 12242,-32 12242,-32 12248,-32 12254,-38 12254,-44 12254,-44 12254,-111 12254,-111 12254,-117 12248,-123 12242,-123 12242,-123 12080,-123 12080,-123 12074,-123 12068,-117 12068,-111 12068,-111 12068,-44 12068,-44 12068,-38 12074,-32 12080,-32"/>
<text text-anchor="middle" x="12161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="12161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu06_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu06.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M11692,-163C11692,-163 11969,-163 11969,-163 11975,-163 11981,-169 11981,-175 11981,-175 11981,-242 11981,-242 11981,-248 11975,-254 11969,-254 11969,-254 11692,-254 11692,-254 11686,-254 11680,-248 11680,-242 11680,-242 11680,-175 11680,-175 11680,-169 11686,-163 11692,-163"/>
<text text-anchor="middle" x="11830.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11830.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu07</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu07.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu07.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu07.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu07.interrupts&#10;isa=system.cpu07.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu07.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu07.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu07.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4931,-24C4931,-24 5796,-24 5796,-24 5802,-24 5808,-30 5808,-36 5808,-36 5808,-380 5808,-380 5808,-386 5802,-392 5796,-392 5796,-392 4931,-392 4931,-392 4925,-392 4919,-386 4919,-380 4919,-380 4919,-36 4919,-36 4919,-30 4925,-24 4931,-24"/>
<text text-anchor="middle" x="5363.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu07 </text>
<text text-anchor="middle" x="5363.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu07_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu07.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu07.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5454,-147C5454,-147 5788,-147 5788,-147 5794,-147 5800,-153 5800,-159 5800,-159 5800,-334 5800,-334 5800,-340 5794,-346 5788,-346 5788,-346 5454,-346 5454,-346 5448,-346 5442,-340 5442,-334 5442,-334 5442,-159 5442,-159 5442,-153 5448,-147 5454,-147"/>
<text text-anchor="middle" x="5621" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5621" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu07_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5462,-155C5462,-155 5605,-155 5605,-155 5611,-155 5617,-161 5617,-167 5617,-167 5617,-288 5617,-288 5617,-294 5611,-300 5605,-300 5605,-300 5462,-300 5462,-300 5456,-300 5450,-294 5450,-288 5450,-288 5450,-167 5450,-167 5450,-161 5456,-155 5462,-155"/>
<text text-anchor="middle" x="5533.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5533.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu07_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5470,-163C5470,-163 5597,-163 5597,-163 5603,-163 5609,-169 5609,-175 5609,-175 5609,-242 5609,-242 5609,-248 5603,-254 5597,-254 5597,-254 5470,-254 5470,-254 5464,-254 5458,-248 5458,-242 5458,-242 5458,-175 5458,-175 5458,-169 5464,-163 5470,-163"/>
<text text-anchor="middle" x="5533.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5533.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu07_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5637,-155C5637,-155 5780,-155 5780,-155 5786,-155 5792,-161 5792,-167 5792,-167 5792,-288 5792,-288 5792,-294 5786,-300 5780,-300 5780,-300 5637,-300 5637,-300 5631,-300 5625,-294 5625,-288 5625,-288 5625,-167 5625,-167 5625,-161 5631,-155 5637,-155"/>
<text text-anchor="middle" x="5708.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5708.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu07_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5645,-163C5645,-163 5772,-163 5772,-163 5778,-163 5784,-169 5784,-175 5784,-175 5784,-242 5784,-242 5784,-248 5778,-254 5772,-254 5772,-254 5645,-254 5645,-254 5639,-254 5633,-248 5633,-242 5633,-242 5633,-175 5633,-175 5633,-169 5639,-163 5645,-163"/>
<text text-anchor="middle" x="5708.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5708.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu07_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5212,-32C5212,-32 5374,-32 5374,-32 5380,-32 5386,-38 5386,-44 5386,-44 5386,-111 5386,-111 5386,-117 5380,-123 5374,-123 5374,-123 5212,-123 5212,-123 5206,-123 5200,-117 5200,-111 5200,-111 5200,-44 5200,-44 5200,-38 5206,-32 5212,-32"/>
<text text-anchor="middle" x="5293" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5293" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu07_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4967,-32C4967,-32 5129,-32 5129,-32 5135,-32 5141,-38 5141,-44 5141,-44 5141,-111 5141,-111 5141,-117 5135,-123 5129,-123 5129,-123 4967,-123 4967,-123 4961,-123 4955,-117 4955,-111 4955,-111 4955,-44 4955,-44 4955,-38 4961,-32 4967,-32"/>
<text text-anchor="middle" x="5048" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5048" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu07_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5432,-32C5432,-32 5594,-32 5594,-32 5600,-32 5606,-38 5606,-44 5606,-44 5606,-111 5606,-111 5606,-117 5600,-123 5594,-123 5594,-123 5432,-123 5432,-123 5426,-123 5420,-117 5420,-111 5420,-111 5420,-44 5420,-44 5420,-38 5426,-32 5432,-32"/>
<text text-anchor="middle" x="5513" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5513" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu07_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5626,-32C5626,-32 5788,-32 5788,-32 5794,-32 5800,-38 5800,-44 5800,-44 5800,-111 5800,-111 5800,-117 5794,-123 5788,-123 5788,-123 5626,-123 5626,-123 5620,-123 5614,-117 5614,-111 5614,-111 5614,-44 5614,-44 5614,-38 5620,-32 5626,-32"/>
<text text-anchor="middle" x="5707" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5707" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu07_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu07.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5145,-163C5145,-163 5422,-163 5422,-163 5428,-163 5434,-169 5434,-175 5434,-175 5434,-242 5434,-242 5434,-248 5428,-254 5422,-254 5422,-254 5145,-254 5145,-254 5139,-254 5133,-248 5133,-242 5133,-242 5133,-175 5133,-175 5133,-169 5139,-163 5145,-163"/>
<text text-anchor="middle" x="5283.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5283.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust789" class="cluster">
<title>cluster_system_cpu08</title>
<g id="a_clust789"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu08.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=8&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu08.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu08.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu08.interrupts&#10;isa=system.cpu08.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu08.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu08.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu08.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5828,-24C5828,-24 6693,-24 6693,-24 6699,-24 6705,-30 6705,-36 6705,-36 6705,-380 6705,-380 6705,-386 6699,-392 6693,-392 6693,-392 5828,-392 5828,-392 5822,-392 5816,-386 5816,-380 5816,-380 5816,-36 5816,-36 5816,-30 5822,-24 5828,-24"/>
<text text-anchor="middle" x="6260.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu08 </text>
<text text-anchor="middle" x="6260.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust790" class="cluster">
<title>cluster_system_cpu08_mmu</title>
<g id="a_clust790"><a xlink:title="dtb=system.cpu08.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu08.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6351,-147C6351,-147 6685,-147 6685,-147 6691,-147 6697,-153 6697,-159 6697,-159 6697,-334 6697,-334 6697,-340 6691,-346 6685,-346 6685,-346 6351,-346 6351,-346 6345,-346 6339,-340 6339,-334 6339,-334 6339,-159 6339,-159 6339,-153 6345,-147 6351,-147"/>
<text text-anchor="middle" x="6518" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6518" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust791" class="cluster">
<title>cluster_system_cpu08_mmu_itb</title>
<g id="a_clust791"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6359,-155C6359,-155 6502,-155 6502,-155 6508,-155 6514,-161 6514,-167 6514,-167 6514,-288 6514,-288 6514,-294 6508,-300 6502,-300 6502,-300 6359,-300 6359,-300 6353,-300 6347,-294 6347,-288 6347,-288 6347,-167 6347,-167 6347,-161 6353,-155 6359,-155"/>
<text text-anchor="middle" x="6430.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6430.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust792" class="cluster">
<title>cluster_system_cpu08_mmu_itb_walker</title>
<g id="a_clust792"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6367,-163C6367,-163 6494,-163 6494,-163 6500,-163 6506,-169 6506,-175 6506,-175 6506,-242 6506,-242 6506,-248 6500,-254 6494,-254 6494,-254 6367,-254 6367,-254 6361,-254 6355,-248 6355,-242 6355,-242 6355,-175 6355,-175 6355,-169 6361,-163 6367,-163"/>
<text text-anchor="middle" x="6430.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6430.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust794" class="cluster">
<title>cluster_system_cpu08_mmu_dtb</title>
<g id="a_clust794"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6534,-155C6534,-155 6677,-155 6677,-155 6683,-155 6689,-161 6689,-167 6689,-167 6689,-288 6689,-288 6689,-294 6683,-300 6677,-300 6677,-300 6534,-300 6534,-300 6528,-300 6522,-294 6522,-288 6522,-288 6522,-167 6522,-167 6522,-161 6528,-155 6534,-155"/>
<text text-anchor="middle" x="6605.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6605.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust795" class="cluster">
<title>cluster_system_cpu08_mmu_dtb_walker</title>
<g id="a_clust795"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6542,-163C6542,-163 6669,-163 6669,-163 6675,-163 6681,-169 6681,-175 6681,-175 6681,-242 6681,-242 6681,-248 6675,-254 6669,-254 6669,-254 6542,-254 6542,-254 6536,-254 6530,-248 6530,-242 6530,-242 6530,-175 6530,-175 6530,-169 6536,-163 6542,-163"/>
<text text-anchor="middle" x="6605.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6605.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust861" class="cluster">
<title>cluster_system_cpu08_icache</title>
<g id="a_clust861"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6109,-32C6109,-32 6271,-32 6271,-32 6277,-32 6283,-38 6283,-44 6283,-44 6283,-111 6283,-111 6283,-117 6277,-123 6271,-123 6271,-123 6109,-123 6109,-123 6103,-123 6097,-117 6097,-111 6097,-111 6097,-44 6097,-44 6097,-38 6103,-32 6109,-32"/>
<text text-anchor="middle" x="6190" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6190" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust867" class="cluster">
<title>cluster_system_cpu08_dcache</title>
<g id="a_clust867"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5864,-32C5864,-32 6026,-32 6026,-32 6032,-32 6038,-38 6038,-44 6038,-44 6038,-111 6038,-111 6038,-117 6032,-123 6026,-123 6026,-123 5864,-123 5864,-123 5858,-123 5852,-117 5852,-111 5852,-111 5852,-44 5852,-44 5852,-38 5858,-32 5864,-32"/>
<text text-anchor="middle" x="5945" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5945" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust873" class="cluster">
<title>cluster_system_cpu08_itb_walker_cache</title>
<g id="a_clust873"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6329,-32C6329,-32 6491,-32 6491,-32 6497,-32 6503,-38 6503,-44 6503,-44 6503,-111 6503,-111 6503,-117 6497,-123 6491,-123 6491,-123 6329,-123 6329,-123 6323,-123 6317,-117 6317,-111 6317,-111 6317,-44 6317,-44 6317,-38 6323,-32 6329,-32"/>
<text text-anchor="middle" x="6410" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6410" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust879" class="cluster">
<title>cluster_system_cpu08_dtb_walker_cache</title>
<g id="a_clust879"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6523,-32C6523,-32 6685,-32 6685,-32 6691,-32 6697,-38 6697,-44 6697,-44 6697,-111 6697,-111 6697,-117 6691,-123 6685,-123 6685,-123 6523,-123 6523,-123 6517,-123 6511,-117 6511,-111 6511,-111 6511,-44 6511,-44 6511,-38 6517,-32 6523,-32"/>
<text text-anchor="middle" x="6604" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6604" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_system_cpu08_interrupts</title>
<g id="a_clust885"><a xlink:title="clk_domain=system.cpu08.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6042,-163C6042,-163 6319,-163 6319,-163 6325,-163 6331,-169 6331,-175 6331,-175 6331,-242 6331,-242 6331,-248 6325,-254 6319,-254 6319,-254 6042,-254 6042,-254 6036,-254 6030,-248 6030,-242 6030,-242 6030,-175 6030,-175 6030,-169 6036,-163 6042,-163"/>
<text text-anchor="middle" x="6180.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6180.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust887" class="cluster">
<title>cluster_system_cpu09</title>
<g id="a_clust887"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu09.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=9&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu09.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu09.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu09.interrupts&#10;isa=system.cpu09.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu09.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu09.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu09.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6725,-24C6725,-24 7590,-24 7590,-24 7596,-24 7602,-30 7602,-36 7602,-36 7602,-380 7602,-380 7602,-386 7596,-392 7590,-392 7590,-392 6725,-392 6725,-392 6719,-392 6713,-386 6713,-380 6713,-380 6713,-36 6713,-36 6713,-30 6719,-24 6725,-24"/>
<text text-anchor="middle" x="7157.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu09 </text>
<text text-anchor="middle" x="7157.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust888" class="cluster">
<title>cluster_system_cpu09_mmu</title>
<g id="a_clust888"><a xlink:title="dtb=system.cpu09.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu09.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7248,-147C7248,-147 7582,-147 7582,-147 7588,-147 7594,-153 7594,-159 7594,-159 7594,-334 7594,-334 7594,-340 7588,-346 7582,-346 7582,-346 7248,-346 7248,-346 7242,-346 7236,-340 7236,-334 7236,-334 7236,-159 7236,-159 7236,-153 7242,-147 7248,-147"/>
<text text-anchor="middle" x="7415" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7415" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_system_cpu09_mmu_itb</title>
<g id="a_clust889"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7256,-155C7256,-155 7399,-155 7399,-155 7405,-155 7411,-161 7411,-167 7411,-167 7411,-288 7411,-288 7411,-294 7405,-300 7399,-300 7399,-300 7256,-300 7256,-300 7250,-300 7244,-294 7244,-288 7244,-288 7244,-167 7244,-167 7244,-161 7250,-155 7256,-155"/>
<text text-anchor="middle" x="7327.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7327.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust890" class="cluster">
<title>cluster_system_cpu09_mmu_itb_walker</title>
<g id="a_clust890"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7264,-163C7264,-163 7391,-163 7391,-163 7397,-163 7403,-169 7403,-175 7403,-175 7403,-242 7403,-242 7403,-248 7397,-254 7391,-254 7391,-254 7264,-254 7264,-254 7258,-254 7252,-248 7252,-242 7252,-242 7252,-175 7252,-175 7252,-169 7258,-163 7264,-163"/>
<text text-anchor="middle" x="7327.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7327.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust892" class="cluster">
<title>cluster_system_cpu09_mmu_dtb</title>
<g id="a_clust892"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7431,-155C7431,-155 7574,-155 7574,-155 7580,-155 7586,-161 7586,-167 7586,-167 7586,-288 7586,-288 7586,-294 7580,-300 7574,-300 7574,-300 7431,-300 7431,-300 7425,-300 7419,-294 7419,-288 7419,-288 7419,-167 7419,-167 7419,-161 7425,-155 7431,-155"/>
<text text-anchor="middle" x="7502.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7502.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust893" class="cluster">
<title>cluster_system_cpu09_mmu_dtb_walker</title>
<g id="a_clust893"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7439,-163C7439,-163 7566,-163 7566,-163 7572,-163 7578,-169 7578,-175 7578,-175 7578,-242 7578,-242 7578,-248 7572,-254 7566,-254 7566,-254 7439,-254 7439,-254 7433,-254 7427,-248 7427,-242 7427,-242 7427,-175 7427,-175 7427,-169 7433,-163 7439,-163"/>
<text text-anchor="middle" x="7502.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7502.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust959" class="cluster">
<title>cluster_system_cpu09_icache</title>
<g id="a_clust959"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7006,-32C7006,-32 7168,-32 7168,-32 7174,-32 7180,-38 7180,-44 7180,-44 7180,-111 7180,-111 7180,-117 7174,-123 7168,-123 7168,-123 7006,-123 7006,-123 7000,-123 6994,-117 6994,-111 6994,-111 6994,-44 6994,-44 6994,-38 7000,-32 7006,-32"/>
<text text-anchor="middle" x="7087" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7087" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust965" class="cluster">
<title>cluster_system_cpu09_dcache</title>
<g id="a_clust965"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6761,-32C6761,-32 6923,-32 6923,-32 6929,-32 6935,-38 6935,-44 6935,-44 6935,-111 6935,-111 6935,-117 6929,-123 6923,-123 6923,-123 6761,-123 6761,-123 6755,-123 6749,-117 6749,-111 6749,-111 6749,-44 6749,-44 6749,-38 6755,-32 6761,-32"/>
<text text-anchor="middle" x="6842" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6842" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust971" class="cluster">
<title>cluster_system_cpu09_itb_walker_cache</title>
<g id="a_clust971"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7226,-32C7226,-32 7388,-32 7388,-32 7394,-32 7400,-38 7400,-44 7400,-44 7400,-111 7400,-111 7400,-117 7394,-123 7388,-123 7388,-123 7226,-123 7226,-123 7220,-123 7214,-117 7214,-111 7214,-111 7214,-44 7214,-44 7214,-38 7220,-32 7226,-32"/>
<text text-anchor="middle" x="7307" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7307" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust977" class="cluster">
<title>cluster_system_cpu09_dtb_walker_cache</title>
<g id="a_clust977"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7420,-32C7420,-32 7582,-32 7582,-32 7588,-32 7594,-38 7594,-44 7594,-44 7594,-111 7594,-111 7594,-117 7588,-123 7582,-123 7582,-123 7420,-123 7420,-123 7414,-123 7408,-117 7408,-111 7408,-111 7408,-44 7408,-44 7408,-38 7414,-32 7420,-32"/>
<text text-anchor="middle" x="7501" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7501" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust983" class="cluster">
<title>cluster_system_cpu09_interrupts</title>
<g id="a_clust983"><a xlink:title="clk_domain=system.cpu09.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6939,-163C6939,-163 7216,-163 7216,-163 7222,-163 7228,-169 7228,-175 7228,-175 7228,-242 7228,-242 7228,-248 7222,-254 7216,-254 7216,-254 6939,-254 6939,-254 6933,-254 6927,-248 6927,-242 6927,-242 6927,-175 6927,-175 6927,-169 6933,-163 6939,-163"/>
<text text-anchor="middle" x="7077.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7077.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust985" class="cluster">
<title>cluster_system_cpu10</title>
<g id="a_clust985"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu10.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=10&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu10.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu10.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu10.interrupts&#10;isa=system.cpu10.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu10.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu10.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu10.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu10 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust986" class="cluster">
<title>cluster_system_cpu10_mmu</title>
<g id="a_clust986"><a xlink:title="dtb=system.cpu10.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu10.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust987" class="cluster">
<title>cluster_system_cpu10_mmu_itb</title>
<g id="a_clust987"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust988" class="cluster">
<title>cluster_system_cpu10_mmu_itb_walker</title>
<g id="a_clust988"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust990" class="cluster">
<title>cluster_system_cpu10_mmu_dtb</title>
<g id="a_clust990"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust991" class="cluster">
<title>cluster_system_cpu10_mmu_dtb_walker</title>
<g id="a_clust991"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1057" class="cluster">
<title>cluster_system_cpu10_icache</title>
<g id="a_clust1057"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M317,-32C317,-32 479,-32 479,-32 485,-32 491,-38 491,-44 491,-44 491,-111 491,-111 491,-117 485,-123 479,-123 479,-123 317,-123 317,-123 311,-123 305,-117 305,-111 305,-111 305,-44 305,-44 305,-38 311,-32 317,-32"/>
<text text-anchor="middle" x="398" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="398" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1063" class="cluster">
<title>cluster_system_cpu10_dcache</title>
<g id="a_clust1063"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1069" class="cluster">
<title>cluster_system_cpu10_itb_walker_cache</title>
<g id="a_clust1069"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1075" class="cluster">
<title>cluster_system_cpu10_dtb_walker_cache</title>
<g id="a_clust1075"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1081" class="cluster">
<title>cluster_system_cpu10_interrupts</title>
<g id="a_clust1081"><a xlink:title="clk_domain=system.cpu10.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1083" class="cluster">
<title>cluster_system_cpu11</title>
<g id="a_clust1083"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu11.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=11&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu11.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu11.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu11.interrupts&#10;isa=system.cpu11.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu11.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu11.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu11.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu11 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1084" class="cluster">
<title>cluster_system_cpu11_mmu</title>
<g id="a_clust1084"><a xlink:title="dtb=system.cpu11.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu11.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1085" class="cluster">
<title>cluster_system_cpu11_mmu_itb</title>
<g id="a_clust1085"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1086" class="cluster">
<title>cluster_system_cpu11_mmu_itb_walker</title>
<g id="a_clust1086"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1088" class="cluster">
<title>cluster_system_cpu11_mmu_dtb</title>
<g id="a_clust1088"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1089" class="cluster">
<title>cluster_system_cpu11_mmu_dtb_walker</title>
<g id="a_clust1089"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1155" class="cluster">
<title>cluster_system_cpu11_icache</title>
<g id="a_clust1155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1214,-32C1214,-32 1376,-32 1376,-32 1382,-32 1388,-38 1388,-44 1388,-44 1388,-111 1388,-111 1388,-117 1382,-123 1376,-123 1376,-123 1214,-123 1214,-123 1208,-123 1202,-117 1202,-111 1202,-111 1202,-44 1202,-44 1202,-38 1208,-32 1214,-32"/>
<text text-anchor="middle" x="1295" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1295" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1161" class="cluster">
<title>cluster_system_cpu11_dcache</title>
<g id="a_clust1161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1167" class="cluster">
<title>cluster_system_cpu11_itb_walker_cache</title>
<g id="a_clust1167"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1173" class="cluster">
<title>cluster_system_cpu11_dtb_walker_cache</title>
<g id="a_clust1173"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1179" class="cluster">
<title>cluster_system_cpu11_interrupts</title>
<g id="a_clust1179"><a xlink:title="clk_domain=system.cpu11.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1181" class="cluster">
<title>cluster_system_cpu12</title>
<g id="a_clust1181"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu12.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=12&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu12.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu12.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu12.interrupts&#10;isa=system.cpu12.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu12.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu12.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu12.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-380 2707,-380 2707,-386 2701,-392 2695,-392 2695,-392 1830,-392 1830,-392 1824,-392 1818,-386 1818,-380 1818,-380 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu12 </text>
<text text-anchor="middle" x="2262.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1182" class="cluster">
<title>cluster_system_cpu12_mmu</title>
<g id="a_clust1182"><a xlink:title="dtb=system.cpu12.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu12.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-147C2353,-147 2687,-147 2687,-147 2693,-147 2699,-153 2699,-159 2699,-159 2699,-334 2699,-334 2699,-340 2693,-346 2687,-346 2687,-346 2353,-346 2353,-346 2347,-346 2341,-340 2341,-334 2341,-334 2341,-159 2341,-159 2341,-153 2347,-147 2353,-147"/>
<text text-anchor="middle" x="2520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1183" class="cluster">
<title>cluster_system_cpu12_mmu_itb</title>
<g id="a_clust1183"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-155C2361,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-288 2516,-288 2516,-294 2510,-300 2504,-300 2504,-300 2361,-300 2361,-300 2355,-300 2349,-294 2349,-288 2349,-288 2349,-167 2349,-167 2349,-161 2355,-155 2361,-155"/>
<text text-anchor="middle" x="2432.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1184" class="cluster">
<title>cluster_system_cpu12_mmu_itb_walker</title>
<g id="a_clust1184"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-163C2369,-163 2496,-163 2496,-163 2502,-163 2508,-169 2508,-175 2508,-175 2508,-242 2508,-242 2508,-248 2502,-254 2496,-254 2496,-254 2369,-254 2369,-254 2363,-254 2357,-248 2357,-242 2357,-242 2357,-175 2357,-175 2357,-169 2363,-163 2369,-163"/>
<text text-anchor="middle" x="2432.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1186" class="cluster">
<title>cluster_system_cpu12_mmu_dtb</title>
<g id="a_clust1186"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-155C2536,-155 2679,-155 2679,-155 2685,-155 2691,-161 2691,-167 2691,-167 2691,-288 2691,-288 2691,-294 2685,-300 2679,-300 2679,-300 2536,-300 2536,-300 2530,-300 2524,-294 2524,-288 2524,-288 2524,-167 2524,-167 2524,-161 2530,-155 2536,-155"/>
<text text-anchor="middle" x="2607.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1187" class="cluster">
<title>cluster_system_cpu12_mmu_dtb_walker</title>
<g id="a_clust1187"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-163C2544,-163 2671,-163 2671,-163 2677,-163 2683,-169 2683,-175 2683,-175 2683,-242 2683,-242 2683,-248 2677,-254 2671,-254 2671,-254 2544,-254 2544,-254 2538,-254 2532,-248 2532,-242 2532,-242 2532,-175 2532,-175 2532,-169 2538,-163 2544,-163"/>
<text text-anchor="middle" x="2607.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1253" class="cluster">
<title>cluster_system_cpu12_icache</title>
<g id="a_clust1253"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2111,-32C2111,-32 2273,-32 2273,-32 2279,-32 2285,-38 2285,-44 2285,-44 2285,-111 2285,-111 2285,-117 2279,-123 2273,-123 2273,-123 2111,-123 2111,-123 2105,-123 2099,-117 2099,-111 2099,-111 2099,-44 2099,-44 2099,-38 2105,-32 2111,-32"/>
<text text-anchor="middle" x="2192" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2192" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1259" class="cluster">
<title>cluster_system_cpu12_dcache</title>
<g id="a_clust1259"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-111 2040,-111 2040,-117 2034,-123 2028,-123 2028,-123 1866,-123 1866,-123 1860,-123 1854,-117 1854,-111 1854,-111 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1265" class="cluster">
<title>cluster_system_cpu12_itb_walker_cache</title>
<g id="a_clust1265"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-111 2505,-111 2505,-117 2499,-123 2493,-123 2493,-123 2331,-123 2331,-123 2325,-123 2319,-117 2319,-111 2319,-111 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1271" class="cluster">
<title>cluster_system_cpu12_dtb_walker_cache</title>
<g id="a_clust1271"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-111 2699,-111 2699,-117 2693,-123 2687,-123 2687,-123 2525,-123 2525,-123 2519,-123 2513,-117 2513,-111 2513,-111 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1277" class="cluster">
<title>cluster_system_cpu12_interrupts</title>
<g id="a_clust1277"><a xlink:title="clk_domain=system.cpu12.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-163C2044,-163 2321,-163 2321,-163 2327,-163 2333,-169 2333,-175 2333,-175 2333,-242 2333,-242 2333,-248 2327,-254 2321,-254 2321,-254 2044,-254 2044,-254 2038,-254 2032,-248 2032,-242 2032,-242 2032,-175 2032,-175 2032,-169 2038,-163 2044,-163"/>
<text text-anchor="middle" x="2182.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1279" class="cluster">
<title>cluster_system_cpu13</title>
<g id="a_clust1279"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu13.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=13&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu13.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu13.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu13.interrupts&#10;isa=system.cpu13.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu13.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu13.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu13.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-380 3604,-380 3604,-386 3598,-392 3592,-392 3592,-392 2727,-392 2727,-392 2721,-392 2715,-386 2715,-380 2715,-380 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu13 </text>
<text text-anchor="middle" x="3159.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1280" class="cluster">
<title>cluster_system_cpu13_mmu</title>
<g id="a_clust1280"><a xlink:title="dtb=system.cpu13.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu13.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-147C3250,-147 3584,-147 3584,-147 3590,-147 3596,-153 3596,-159 3596,-159 3596,-334 3596,-334 3596,-340 3590,-346 3584,-346 3584,-346 3250,-346 3250,-346 3244,-346 3238,-340 3238,-334 3238,-334 3238,-159 3238,-159 3238,-153 3244,-147 3250,-147"/>
<text text-anchor="middle" x="3417" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1281" class="cluster">
<title>cluster_system_cpu13_mmu_itb</title>
<g id="a_clust1281"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-155C3258,-155 3401,-155 3401,-155 3407,-155 3413,-161 3413,-167 3413,-167 3413,-288 3413,-288 3413,-294 3407,-300 3401,-300 3401,-300 3258,-300 3258,-300 3252,-300 3246,-294 3246,-288 3246,-288 3246,-167 3246,-167 3246,-161 3252,-155 3258,-155"/>
<text text-anchor="middle" x="3329.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1282" class="cluster">
<title>cluster_system_cpu13_mmu_itb_walker</title>
<g id="a_clust1282"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-163C3266,-163 3393,-163 3393,-163 3399,-163 3405,-169 3405,-175 3405,-175 3405,-242 3405,-242 3405,-248 3399,-254 3393,-254 3393,-254 3266,-254 3266,-254 3260,-254 3254,-248 3254,-242 3254,-242 3254,-175 3254,-175 3254,-169 3260,-163 3266,-163"/>
<text text-anchor="middle" x="3329.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1284" class="cluster">
<title>cluster_system_cpu13_mmu_dtb</title>
<g id="a_clust1284"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-155C3433,-155 3576,-155 3576,-155 3582,-155 3588,-161 3588,-167 3588,-167 3588,-288 3588,-288 3588,-294 3582,-300 3576,-300 3576,-300 3433,-300 3433,-300 3427,-300 3421,-294 3421,-288 3421,-288 3421,-167 3421,-167 3421,-161 3427,-155 3433,-155"/>
<text text-anchor="middle" x="3504.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1285" class="cluster">
<title>cluster_system_cpu13_mmu_dtb_walker</title>
<g id="a_clust1285"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-163C3441,-163 3568,-163 3568,-163 3574,-163 3580,-169 3580,-175 3580,-175 3580,-242 3580,-242 3580,-248 3574,-254 3568,-254 3568,-254 3441,-254 3441,-254 3435,-254 3429,-248 3429,-242 3429,-242 3429,-175 3429,-175 3429,-169 3435,-163 3441,-163"/>
<text text-anchor="middle" x="3504.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1351" class="cluster">
<title>cluster_system_cpu13_icache</title>
<g id="a_clust1351"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3008,-32C3008,-32 3170,-32 3170,-32 3176,-32 3182,-38 3182,-44 3182,-44 3182,-111 3182,-111 3182,-117 3176,-123 3170,-123 3170,-123 3008,-123 3008,-123 3002,-123 2996,-117 2996,-111 2996,-111 2996,-44 2996,-44 2996,-38 3002,-32 3008,-32"/>
<text text-anchor="middle" x="3089" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3089" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1357" class="cluster">
<title>cluster_system_cpu13_dcache</title>
<g id="a_clust1357"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2763,-123 2763,-123 2757,-123 2751,-117 2751,-111 2751,-111 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1363" class="cluster">
<title>cluster_system_cpu13_itb_walker_cache</title>
<g id="a_clust1363"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-111 3402,-111 3402,-117 3396,-123 3390,-123 3390,-123 3228,-123 3228,-123 3222,-123 3216,-117 3216,-111 3216,-111 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1369" class="cluster">
<title>cluster_system_cpu13_dtb_walker_cache</title>
<g id="a_clust1369"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-111 3596,-111 3596,-117 3590,-123 3584,-123 3584,-123 3422,-123 3422,-123 3416,-123 3410,-117 3410,-111 3410,-111 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1375" class="cluster">
<title>cluster_system_cpu13_interrupts</title>
<g id="a_clust1375"><a xlink:title="clk_domain=system.cpu13.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-163C2941,-163 3218,-163 3218,-163 3224,-163 3230,-169 3230,-175 3230,-175 3230,-242 3230,-242 3230,-248 3224,-254 3218,-254 3218,-254 2941,-254 2941,-254 2935,-254 2929,-248 2929,-242 2929,-242 2929,-175 2929,-175 2929,-169 2935,-163 2941,-163"/>
<text text-anchor="middle" x="3079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1377" class="cluster">
<title>cluster_system_cpu14</title>
<g id="a_clust1377"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu14.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=14&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu14.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu14.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu14.interrupts&#10;isa=system.cpu14.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu14.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu14.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu14.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7890,-24C7890,-24 8755,-24 8755,-24 8761,-24 8767,-30 8767,-36 8767,-36 8767,-380 8767,-380 8767,-386 8761,-392 8755,-392 8755,-392 7890,-392 7890,-392 7884,-392 7878,-386 7878,-380 7878,-380 7878,-36 7878,-36 7878,-30 7884,-24 7890,-24"/>
<text text-anchor="middle" x="8322.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu14 </text>
<text text-anchor="middle" x="8322.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1378" class="cluster">
<title>cluster_system_cpu14_mmu</title>
<g id="a_clust1378"><a xlink:title="dtb=system.cpu14.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu14.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8413,-147C8413,-147 8747,-147 8747,-147 8753,-147 8759,-153 8759,-159 8759,-159 8759,-334 8759,-334 8759,-340 8753,-346 8747,-346 8747,-346 8413,-346 8413,-346 8407,-346 8401,-340 8401,-334 8401,-334 8401,-159 8401,-159 8401,-153 8407,-147 8413,-147"/>
<text text-anchor="middle" x="8580" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8580" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1379" class="cluster">
<title>cluster_system_cpu14_mmu_itb</title>
<g id="a_clust1379"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8421,-155C8421,-155 8564,-155 8564,-155 8570,-155 8576,-161 8576,-167 8576,-167 8576,-288 8576,-288 8576,-294 8570,-300 8564,-300 8564,-300 8421,-300 8421,-300 8415,-300 8409,-294 8409,-288 8409,-288 8409,-167 8409,-167 8409,-161 8415,-155 8421,-155"/>
<text text-anchor="middle" x="8492.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8492.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1380" class="cluster">
<title>cluster_system_cpu14_mmu_itb_walker</title>
<g id="a_clust1380"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8429,-163C8429,-163 8556,-163 8556,-163 8562,-163 8568,-169 8568,-175 8568,-175 8568,-242 8568,-242 8568,-248 8562,-254 8556,-254 8556,-254 8429,-254 8429,-254 8423,-254 8417,-248 8417,-242 8417,-242 8417,-175 8417,-175 8417,-169 8423,-163 8429,-163"/>
<text text-anchor="middle" x="8492.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8492.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1382" class="cluster">
<title>cluster_system_cpu14_mmu_dtb</title>
<g id="a_clust1382"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8596,-155C8596,-155 8739,-155 8739,-155 8745,-155 8751,-161 8751,-167 8751,-167 8751,-288 8751,-288 8751,-294 8745,-300 8739,-300 8739,-300 8596,-300 8596,-300 8590,-300 8584,-294 8584,-288 8584,-288 8584,-167 8584,-167 8584,-161 8590,-155 8596,-155"/>
<text text-anchor="middle" x="8667.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8667.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1383" class="cluster">
<title>cluster_system_cpu14_mmu_dtb_walker</title>
<g id="a_clust1383"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8604,-163C8604,-163 8731,-163 8731,-163 8737,-163 8743,-169 8743,-175 8743,-175 8743,-242 8743,-242 8743,-248 8737,-254 8731,-254 8731,-254 8604,-254 8604,-254 8598,-254 8592,-248 8592,-242 8592,-242 8592,-175 8592,-175 8592,-169 8598,-163 8604,-163"/>
<text text-anchor="middle" x="8667.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8667.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1449" class="cluster">
<title>cluster_system_cpu14_icache</title>
<g id="a_clust1449"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8092,-32C8092,-32 8254,-32 8254,-32 8260,-32 8266,-38 8266,-44 8266,-44 8266,-111 8266,-111 8266,-117 8260,-123 8254,-123 8254,-123 8092,-123 8092,-123 8086,-123 8080,-117 8080,-111 8080,-111 8080,-44 8080,-44 8080,-38 8086,-32 8092,-32"/>
<text text-anchor="middle" x="8173" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8173" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1455" class="cluster">
<title>cluster_system_cpu14_dcache</title>
<g id="a_clust1455"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7898,-32C7898,-32 8060,-32 8060,-32 8066,-32 8072,-38 8072,-44 8072,-44 8072,-111 8072,-111 8072,-117 8066,-123 8060,-123 8060,-123 7898,-123 7898,-123 7892,-123 7886,-117 7886,-111 7886,-111 7886,-44 7886,-44 7886,-38 7892,-32 7898,-32"/>
<text text-anchor="middle" x="7979" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7979" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1461" class="cluster">
<title>cluster_system_cpu14_itb_walker_cache</title>
<g id="a_clust1461"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8294,-32C8294,-32 8456,-32 8456,-32 8462,-32 8468,-38 8468,-44 8468,-44 8468,-111 8468,-111 8468,-117 8462,-123 8456,-123 8456,-123 8294,-123 8294,-123 8288,-123 8282,-117 8282,-111 8282,-111 8282,-44 8282,-44 8282,-38 8288,-32 8294,-32"/>
<text text-anchor="middle" x="8375" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8375" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1467" class="cluster">
<title>cluster_system_cpu14_dtb_walker_cache</title>
<g id="a_clust1467"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8492,-32C8492,-32 8654,-32 8654,-32 8660,-32 8666,-38 8666,-44 8666,-44 8666,-111 8666,-111 8666,-117 8660,-123 8654,-123 8654,-123 8492,-123 8492,-123 8486,-123 8480,-117 8480,-111 8480,-111 8480,-44 8480,-44 8480,-38 8486,-32 8492,-32"/>
<text text-anchor="middle" x="8573" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8573" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1473" class="cluster">
<title>cluster_system_cpu14_interrupts</title>
<g id="a_clust1473"><a xlink:title="clk_domain=system.cpu14.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8104,-163C8104,-163 8381,-163 8381,-163 8387,-163 8393,-169 8393,-175 8393,-175 8393,-242 8393,-242 8393,-248 8387,-254 8381,-254 8381,-254 8104,-254 8104,-254 8098,-254 8092,-248 8092,-242 8092,-242 8092,-175 8092,-175 8092,-169 8098,-163 8104,-163"/>
<text text-anchor="middle" x="8242.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8242.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1475" class="cluster">
<title>cluster_system_cpu15</title>
<g id="a_clust1475"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu15.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=15&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu15.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu15.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu15.interrupts&#10;isa=system.cpu15.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu15.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu15.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu15.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3624,-24C3624,-24 4489,-24 4489,-24 4495,-24 4501,-30 4501,-36 4501,-36 4501,-380 4501,-380 4501,-386 4495,-392 4489,-392 4489,-392 3624,-392 3624,-392 3618,-392 3612,-386 3612,-380 3612,-380 3612,-36 3612,-36 3612,-30 3618,-24 3624,-24"/>
<text text-anchor="middle" x="4056.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu15 </text>
<text text-anchor="middle" x="4056.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1476" class="cluster">
<title>cluster_system_cpu15_mmu</title>
<g id="a_clust1476"><a xlink:title="dtb=system.cpu15.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu15.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4147,-147C4147,-147 4481,-147 4481,-147 4487,-147 4493,-153 4493,-159 4493,-159 4493,-334 4493,-334 4493,-340 4487,-346 4481,-346 4481,-346 4147,-346 4147,-346 4141,-346 4135,-340 4135,-334 4135,-334 4135,-159 4135,-159 4135,-153 4141,-147 4147,-147"/>
<text text-anchor="middle" x="4314" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4314" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1477" class="cluster">
<title>cluster_system_cpu15_mmu_itb</title>
<g id="a_clust1477"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4155,-155C4155,-155 4298,-155 4298,-155 4304,-155 4310,-161 4310,-167 4310,-167 4310,-288 4310,-288 4310,-294 4304,-300 4298,-300 4298,-300 4155,-300 4155,-300 4149,-300 4143,-294 4143,-288 4143,-288 4143,-167 4143,-167 4143,-161 4149,-155 4155,-155"/>
<text text-anchor="middle" x="4226.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4226.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1478" class="cluster">
<title>cluster_system_cpu15_mmu_itb_walker</title>
<g id="a_clust1478"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4163,-163C4163,-163 4290,-163 4290,-163 4296,-163 4302,-169 4302,-175 4302,-175 4302,-242 4302,-242 4302,-248 4296,-254 4290,-254 4290,-254 4163,-254 4163,-254 4157,-254 4151,-248 4151,-242 4151,-242 4151,-175 4151,-175 4151,-169 4157,-163 4163,-163"/>
<text text-anchor="middle" x="4226.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4226.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1480" class="cluster">
<title>cluster_system_cpu15_mmu_dtb</title>
<g id="a_clust1480"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4330,-155C4330,-155 4473,-155 4473,-155 4479,-155 4485,-161 4485,-167 4485,-167 4485,-288 4485,-288 4485,-294 4479,-300 4473,-300 4473,-300 4330,-300 4330,-300 4324,-300 4318,-294 4318,-288 4318,-288 4318,-167 4318,-167 4318,-161 4324,-155 4330,-155"/>
<text text-anchor="middle" x="4401.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4401.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1481" class="cluster">
<title>cluster_system_cpu15_mmu_dtb_walker</title>
<g id="a_clust1481"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4338,-163C4338,-163 4465,-163 4465,-163 4471,-163 4477,-169 4477,-175 4477,-175 4477,-242 4477,-242 4477,-248 4471,-254 4465,-254 4465,-254 4338,-254 4338,-254 4332,-254 4326,-248 4326,-242 4326,-242 4326,-175 4326,-175 4326,-169 4332,-163 4338,-163"/>
<text text-anchor="middle" x="4401.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4401.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1547" class="cluster">
<title>cluster_system_cpu15_icache</title>
<g id="a_clust1547"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3905,-32C3905,-32 4067,-32 4067,-32 4073,-32 4079,-38 4079,-44 4079,-44 4079,-111 4079,-111 4079,-117 4073,-123 4067,-123 4067,-123 3905,-123 3905,-123 3899,-123 3893,-117 3893,-111 3893,-111 3893,-44 3893,-44 3893,-38 3899,-32 3905,-32"/>
<text text-anchor="middle" x="3986" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3986" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1553" class="cluster">
<title>cluster_system_cpu15_dcache</title>
<g id="a_clust1553"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3660,-32C3660,-32 3822,-32 3822,-32 3828,-32 3834,-38 3834,-44 3834,-44 3834,-111 3834,-111 3834,-117 3828,-123 3822,-123 3822,-123 3660,-123 3660,-123 3654,-123 3648,-117 3648,-111 3648,-111 3648,-44 3648,-44 3648,-38 3654,-32 3660,-32"/>
<text text-anchor="middle" x="3741" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3741" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1559" class="cluster">
<title>cluster_system_cpu15_itb_walker_cache</title>
<g id="a_clust1559"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4125,-32C4125,-32 4287,-32 4287,-32 4293,-32 4299,-38 4299,-44 4299,-44 4299,-111 4299,-111 4299,-117 4293,-123 4287,-123 4287,-123 4125,-123 4125,-123 4119,-123 4113,-117 4113,-111 4113,-111 4113,-44 4113,-44 4113,-38 4119,-32 4125,-32"/>
<text text-anchor="middle" x="4206" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4206" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1565" class="cluster">
<title>cluster_system_cpu15_dtb_walker_cache</title>
<g id="a_clust1565"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4319,-32C4319,-32 4481,-32 4481,-32 4487,-32 4493,-38 4493,-44 4493,-44 4493,-111 4493,-111 4493,-117 4487,-123 4481,-123 4481,-123 4319,-123 4319,-123 4313,-123 4307,-117 4307,-111 4307,-111 4307,-44 4307,-44 4307,-38 4313,-32 4319,-32"/>
<text text-anchor="middle" x="4400" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4400" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1571" class="cluster">
<title>cluster_system_cpu15_interrupts</title>
<g id="a_clust1571"><a xlink:title="clk_domain=system.cpu15.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3838,-163C3838,-163 4115,-163 4115,-163 4121,-163 4127,-169 4127,-175 4127,-175 4127,-242 4127,-242 4127,-248 4121,-254 4115,-254 4115,-254 3838,-254 3838,-254 3832,-254 3826,-248 3826,-242 3826,-242 3826,-175 3826,-175 3826,-169 3832,-163 3838,-163"/>
<text text-anchor="middle" x="3976.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3976.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1577" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust1577"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M6907,-400C6907,-400 7143,-400 7143,-400 7149,-400 7155,-406 7155,-412 7155,-412 7155,-479 7155,-479 7155,-485 7149,-491 7143,-491 7143,-491 6907,-491 6907,-491 6901,-491 6895,-485 6895,-479 6895,-479 6895,-412 6895,-412 6895,-406 6901,-400 6907,-400"/>
<text text-anchor="middle" x="7025" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="7025" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1580" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust1580"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4629,-32C4629,-32 4791,-32 4791,-32 4797,-32 4803,-38 4803,-44 4803,-44 4803,-111 4803,-111 4803,-117 4797,-123 4791,-123 4791,-123 4629,-123 4629,-123 4623,-123 4617,-117 4617,-111 4617,-111 4617,-44 4617,-44 4617,-38 4623,-32 4629,-32"/>
<text text-anchor="middle" x="4710" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4710" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1586" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust1586"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M7622,-163C7622,-163 7858,-163 7858,-163 7864,-163 7870,-169 7870,-175 7870,-175 7870,-242 7870,-242 7870,-248 7864,-254 7858,-254 7858,-254 7622,-254 7622,-254 7616,-254 7610,-248 7610,-242 7610,-242 7610,-175 7610,-175 7610,-169 7616,-163 7622,-163"/>
<text text-anchor="middle" x="7740" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="7740" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1589" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust1589"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4531,-163C4531,-163 4599,-163 4599,-163 4605,-163 4611,-169 4611,-175 4611,-175 4611,-242 4611,-242 4611,-248 4605,-254 4599,-254 4599,-254 4531,-254 4531,-254 4525,-254 4519,-248 4519,-242 4519,-242 4519,-175 4519,-175 4519,-169 4525,-163 4531,-163"/>
<text text-anchor="middle" x="4565" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="4565" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1593" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust1593"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4631,-163C4631,-163 4699,-163 4699,-163 4705,-163 4711,-169 4711,-175 4711,-175 4711,-242 4711,-242 4711,-248 4705,-254 4699,-254 4699,-254 4631,-254 4631,-254 4625,-254 4619,-248 4619,-242 4619,-242 4619,-175 4619,-175 4619,-169 4625,-163 4631,-163"/>
<text text-anchor="middle" x="4665" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="4665" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1597" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust1597"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4731,-163C4731,-163 4799,-163 4799,-163 4805,-163 4811,-169 4811,-175 4811,-175 4811,-242 4811,-242 4811,-248 4805,-254 4799,-254 4799,-254 4731,-254 4731,-254 4725,-254 4719,-248 4719,-242 4719,-242 4719,-175 4719,-175 4719,-169 4725,-163 4731,-163"/>
<text text-anchor="middle" x="4765" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="4765" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1601" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust1601"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4831,-163C4831,-163 4899,-163 4899,-163 4905,-163 4911,-169 4911,-175 4911,-175 4911,-242 4911,-242 4911,-248 4905,-254 4899,-254 4899,-254 4831,-254 4831,-254 4825,-254 4819,-248 4819,-242 4819,-242 4819,-175 4819,-175 4819,-169 4825,-163 4831,-163"/>
<text text-anchor="middle" x="4865" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="4865" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M7059.5,-539.5C7059.5,-539.5 7126.5,-539.5 7126.5,-539.5 7132.5,-539.5 7138.5,-545.5 7138.5,-551.5 7138.5,-551.5 7138.5,-563.5 7138.5,-563.5 7138.5,-569.5 7132.5,-575.5 7126.5,-575.5 7126.5,-575.5 7059.5,-575.5 7059.5,-575.5 7053.5,-575.5 7047.5,-569.5 7047.5,-563.5 7047.5,-563.5 7047.5,-551.5 7047.5,-551.5 7047.5,-545.5 7053.5,-539.5 7059.5,-539.5"/>
<text text-anchor="middle" x="7093" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node242" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7051,-408.5C7051,-408.5 7135,-408.5 7135,-408.5 7141,-408.5 7147,-414.5 7147,-420.5 7147,-420.5 7147,-432.5 7147,-432.5 7147,-438.5 7141,-444.5 7135,-444.5 7135,-444.5 7051,-444.5 7051,-444.5 7045,-444.5 7039,-438.5 7039,-432.5 7039,-432.5 7039,-420.5 7039,-420.5 7039,-414.5 7045,-408.5 7051,-408.5"/>
<text text-anchor="middle" x="7093" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M7093,-539.37C7093,-517.78 7093,-480.41 7093,-454.85"/>
<polygon fill="black" stroke="black" points="7096.5,-454.7 7093,-444.7 7089.5,-454.7 7096.5,-454.7"/>
</g>
<!-- system_cpu00_icache_port -->
<g id="node2" class="node">
<title>system_cpu00_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M14287,-171.5C14287,-171.5 14349,-171.5 14349,-171.5 14355,-171.5 14361,-177.5 14361,-183.5 14361,-183.5 14361,-195.5 14361,-195.5 14361,-201.5 14355,-207.5 14349,-207.5 14349,-207.5 14287,-207.5 14287,-207.5 14281,-207.5 14275,-201.5 14275,-195.5 14275,-195.5 14275,-183.5 14275,-183.5 14275,-177.5 14281,-171.5 14287,-171.5"/>
<text text-anchor="middle" x="14318" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu00_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu00_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14477.5,-40.5C14477.5,-40.5 14524.5,-40.5 14524.5,-40.5 14530.5,-40.5 14536.5,-46.5 14536.5,-52.5 14536.5,-52.5 14536.5,-64.5 14536.5,-64.5 14536.5,-70.5 14530.5,-76.5 14524.5,-76.5 14524.5,-76.5 14477.5,-76.5 14477.5,-76.5 14471.5,-76.5 14465.5,-70.5 14465.5,-64.5 14465.5,-64.5 14465.5,-52.5 14465.5,-52.5 14465.5,-46.5 14471.5,-40.5 14477.5,-40.5"/>
<text text-anchor="middle" x="14501" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side</title>
<path fill="none" stroke="black" d="M14334.32,-171.48C14343.26,-163.04 14354.96,-153.32 14367,-147 14403.28,-127.97 14422.39,-146.43 14456,-123 14469.56,-113.55 14480.43,-98.63 14488.09,-85.63"/>
<polygon fill="black" stroke="black" points="14491.31,-87.05 14493.1,-76.61 14485.19,-83.66 14491.31,-87.05"/>
</g>
<!-- system_cpu00_dcache_port -->
<g id="node3" class="node">
<title>system_cpu00_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M14177.5,-171.5C14177.5,-171.5 14244.5,-171.5 14244.5,-171.5 14250.5,-171.5 14256.5,-177.5 14256.5,-183.5 14256.5,-183.5 14256.5,-195.5 14256.5,-195.5 14256.5,-201.5 14250.5,-207.5 14244.5,-207.5 14244.5,-207.5 14177.5,-207.5 14177.5,-207.5 14171.5,-207.5 14165.5,-201.5 14165.5,-195.5 14165.5,-195.5 14165.5,-183.5 14165.5,-183.5 14165.5,-177.5 14171.5,-171.5 14177.5,-171.5"/>
<text text-anchor="middle" x="14211" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu00_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu00_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14283.5,-40.5C14283.5,-40.5 14330.5,-40.5 14330.5,-40.5 14336.5,-40.5 14342.5,-46.5 14342.5,-52.5 14342.5,-52.5 14342.5,-64.5 14342.5,-64.5 14342.5,-70.5 14336.5,-76.5 14330.5,-76.5 14330.5,-76.5 14283.5,-76.5 14283.5,-76.5 14277.5,-76.5 14271.5,-70.5 14271.5,-64.5 14271.5,-64.5 14271.5,-52.5 14271.5,-52.5 14271.5,-46.5 14277.5,-40.5 14283.5,-40.5"/>
<text text-anchor="middle" x="14307" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M14224.64,-171.42C14235.03,-158.3 14249.62,-139.66 14262,-123 14271.18,-110.64 14281.11,-96.7 14289.29,-85.04"/>
<polygon fill="black" stroke="black" points="14292.31,-86.83 14295.17,-76.63 14286.58,-82.82 14292.31,-86.83"/>
</g>
<!-- system_cpu00_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu00_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14716,-171.5C14716,-171.5 14746,-171.5 14746,-171.5 14752,-171.5 14758,-177.5 14758,-183.5 14758,-183.5 14758,-195.5 14758,-195.5 14758,-201.5 14752,-207.5 14746,-207.5 14746,-207.5 14716,-207.5 14716,-207.5 14710,-207.5 14704,-201.5 14704,-195.5 14704,-195.5 14704,-183.5 14704,-183.5 14704,-177.5 14710,-171.5 14716,-171.5"/>
<text text-anchor="middle" x="14731" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14679.5,-40.5C14679.5,-40.5 14726.5,-40.5 14726.5,-40.5 14732.5,-40.5 14738.5,-46.5 14738.5,-52.5 14738.5,-52.5 14738.5,-64.5 14738.5,-64.5 14738.5,-70.5 14732.5,-76.5 14726.5,-76.5 14726.5,-76.5 14679.5,-76.5 14679.5,-76.5 14673.5,-76.5 14667.5,-70.5 14667.5,-64.5 14667.5,-64.5 14667.5,-52.5 14667.5,-52.5 14667.5,-46.5 14673.5,-40.5 14679.5,-40.5"/>
<text text-anchor="middle" x="14703" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14727.28,-171.37C14722.57,-149.68 14714.41,-112.08 14708.86,-86.51"/>
<polygon fill="black" stroke="black" points="14712.28,-85.73 14706.73,-76.7 14705.43,-87.22 14712.28,-85.73"/>
</g>
<!-- system_cpu00_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu00_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14891,-171.5C14891,-171.5 14921,-171.5 14921,-171.5 14927,-171.5 14933,-177.5 14933,-183.5 14933,-183.5 14933,-195.5 14933,-195.5 14933,-201.5 14927,-207.5 14921,-207.5 14921,-207.5 14891,-207.5 14891,-207.5 14885,-207.5 14879,-201.5 14879,-195.5 14879,-195.5 14879,-183.5 14879,-183.5 14879,-177.5 14885,-171.5 14891,-171.5"/>
<text text-anchor="middle" x="14906" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14877.5,-40.5C14877.5,-40.5 14924.5,-40.5 14924.5,-40.5 14930.5,-40.5 14936.5,-46.5 14936.5,-52.5 14936.5,-52.5 14936.5,-64.5 14936.5,-64.5 14936.5,-70.5 14930.5,-76.5 14924.5,-76.5 14924.5,-76.5 14877.5,-76.5 14877.5,-76.5 14871.5,-76.5 14865.5,-70.5 14865.5,-64.5 14865.5,-64.5 14865.5,-52.5 14865.5,-52.5 14865.5,-46.5 14871.5,-40.5 14877.5,-40.5"/>
<text text-anchor="middle" x="14901" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14905.34,-171.37C14904.5,-149.78 14903.05,-112.41 14902.06,-86.85"/>
<polygon fill="black" stroke="black" points="14905.55,-86.56 14901.67,-76.7 14898.56,-86.83 14905.55,-86.56"/>
</g>
<!-- system_cpu00_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu00_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14379,-40.5C14379,-40.5 14435,-40.5 14435,-40.5 14441,-40.5 14447,-46.5 14447,-52.5 14447,-52.5 14447,-64.5 14447,-64.5 14447,-70.5 14441,-76.5 14435,-76.5 14435,-76.5 14379,-76.5 14379,-76.5 14373,-76.5 14367,-70.5 14367,-64.5 14367,-64.5 14367,-52.5 14367,-52.5 14367,-46.5 14373,-40.5 14379,-40.5"/>
<text text-anchor="middle" x="14407" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu00_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14185,-40.5C14185,-40.5 14241,-40.5 14241,-40.5 14247,-40.5 14253,-46.5 14253,-52.5 14253,-52.5 14253,-64.5 14253,-64.5 14253,-70.5 14247,-76.5 14241,-76.5 14241,-76.5 14185,-76.5 14185,-76.5 14179,-76.5 14173,-70.5 14173,-64.5 14173,-64.5 14173,-52.5 14173,-52.5 14173,-46.5 14179,-40.5 14185,-40.5"/>
<text text-anchor="middle" x="14213" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu00_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14581,-40.5C14581,-40.5 14637,-40.5 14637,-40.5 14643,-40.5 14649,-46.5 14649,-52.5 14649,-52.5 14649,-64.5 14649,-64.5 14649,-70.5 14643,-76.5 14637,-76.5 14637,-76.5 14581,-76.5 14581,-76.5 14575,-76.5 14569,-70.5 14569,-64.5 14569,-64.5 14569,-52.5 14569,-52.5 14569,-46.5 14575,-40.5 14581,-40.5"/>
<text text-anchor="middle" x="14609" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14779,-40.5C14779,-40.5 14835,-40.5 14835,-40.5 14841,-40.5 14847,-46.5 14847,-52.5 14847,-52.5 14847,-64.5 14847,-64.5 14847,-70.5 14841,-76.5 14835,-76.5 14835,-76.5 14779,-76.5 14779,-76.5 14773,-76.5 14767,-70.5 14767,-64.5 14767,-64.5 14767,-52.5 14767,-52.5 14767,-46.5 14773,-40.5 14779,-40.5"/>
<text text-anchor="middle" x="14807" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu00_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M14580.5,-171.5C14580.5,-171.5 14651.5,-171.5 14651.5,-171.5 14657.5,-171.5 14663.5,-177.5 14663.5,-183.5 14663.5,-183.5 14663.5,-195.5 14663.5,-195.5 14663.5,-201.5 14657.5,-207.5 14651.5,-207.5 14651.5,-207.5 14580.5,-207.5 14580.5,-207.5 14574.5,-207.5 14568.5,-201.5 14568.5,-195.5 14568.5,-195.5 14568.5,-183.5 14568.5,-183.5 14568.5,-177.5 14574.5,-171.5 14580.5,-171.5"/>
<text text-anchor="middle" x="14616" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu00_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu00_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M14463.5,-171.5C14463.5,-171.5 14538.5,-171.5 14538.5,-171.5 14544.5,-171.5 14550.5,-177.5 14550.5,-183.5 14550.5,-183.5 14550.5,-195.5 14550.5,-195.5 14550.5,-201.5 14544.5,-207.5 14538.5,-207.5 14538.5,-207.5 14463.5,-207.5 14463.5,-207.5 14457.5,-207.5 14451.5,-201.5 14451.5,-195.5 14451.5,-195.5 14451.5,-183.5 14451.5,-183.5 14451.5,-177.5 14457.5,-171.5 14463.5,-171.5"/>
<text text-anchor="middle" x="14501" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu00_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu00_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M14391,-171.5C14391,-171.5 14421,-171.5 14421,-171.5 14427,-171.5 14433,-177.5 14433,-183.5 14433,-183.5 14433,-195.5 14433,-195.5 14433,-201.5 14427,-207.5 14421,-207.5 14421,-207.5 14391,-207.5 14391,-207.5 14385,-207.5 14379,-201.5 14379,-195.5 14379,-195.5 14379,-183.5 14379,-183.5 14379,-177.5 14385,-171.5 14391,-171.5"/>
<text text-anchor="middle" x="14406" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu01_icache_port -->
<g id="node17" class="node">
<title>system_cpu01_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M12493,-171.5C12493,-171.5 12555,-171.5 12555,-171.5 12561,-171.5 12567,-177.5 12567,-183.5 12567,-183.5 12567,-195.5 12567,-195.5 12567,-201.5 12561,-207.5 12555,-207.5 12555,-207.5 12493,-207.5 12493,-207.5 12487,-207.5 12481,-201.5 12481,-195.5 12481,-195.5 12481,-183.5 12481,-183.5 12481,-177.5 12487,-171.5 12493,-171.5"/>
<text text-anchor="middle" x="12524" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu01_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu01_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12683.5,-40.5C12683.5,-40.5 12730.5,-40.5 12730.5,-40.5 12736.5,-40.5 12742.5,-46.5 12742.5,-52.5 12742.5,-52.5 12742.5,-64.5 12742.5,-64.5 12742.5,-70.5 12736.5,-76.5 12730.5,-76.5 12730.5,-76.5 12683.5,-76.5 12683.5,-76.5 12677.5,-76.5 12671.5,-70.5 12671.5,-64.5 12671.5,-64.5 12671.5,-52.5 12671.5,-52.5 12671.5,-46.5 12677.5,-40.5 12683.5,-40.5"/>
<text text-anchor="middle" x="12707" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side</title>
<path fill="none" stroke="black" d="M12540.32,-171.48C12549.26,-163.04 12560.96,-153.32 12573,-147 12609.28,-127.97 12628.39,-146.43 12662,-123 12675.56,-113.55 12686.43,-98.63 12694.09,-85.63"/>
<polygon fill="black" stroke="black" points="12697.31,-87.05 12699.1,-76.61 12691.19,-83.66 12697.31,-87.05"/>
</g>
<!-- system_cpu01_dcache_port -->
<g id="node18" class="node">
<title>system_cpu01_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M12383.5,-171.5C12383.5,-171.5 12450.5,-171.5 12450.5,-171.5 12456.5,-171.5 12462.5,-177.5 12462.5,-183.5 12462.5,-183.5 12462.5,-195.5 12462.5,-195.5 12462.5,-201.5 12456.5,-207.5 12450.5,-207.5 12450.5,-207.5 12383.5,-207.5 12383.5,-207.5 12377.5,-207.5 12371.5,-201.5 12371.5,-195.5 12371.5,-195.5 12371.5,-183.5 12371.5,-183.5 12371.5,-177.5 12377.5,-171.5 12383.5,-171.5"/>
<text text-anchor="middle" x="12417" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu01_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu01_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12489.5,-40.5C12489.5,-40.5 12536.5,-40.5 12536.5,-40.5 12542.5,-40.5 12548.5,-46.5 12548.5,-52.5 12548.5,-52.5 12548.5,-64.5 12548.5,-64.5 12548.5,-70.5 12542.5,-76.5 12536.5,-76.5 12536.5,-76.5 12489.5,-76.5 12489.5,-76.5 12483.5,-76.5 12477.5,-70.5 12477.5,-64.5 12477.5,-64.5 12477.5,-52.5 12477.5,-52.5 12477.5,-46.5 12483.5,-40.5 12489.5,-40.5"/>
<text text-anchor="middle" x="12513" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M12430.64,-171.42C12441.03,-158.3 12455.62,-139.66 12468,-123 12477.18,-110.64 12487.11,-96.7 12495.29,-85.04"/>
<polygon fill="black" stroke="black" points="12498.31,-86.83 12501.17,-76.63 12492.58,-82.82 12498.31,-86.83"/>
</g>
<!-- system_cpu01_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu01_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12922,-171.5C12922,-171.5 12952,-171.5 12952,-171.5 12958,-171.5 12964,-177.5 12964,-183.5 12964,-183.5 12964,-195.5 12964,-195.5 12964,-201.5 12958,-207.5 12952,-207.5 12952,-207.5 12922,-207.5 12922,-207.5 12916,-207.5 12910,-201.5 12910,-195.5 12910,-195.5 12910,-183.5 12910,-183.5 12910,-177.5 12916,-171.5 12922,-171.5"/>
<text text-anchor="middle" x="12937" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12885.5,-40.5C12885.5,-40.5 12932.5,-40.5 12932.5,-40.5 12938.5,-40.5 12944.5,-46.5 12944.5,-52.5 12944.5,-52.5 12944.5,-64.5 12944.5,-64.5 12944.5,-70.5 12938.5,-76.5 12932.5,-76.5 12932.5,-76.5 12885.5,-76.5 12885.5,-76.5 12879.5,-76.5 12873.5,-70.5 12873.5,-64.5 12873.5,-64.5 12873.5,-52.5 12873.5,-52.5 12873.5,-46.5 12879.5,-40.5 12885.5,-40.5"/>
<text text-anchor="middle" x="12909" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12933.28,-171.37C12928.57,-149.68 12920.41,-112.08 12914.86,-86.51"/>
<polygon fill="black" stroke="black" points="12918.28,-85.73 12912.73,-76.7 12911.43,-87.22 12918.28,-85.73"/>
</g>
<!-- system_cpu01_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu01_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13097,-171.5C13097,-171.5 13127,-171.5 13127,-171.5 13133,-171.5 13139,-177.5 13139,-183.5 13139,-183.5 13139,-195.5 13139,-195.5 13139,-201.5 13133,-207.5 13127,-207.5 13127,-207.5 13097,-207.5 13097,-207.5 13091,-207.5 13085,-201.5 13085,-195.5 13085,-195.5 13085,-183.5 13085,-183.5 13085,-177.5 13091,-171.5 13097,-171.5"/>
<text text-anchor="middle" x="13112" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13083.5,-40.5C13083.5,-40.5 13130.5,-40.5 13130.5,-40.5 13136.5,-40.5 13142.5,-46.5 13142.5,-52.5 13142.5,-52.5 13142.5,-64.5 13142.5,-64.5 13142.5,-70.5 13136.5,-76.5 13130.5,-76.5 13130.5,-76.5 13083.5,-76.5 13083.5,-76.5 13077.5,-76.5 13071.5,-70.5 13071.5,-64.5 13071.5,-64.5 13071.5,-52.5 13071.5,-52.5 13071.5,-46.5 13077.5,-40.5 13083.5,-40.5"/>
<text text-anchor="middle" x="13107" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13111.34,-171.37C13110.5,-149.78 13109.05,-112.41 13108.06,-86.85"/>
<polygon fill="black" stroke="black" points="13111.55,-86.56 13107.67,-76.7 13104.56,-86.83 13111.55,-86.56"/>
</g>
<!-- system_cpu01_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu01_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12585,-40.5C12585,-40.5 12641,-40.5 12641,-40.5 12647,-40.5 12653,-46.5 12653,-52.5 12653,-52.5 12653,-64.5 12653,-64.5 12653,-70.5 12647,-76.5 12641,-76.5 12641,-76.5 12585,-76.5 12585,-76.5 12579,-76.5 12573,-70.5 12573,-64.5 12573,-64.5 12573,-52.5 12573,-52.5 12573,-46.5 12579,-40.5 12585,-40.5"/>
<text text-anchor="middle" x="12613" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu01_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12391,-40.5C12391,-40.5 12447,-40.5 12447,-40.5 12453,-40.5 12459,-46.5 12459,-52.5 12459,-52.5 12459,-64.5 12459,-64.5 12459,-70.5 12453,-76.5 12447,-76.5 12447,-76.5 12391,-76.5 12391,-76.5 12385,-76.5 12379,-70.5 12379,-64.5 12379,-64.5 12379,-52.5 12379,-52.5 12379,-46.5 12385,-40.5 12391,-40.5"/>
<text text-anchor="middle" x="12419" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu01_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12787,-40.5C12787,-40.5 12843,-40.5 12843,-40.5 12849,-40.5 12855,-46.5 12855,-52.5 12855,-52.5 12855,-64.5 12855,-64.5 12855,-70.5 12849,-76.5 12843,-76.5 12843,-76.5 12787,-76.5 12787,-76.5 12781,-76.5 12775,-70.5 12775,-64.5 12775,-64.5 12775,-52.5 12775,-52.5 12775,-46.5 12781,-40.5 12787,-40.5"/>
<text text-anchor="middle" x="12815" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12985,-40.5C12985,-40.5 13041,-40.5 13041,-40.5 13047,-40.5 13053,-46.5 13053,-52.5 13053,-52.5 13053,-64.5 13053,-64.5 13053,-70.5 13047,-76.5 13041,-76.5 13041,-76.5 12985,-76.5 12985,-76.5 12979,-76.5 12973,-70.5 12973,-64.5 12973,-64.5 12973,-52.5 12973,-52.5 12973,-46.5 12979,-40.5 12985,-40.5"/>
<text text-anchor="middle" x="13013" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu01_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M12786.5,-171.5C12786.5,-171.5 12857.5,-171.5 12857.5,-171.5 12863.5,-171.5 12869.5,-177.5 12869.5,-183.5 12869.5,-183.5 12869.5,-195.5 12869.5,-195.5 12869.5,-201.5 12863.5,-207.5 12857.5,-207.5 12857.5,-207.5 12786.5,-207.5 12786.5,-207.5 12780.5,-207.5 12774.5,-201.5 12774.5,-195.5 12774.5,-195.5 12774.5,-183.5 12774.5,-183.5 12774.5,-177.5 12780.5,-171.5 12786.5,-171.5"/>
<text text-anchor="middle" x="12822" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu01_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu01_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M12669.5,-171.5C12669.5,-171.5 12744.5,-171.5 12744.5,-171.5 12750.5,-171.5 12756.5,-177.5 12756.5,-183.5 12756.5,-183.5 12756.5,-195.5 12756.5,-195.5 12756.5,-201.5 12750.5,-207.5 12744.5,-207.5 12744.5,-207.5 12669.5,-207.5 12669.5,-207.5 12663.5,-207.5 12657.5,-201.5 12657.5,-195.5 12657.5,-195.5 12657.5,-183.5 12657.5,-183.5 12657.5,-177.5 12663.5,-171.5 12669.5,-171.5"/>
<text text-anchor="middle" x="12707" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu01_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu01_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M12597,-171.5C12597,-171.5 12627,-171.5 12627,-171.5 12633,-171.5 12639,-177.5 12639,-183.5 12639,-183.5 12639,-195.5 12639,-195.5 12639,-201.5 12633,-207.5 12627,-207.5 12627,-207.5 12597,-207.5 12597,-207.5 12591,-207.5 12585,-201.5 12585,-195.5 12585,-195.5 12585,-183.5 12585,-183.5 12585,-177.5 12591,-171.5 12597,-171.5"/>
<text text-anchor="middle" x="12612" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu02_icache_port -->
<g id="node32" class="node">
<title>system_cpu02_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M13390,-171.5C13390,-171.5 13452,-171.5 13452,-171.5 13458,-171.5 13464,-177.5 13464,-183.5 13464,-183.5 13464,-195.5 13464,-195.5 13464,-201.5 13458,-207.5 13452,-207.5 13452,-207.5 13390,-207.5 13390,-207.5 13384,-207.5 13378,-201.5 13378,-195.5 13378,-195.5 13378,-183.5 13378,-183.5 13378,-177.5 13384,-171.5 13390,-171.5"/>
<text text-anchor="middle" x="13421" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu02_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu02_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13580.5,-40.5C13580.5,-40.5 13627.5,-40.5 13627.5,-40.5 13633.5,-40.5 13639.5,-46.5 13639.5,-52.5 13639.5,-52.5 13639.5,-64.5 13639.5,-64.5 13639.5,-70.5 13633.5,-76.5 13627.5,-76.5 13627.5,-76.5 13580.5,-76.5 13580.5,-76.5 13574.5,-76.5 13568.5,-70.5 13568.5,-64.5 13568.5,-64.5 13568.5,-52.5 13568.5,-52.5 13568.5,-46.5 13574.5,-40.5 13580.5,-40.5"/>
<text text-anchor="middle" x="13604" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side</title>
<path fill="none" stroke="black" d="M13437.32,-171.48C13446.26,-163.04 13457.96,-153.32 13470,-147 13506.28,-127.97 13525.39,-146.43 13559,-123 13572.56,-113.55 13583.43,-98.63 13591.09,-85.63"/>
<polygon fill="black" stroke="black" points="13594.31,-87.05 13596.1,-76.61 13588.19,-83.66 13594.31,-87.05"/>
</g>
<!-- system_cpu02_dcache_port -->
<g id="node33" class="node">
<title>system_cpu02_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13280.5,-171.5C13280.5,-171.5 13347.5,-171.5 13347.5,-171.5 13353.5,-171.5 13359.5,-177.5 13359.5,-183.5 13359.5,-183.5 13359.5,-195.5 13359.5,-195.5 13359.5,-201.5 13353.5,-207.5 13347.5,-207.5 13347.5,-207.5 13280.5,-207.5 13280.5,-207.5 13274.5,-207.5 13268.5,-201.5 13268.5,-195.5 13268.5,-195.5 13268.5,-183.5 13268.5,-183.5 13268.5,-177.5 13274.5,-171.5 13280.5,-171.5"/>
<text text-anchor="middle" x="13314" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu02_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu02_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13386.5,-40.5C13386.5,-40.5 13433.5,-40.5 13433.5,-40.5 13439.5,-40.5 13445.5,-46.5 13445.5,-52.5 13445.5,-52.5 13445.5,-64.5 13445.5,-64.5 13445.5,-70.5 13439.5,-76.5 13433.5,-76.5 13433.5,-76.5 13386.5,-76.5 13386.5,-76.5 13380.5,-76.5 13374.5,-70.5 13374.5,-64.5 13374.5,-64.5 13374.5,-52.5 13374.5,-52.5 13374.5,-46.5 13380.5,-40.5 13386.5,-40.5"/>
<text text-anchor="middle" x="13410" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M13327.64,-171.42C13338.03,-158.3 13352.62,-139.66 13365,-123 13374.18,-110.64 13384.11,-96.7 13392.29,-85.04"/>
<polygon fill="black" stroke="black" points="13395.31,-86.83 13398.17,-76.63 13389.58,-82.82 13395.31,-86.83"/>
</g>
<!-- system_cpu02_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu02_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13819,-171.5C13819,-171.5 13849,-171.5 13849,-171.5 13855,-171.5 13861,-177.5 13861,-183.5 13861,-183.5 13861,-195.5 13861,-195.5 13861,-201.5 13855,-207.5 13849,-207.5 13849,-207.5 13819,-207.5 13819,-207.5 13813,-207.5 13807,-201.5 13807,-195.5 13807,-195.5 13807,-183.5 13807,-183.5 13807,-177.5 13813,-171.5 13819,-171.5"/>
<text text-anchor="middle" x="13834" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13782.5,-40.5C13782.5,-40.5 13829.5,-40.5 13829.5,-40.5 13835.5,-40.5 13841.5,-46.5 13841.5,-52.5 13841.5,-52.5 13841.5,-64.5 13841.5,-64.5 13841.5,-70.5 13835.5,-76.5 13829.5,-76.5 13829.5,-76.5 13782.5,-76.5 13782.5,-76.5 13776.5,-76.5 13770.5,-70.5 13770.5,-64.5 13770.5,-64.5 13770.5,-52.5 13770.5,-52.5 13770.5,-46.5 13776.5,-40.5 13782.5,-40.5"/>
<text text-anchor="middle" x="13806" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13830.28,-171.37C13825.57,-149.68 13817.41,-112.08 13811.86,-86.51"/>
<polygon fill="black" stroke="black" points="13815.28,-85.73 13809.73,-76.7 13808.43,-87.22 13815.28,-85.73"/>
</g>
<!-- system_cpu02_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu02_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13994,-171.5C13994,-171.5 14024,-171.5 14024,-171.5 14030,-171.5 14036,-177.5 14036,-183.5 14036,-183.5 14036,-195.5 14036,-195.5 14036,-201.5 14030,-207.5 14024,-207.5 14024,-207.5 13994,-207.5 13994,-207.5 13988,-207.5 13982,-201.5 13982,-195.5 13982,-195.5 13982,-183.5 13982,-183.5 13982,-177.5 13988,-171.5 13994,-171.5"/>
<text text-anchor="middle" x="14009" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13980.5,-40.5C13980.5,-40.5 14027.5,-40.5 14027.5,-40.5 14033.5,-40.5 14039.5,-46.5 14039.5,-52.5 14039.5,-52.5 14039.5,-64.5 14039.5,-64.5 14039.5,-70.5 14033.5,-76.5 14027.5,-76.5 14027.5,-76.5 13980.5,-76.5 13980.5,-76.5 13974.5,-76.5 13968.5,-70.5 13968.5,-64.5 13968.5,-64.5 13968.5,-52.5 13968.5,-52.5 13968.5,-46.5 13974.5,-40.5 13980.5,-40.5"/>
<text text-anchor="middle" x="14004" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14008.34,-171.37C14007.5,-149.78 14006.05,-112.41 14005.06,-86.85"/>
<polygon fill="black" stroke="black" points="14008.55,-86.56 14004.67,-76.7 14001.56,-86.83 14008.55,-86.56"/>
</g>
<!-- system_cpu02_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu02_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13482,-40.5C13482,-40.5 13538,-40.5 13538,-40.5 13544,-40.5 13550,-46.5 13550,-52.5 13550,-52.5 13550,-64.5 13550,-64.5 13550,-70.5 13544,-76.5 13538,-76.5 13538,-76.5 13482,-76.5 13482,-76.5 13476,-76.5 13470,-70.5 13470,-64.5 13470,-64.5 13470,-52.5 13470,-52.5 13470,-46.5 13476,-40.5 13482,-40.5"/>
<text text-anchor="middle" x="13510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu02_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13288,-40.5C13288,-40.5 13344,-40.5 13344,-40.5 13350,-40.5 13356,-46.5 13356,-52.5 13356,-52.5 13356,-64.5 13356,-64.5 13356,-70.5 13350,-76.5 13344,-76.5 13344,-76.5 13288,-76.5 13288,-76.5 13282,-76.5 13276,-70.5 13276,-64.5 13276,-64.5 13276,-52.5 13276,-52.5 13276,-46.5 13282,-40.5 13288,-40.5"/>
<text text-anchor="middle" x="13316" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu02_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13684,-40.5C13684,-40.5 13740,-40.5 13740,-40.5 13746,-40.5 13752,-46.5 13752,-52.5 13752,-52.5 13752,-64.5 13752,-64.5 13752,-70.5 13746,-76.5 13740,-76.5 13740,-76.5 13684,-76.5 13684,-76.5 13678,-76.5 13672,-70.5 13672,-64.5 13672,-64.5 13672,-52.5 13672,-52.5 13672,-46.5 13678,-40.5 13684,-40.5"/>
<text text-anchor="middle" x="13712" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13882,-40.5C13882,-40.5 13938,-40.5 13938,-40.5 13944,-40.5 13950,-46.5 13950,-52.5 13950,-52.5 13950,-64.5 13950,-64.5 13950,-70.5 13944,-76.5 13938,-76.5 13938,-76.5 13882,-76.5 13882,-76.5 13876,-76.5 13870,-70.5 13870,-64.5 13870,-64.5 13870,-52.5 13870,-52.5 13870,-46.5 13876,-40.5 13882,-40.5"/>
<text text-anchor="middle" x="13910" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu02_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M13683.5,-171.5C13683.5,-171.5 13754.5,-171.5 13754.5,-171.5 13760.5,-171.5 13766.5,-177.5 13766.5,-183.5 13766.5,-183.5 13766.5,-195.5 13766.5,-195.5 13766.5,-201.5 13760.5,-207.5 13754.5,-207.5 13754.5,-207.5 13683.5,-207.5 13683.5,-207.5 13677.5,-207.5 13671.5,-201.5 13671.5,-195.5 13671.5,-195.5 13671.5,-183.5 13671.5,-183.5 13671.5,-177.5 13677.5,-171.5 13683.5,-171.5"/>
<text text-anchor="middle" x="13719" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu02_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu02_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M13566.5,-171.5C13566.5,-171.5 13641.5,-171.5 13641.5,-171.5 13647.5,-171.5 13653.5,-177.5 13653.5,-183.5 13653.5,-183.5 13653.5,-195.5 13653.5,-195.5 13653.5,-201.5 13647.5,-207.5 13641.5,-207.5 13641.5,-207.5 13566.5,-207.5 13566.5,-207.5 13560.5,-207.5 13554.5,-201.5 13554.5,-195.5 13554.5,-195.5 13554.5,-183.5 13554.5,-183.5 13554.5,-177.5 13560.5,-171.5 13566.5,-171.5"/>
<text text-anchor="middle" x="13604" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu02_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu02_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M13494,-171.5C13494,-171.5 13524,-171.5 13524,-171.5 13530,-171.5 13536,-177.5 13536,-183.5 13536,-183.5 13536,-195.5 13536,-195.5 13536,-201.5 13530,-207.5 13524,-207.5 13524,-207.5 13494,-207.5 13494,-207.5 13488,-207.5 13482,-201.5 13482,-195.5 13482,-195.5 13482,-183.5 13482,-183.5 13482,-177.5 13488,-171.5 13494,-171.5"/>
<text text-anchor="middle" x="13509" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu03_icache_port -->
<g id="node47" class="node">
<title>system_cpu03_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8905,-171.5C8905,-171.5 8967,-171.5 8967,-171.5 8973,-171.5 8979,-177.5 8979,-183.5 8979,-183.5 8979,-195.5 8979,-195.5 8979,-201.5 8973,-207.5 8967,-207.5 8967,-207.5 8905,-207.5 8905,-207.5 8899,-207.5 8893,-201.5 8893,-195.5 8893,-195.5 8893,-183.5 8893,-183.5 8893,-177.5 8899,-171.5 8905,-171.5"/>
<text text-anchor="middle" x="8936" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu03_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu03_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9095.5,-40.5C9095.5,-40.5 9142.5,-40.5 9142.5,-40.5 9148.5,-40.5 9154.5,-46.5 9154.5,-52.5 9154.5,-52.5 9154.5,-64.5 9154.5,-64.5 9154.5,-70.5 9148.5,-76.5 9142.5,-76.5 9142.5,-76.5 9095.5,-76.5 9095.5,-76.5 9089.5,-76.5 9083.5,-70.5 9083.5,-64.5 9083.5,-64.5 9083.5,-52.5 9083.5,-52.5 9083.5,-46.5 9089.5,-40.5 9095.5,-40.5"/>
<text text-anchor="middle" x="9119" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side</title>
<path fill="none" stroke="black" d="M8952.32,-171.48C8961.26,-163.04 8972.96,-153.32 8985,-147 9021.28,-127.97 9040.39,-146.43 9074,-123 9087.56,-113.55 9098.43,-98.63 9106.09,-85.63"/>
<polygon fill="black" stroke="black" points="9109.31,-87.05 9111.1,-76.61 9103.19,-83.66 9109.31,-87.05"/>
</g>
<!-- system_cpu03_dcache_port -->
<g id="node48" class="node">
<title>system_cpu03_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8795.5,-171.5C8795.5,-171.5 8862.5,-171.5 8862.5,-171.5 8868.5,-171.5 8874.5,-177.5 8874.5,-183.5 8874.5,-183.5 8874.5,-195.5 8874.5,-195.5 8874.5,-201.5 8868.5,-207.5 8862.5,-207.5 8862.5,-207.5 8795.5,-207.5 8795.5,-207.5 8789.5,-207.5 8783.5,-201.5 8783.5,-195.5 8783.5,-195.5 8783.5,-183.5 8783.5,-183.5 8783.5,-177.5 8789.5,-171.5 8795.5,-171.5"/>
<text text-anchor="middle" x="8829" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu03_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu03_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8901.5,-40.5C8901.5,-40.5 8948.5,-40.5 8948.5,-40.5 8954.5,-40.5 8960.5,-46.5 8960.5,-52.5 8960.5,-52.5 8960.5,-64.5 8960.5,-64.5 8960.5,-70.5 8954.5,-76.5 8948.5,-76.5 8948.5,-76.5 8901.5,-76.5 8901.5,-76.5 8895.5,-76.5 8889.5,-70.5 8889.5,-64.5 8889.5,-64.5 8889.5,-52.5 8889.5,-52.5 8889.5,-46.5 8895.5,-40.5 8901.5,-40.5"/>
<text text-anchor="middle" x="8925" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M8842.64,-171.42C8853.03,-158.3 8867.62,-139.66 8880,-123 8889.18,-110.64 8899.11,-96.7 8907.29,-85.04"/>
<polygon fill="black" stroke="black" points="8910.31,-86.83 8913.17,-76.63 8904.58,-82.82 8910.31,-86.83"/>
</g>
<!-- system_cpu03_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu03_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9334,-171.5C9334,-171.5 9364,-171.5 9364,-171.5 9370,-171.5 9376,-177.5 9376,-183.5 9376,-183.5 9376,-195.5 9376,-195.5 9376,-201.5 9370,-207.5 9364,-207.5 9364,-207.5 9334,-207.5 9334,-207.5 9328,-207.5 9322,-201.5 9322,-195.5 9322,-195.5 9322,-183.5 9322,-183.5 9322,-177.5 9328,-171.5 9334,-171.5"/>
<text text-anchor="middle" x="9349" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9297.5,-40.5C9297.5,-40.5 9344.5,-40.5 9344.5,-40.5 9350.5,-40.5 9356.5,-46.5 9356.5,-52.5 9356.5,-52.5 9356.5,-64.5 9356.5,-64.5 9356.5,-70.5 9350.5,-76.5 9344.5,-76.5 9344.5,-76.5 9297.5,-76.5 9297.5,-76.5 9291.5,-76.5 9285.5,-70.5 9285.5,-64.5 9285.5,-64.5 9285.5,-52.5 9285.5,-52.5 9285.5,-46.5 9291.5,-40.5 9297.5,-40.5"/>
<text text-anchor="middle" x="9321" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9345.28,-171.37C9340.57,-149.68 9332.41,-112.08 9326.86,-86.51"/>
<polygon fill="black" stroke="black" points="9330.28,-85.73 9324.73,-76.7 9323.43,-87.22 9330.28,-85.73"/>
</g>
<!-- system_cpu03_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu03_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9509,-171.5C9509,-171.5 9539,-171.5 9539,-171.5 9545,-171.5 9551,-177.5 9551,-183.5 9551,-183.5 9551,-195.5 9551,-195.5 9551,-201.5 9545,-207.5 9539,-207.5 9539,-207.5 9509,-207.5 9509,-207.5 9503,-207.5 9497,-201.5 9497,-195.5 9497,-195.5 9497,-183.5 9497,-183.5 9497,-177.5 9503,-171.5 9509,-171.5"/>
<text text-anchor="middle" x="9524" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9495.5,-40.5C9495.5,-40.5 9542.5,-40.5 9542.5,-40.5 9548.5,-40.5 9554.5,-46.5 9554.5,-52.5 9554.5,-52.5 9554.5,-64.5 9554.5,-64.5 9554.5,-70.5 9548.5,-76.5 9542.5,-76.5 9542.5,-76.5 9495.5,-76.5 9495.5,-76.5 9489.5,-76.5 9483.5,-70.5 9483.5,-64.5 9483.5,-64.5 9483.5,-52.5 9483.5,-52.5 9483.5,-46.5 9489.5,-40.5 9495.5,-40.5"/>
<text text-anchor="middle" x="9519" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9523.34,-171.37C9522.5,-149.78 9521.05,-112.41 9520.06,-86.85"/>
<polygon fill="black" stroke="black" points="9523.55,-86.56 9519.67,-76.7 9516.56,-86.83 9523.55,-86.56"/>
</g>
<!-- system_cpu03_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu03_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8997,-40.5C8997,-40.5 9053,-40.5 9053,-40.5 9059,-40.5 9065,-46.5 9065,-52.5 9065,-52.5 9065,-64.5 9065,-64.5 9065,-70.5 9059,-76.5 9053,-76.5 9053,-76.5 8997,-76.5 8997,-76.5 8991,-76.5 8985,-70.5 8985,-64.5 8985,-64.5 8985,-52.5 8985,-52.5 8985,-46.5 8991,-40.5 8997,-40.5"/>
<text text-anchor="middle" x="9025" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu03_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8803,-40.5C8803,-40.5 8859,-40.5 8859,-40.5 8865,-40.5 8871,-46.5 8871,-52.5 8871,-52.5 8871,-64.5 8871,-64.5 8871,-70.5 8865,-76.5 8859,-76.5 8859,-76.5 8803,-76.5 8803,-76.5 8797,-76.5 8791,-70.5 8791,-64.5 8791,-64.5 8791,-52.5 8791,-52.5 8791,-46.5 8797,-40.5 8803,-40.5"/>
<text text-anchor="middle" x="8831" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu03_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9199,-40.5C9199,-40.5 9255,-40.5 9255,-40.5 9261,-40.5 9267,-46.5 9267,-52.5 9267,-52.5 9267,-64.5 9267,-64.5 9267,-70.5 9261,-76.5 9255,-76.5 9255,-76.5 9199,-76.5 9199,-76.5 9193,-76.5 9187,-70.5 9187,-64.5 9187,-64.5 9187,-52.5 9187,-52.5 9187,-46.5 9193,-40.5 9199,-40.5"/>
<text text-anchor="middle" x="9227" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9397,-40.5C9397,-40.5 9453,-40.5 9453,-40.5 9459,-40.5 9465,-46.5 9465,-52.5 9465,-52.5 9465,-64.5 9465,-64.5 9465,-70.5 9459,-76.5 9453,-76.5 9453,-76.5 9397,-76.5 9397,-76.5 9391,-76.5 9385,-70.5 9385,-64.5 9385,-64.5 9385,-52.5 9385,-52.5 9385,-46.5 9391,-40.5 9397,-40.5"/>
<text text-anchor="middle" x="9425" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu03_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9198.5,-171.5C9198.5,-171.5 9269.5,-171.5 9269.5,-171.5 9275.5,-171.5 9281.5,-177.5 9281.5,-183.5 9281.5,-183.5 9281.5,-195.5 9281.5,-195.5 9281.5,-201.5 9275.5,-207.5 9269.5,-207.5 9269.5,-207.5 9198.5,-207.5 9198.5,-207.5 9192.5,-207.5 9186.5,-201.5 9186.5,-195.5 9186.5,-195.5 9186.5,-183.5 9186.5,-183.5 9186.5,-177.5 9192.5,-171.5 9198.5,-171.5"/>
<text text-anchor="middle" x="9234" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu03_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu03_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9081.5,-171.5C9081.5,-171.5 9156.5,-171.5 9156.5,-171.5 9162.5,-171.5 9168.5,-177.5 9168.5,-183.5 9168.5,-183.5 9168.5,-195.5 9168.5,-195.5 9168.5,-201.5 9162.5,-207.5 9156.5,-207.5 9156.5,-207.5 9081.5,-207.5 9081.5,-207.5 9075.5,-207.5 9069.5,-201.5 9069.5,-195.5 9069.5,-195.5 9069.5,-183.5 9069.5,-183.5 9069.5,-177.5 9075.5,-171.5 9081.5,-171.5"/>
<text text-anchor="middle" x="9119" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu03_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu03_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9009,-171.5C9009,-171.5 9039,-171.5 9039,-171.5 9045,-171.5 9051,-177.5 9051,-183.5 9051,-183.5 9051,-195.5 9051,-195.5 9051,-201.5 9045,-207.5 9039,-207.5 9039,-207.5 9009,-207.5 9009,-207.5 9003,-207.5 8997,-201.5 8997,-195.5 8997,-195.5 8997,-183.5 8997,-183.5 8997,-177.5 9003,-171.5 9009,-171.5"/>
<text text-anchor="middle" x="9024" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu04_icache_port -->
<g id="node62" class="node">
<title>system_cpu04_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9802,-171.5C9802,-171.5 9864,-171.5 9864,-171.5 9870,-171.5 9876,-177.5 9876,-183.5 9876,-183.5 9876,-195.5 9876,-195.5 9876,-201.5 9870,-207.5 9864,-207.5 9864,-207.5 9802,-207.5 9802,-207.5 9796,-207.5 9790,-201.5 9790,-195.5 9790,-195.5 9790,-183.5 9790,-183.5 9790,-177.5 9796,-171.5 9802,-171.5"/>
<text text-anchor="middle" x="9833" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu04_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu04_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9992.5,-40.5C9992.5,-40.5 10039.5,-40.5 10039.5,-40.5 10045.5,-40.5 10051.5,-46.5 10051.5,-52.5 10051.5,-52.5 10051.5,-64.5 10051.5,-64.5 10051.5,-70.5 10045.5,-76.5 10039.5,-76.5 10039.5,-76.5 9992.5,-76.5 9992.5,-76.5 9986.5,-76.5 9980.5,-70.5 9980.5,-64.5 9980.5,-64.5 9980.5,-52.5 9980.5,-52.5 9980.5,-46.5 9986.5,-40.5 9992.5,-40.5"/>
<text text-anchor="middle" x="10016" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side</title>
<path fill="none" stroke="black" d="M9849.32,-171.48C9858.26,-163.04 9869.96,-153.32 9882,-147 9918.28,-127.97 9937.39,-146.43 9971,-123 9984.56,-113.55 9995.43,-98.63 10003.09,-85.63"/>
<polygon fill="black" stroke="black" points="10006.31,-87.05 10008.1,-76.61 10000.19,-83.66 10006.31,-87.05"/>
</g>
<!-- system_cpu04_dcache_port -->
<g id="node63" class="node">
<title>system_cpu04_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9692.5,-171.5C9692.5,-171.5 9759.5,-171.5 9759.5,-171.5 9765.5,-171.5 9771.5,-177.5 9771.5,-183.5 9771.5,-183.5 9771.5,-195.5 9771.5,-195.5 9771.5,-201.5 9765.5,-207.5 9759.5,-207.5 9759.5,-207.5 9692.5,-207.5 9692.5,-207.5 9686.5,-207.5 9680.5,-201.5 9680.5,-195.5 9680.5,-195.5 9680.5,-183.5 9680.5,-183.5 9680.5,-177.5 9686.5,-171.5 9692.5,-171.5"/>
<text text-anchor="middle" x="9726" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu04_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu04_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9798.5,-40.5C9798.5,-40.5 9845.5,-40.5 9845.5,-40.5 9851.5,-40.5 9857.5,-46.5 9857.5,-52.5 9857.5,-52.5 9857.5,-64.5 9857.5,-64.5 9857.5,-70.5 9851.5,-76.5 9845.5,-76.5 9845.5,-76.5 9798.5,-76.5 9798.5,-76.5 9792.5,-76.5 9786.5,-70.5 9786.5,-64.5 9786.5,-64.5 9786.5,-52.5 9786.5,-52.5 9786.5,-46.5 9792.5,-40.5 9798.5,-40.5"/>
<text text-anchor="middle" x="9822" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M9739.64,-171.42C9750.03,-158.3 9764.62,-139.66 9777,-123 9786.18,-110.64 9796.11,-96.7 9804.29,-85.04"/>
<polygon fill="black" stroke="black" points="9807.31,-86.83 9810.17,-76.63 9801.58,-82.82 9807.31,-86.83"/>
</g>
<!-- system_cpu04_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu04_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10231,-171.5C10231,-171.5 10261,-171.5 10261,-171.5 10267,-171.5 10273,-177.5 10273,-183.5 10273,-183.5 10273,-195.5 10273,-195.5 10273,-201.5 10267,-207.5 10261,-207.5 10261,-207.5 10231,-207.5 10231,-207.5 10225,-207.5 10219,-201.5 10219,-195.5 10219,-195.5 10219,-183.5 10219,-183.5 10219,-177.5 10225,-171.5 10231,-171.5"/>
<text text-anchor="middle" x="10246" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10194.5,-40.5C10194.5,-40.5 10241.5,-40.5 10241.5,-40.5 10247.5,-40.5 10253.5,-46.5 10253.5,-52.5 10253.5,-52.5 10253.5,-64.5 10253.5,-64.5 10253.5,-70.5 10247.5,-76.5 10241.5,-76.5 10241.5,-76.5 10194.5,-76.5 10194.5,-76.5 10188.5,-76.5 10182.5,-70.5 10182.5,-64.5 10182.5,-64.5 10182.5,-52.5 10182.5,-52.5 10182.5,-46.5 10188.5,-40.5 10194.5,-40.5"/>
<text text-anchor="middle" x="10218" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10242.28,-171.37C10237.57,-149.68 10229.41,-112.08 10223.86,-86.51"/>
<polygon fill="black" stroke="black" points="10227.28,-85.73 10221.73,-76.7 10220.43,-87.22 10227.28,-85.73"/>
</g>
<!-- system_cpu04_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu04_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10406,-171.5C10406,-171.5 10436,-171.5 10436,-171.5 10442,-171.5 10448,-177.5 10448,-183.5 10448,-183.5 10448,-195.5 10448,-195.5 10448,-201.5 10442,-207.5 10436,-207.5 10436,-207.5 10406,-207.5 10406,-207.5 10400,-207.5 10394,-201.5 10394,-195.5 10394,-195.5 10394,-183.5 10394,-183.5 10394,-177.5 10400,-171.5 10406,-171.5"/>
<text text-anchor="middle" x="10421" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10392.5,-40.5C10392.5,-40.5 10439.5,-40.5 10439.5,-40.5 10445.5,-40.5 10451.5,-46.5 10451.5,-52.5 10451.5,-52.5 10451.5,-64.5 10451.5,-64.5 10451.5,-70.5 10445.5,-76.5 10439.5,-76.5 10439.5,-76.5 10392.5,-76.5 10392.5,-76.5 10386.5,-76.5 10380.5,-70.5 10380.5,-64.5 10380.5,-64.5 10380.5,-52.5 10380.5,-52.5 10380.5,-46.5 10386.5,-40.5 10392.5,-40.5"/>
<text text-anchor="middle" x="10416" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10420.34,-171.37C10419.5,-149.78 10418.05,-112.41 10417.06,-86.85"/>
<polygon fill="black" stroke="black" points="10420.55,-86.56 10416.67,-76.7 10413.56,-86.83 10420.55,-86.56"/>
</g>
<!-- system_cpu04_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu04_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9894,-40.5C9894,-40.5 9950,-40.5 9950,-40.5 9956,-40.5 9962,-46.5 9962,-52.5 9962,-52.5 9962,-64.5 9962,-64.5 9962,-70.5 9956,-76.5 9950,-76.5 9950,-76.5 9894,-76.5 9894,-76.5 9888,-76.5 9882,-70.5 9882,-64.5 9882,-64.5 9882,-52.5 9882,-52.5 9882,-46.5 9888,-40.5 9894,-40.5"/>
<text text-anchor="middle" x="9922" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu04_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9700,-40.5C9700,-40.5 9756,-40.5 9756,-40.5 9762,-40.5 9768,-46.5 9768,-52.5 9768,-52.5 9768,-64.5 9768,-64.5 9768,-70.5 9762,-76.5 9756,-76.5 9756,-76.5 9700,-76.5 9700,-76.5 9694,-76.5 9688,-70.5 9688,-64.5 9688,-64.5 9688,-52.5 9688,-52.5 9688,-46.5 9694,-40.5 9700,-40.5"/>
<text text-anchor="middle" x="9728" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu04_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10096,-40.5C10096,-40.5 10152,-40.5 10152,-40.5 10158,-40.5 10164,-46.5 10164,-52.5 10164,-52.5 10164,-64.5 10164,-64.5 10164,-70.5 10158,-76.5 10152,-76.5 10152,-76.5 10096,-76.5 10096,-76.5 10090,-76.5 10084,-70.5 10084,-64.5 10084,-64.5 10084,-52.5 10084,-52.5 10084,-46.5 10090,-40.5 10096,-40.5"/>
<text text-anchor="middle" x="10124" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10294,-40.5C10294,-40.5 10350,-40.5 10350,-40.5 10356,-40.5 10362,-46.5 10362,-52.5 10362,-52.5 10362,-64.5 10362,-64.5 10362,-70.5 10356,-76.5 10350,-76.5 10350,-76.5 10294,-76.5 10294,-76.5 10288,-76.5 10282,-70.5 10282,-64.5 10282,-64.5 10282,-52.5 10282,-52.5 10282,-46.5 10288,-40.5 10294,-40.5"/>
<text text-anchor="middle" x="10322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu04_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10095.5,-171.5C10095.5,-171.5 10166.5,-171.5 10166.5,-171.5 10172.5,-171.5 10178.5,-177.5 10178.5,-183.5 10178.5,-183.5 10178.5,-195.5 10178.5,-195.5 10178.5,-201.5 10172.5,-207.5 10166.5,-207.5 10166.5,-207.5 10095.5,-207.5 10095.5,-207.5 10089.5,-207.5 10083.5,-201.5 10083.5,-195.5 10083.5,-195.5 10083.5,-183.5 10083.5,-183.5 10083.5,-177.5 10089.5,-171.5 10095.5,-171.5"/>
<text text-anchor="middle" x="10131" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu04_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu04_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9978.5,-171.5C9978.5,-171.5 10053.5,-171.5 10053.5,-171.5 10059.5,-171.5 10065.5,-177.5 10065.5,-183.5 10065.5,-183.5 10065.5,-195.5 10065.5,-195.5 10065.5,-201.5 10059.5,-207.5 10053.5,-207.5 10053.5,-207.5 9978.5,-207.5 9978.5,-207.5 9972.5,-207.5 9966.5,-201.5 9966.5,-195.5 9966.5,-195.5 9966.5,-183.5 9966.5,-183.5 9966.5,-177.5 9972.5,-171.5 9978.5,-171.5"/>
<text text-anchor="middle" x="10016" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu04_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu04_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9906,-171.5C9906,-171.5 9936,-171.5 9936,-171.5 9942,-171.5 9948,-177.5 9948,-183.5 9948,-183.5 9948,-195.5 9948,-195.5 9948,-201.5 9942,-207.5 9936,-207.5 9936,-207.5 9906,-207.5 9906,-207.5 9900,-207.5 9894,-201.5 9894,-195.5 9894,-195.5 9894,-183.5 9894,-183.5 9894,-177.5 9900,-171.5 9906,-171.5"/>
<text text-anchor="middle" x="9921" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu05_icache_port -->
<g id="node77" class="node">
<title>system_cpu05_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10699,-171.5C10699,-171.5 10761,-171.5 10761,-171.5 10767,-171.5 10773,-177.5 10773,-183.5 10773,-183.5 10773,-195.5 10773,-195.5 10773,-201.5 10767,-207.5 10761,-207.5 10761,-207.5 10699,-207.5 10699,-207.5 10693,-207.5 10687,-201.5 10687,-195.5 10687,-195.5 10687,-183.5 10687,-183.5 10687,-177.5 10693,-171.5 10699,-171.5"/>
<text text-anchor="middle" x="10730" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu05_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu05_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10889.5,-40.5C10889.5,-40.5 10936.5,-40.5 10936.5,-40.5 10942.5,-40.5 10948.5,-46.5 10948.5,-52.5 10948.5,-52.5 10948.5,-64.5 10948.5,-64.5 10948.5,-70.5 10942.5,-76.5 10936.5,-76.5 10936.5,-76.5 10889.5,-76.5 10889.5,-76.5 10883.5,-76.5 10877.5,-70.5 10877.5,-64.5 10877.5,-64.5 10877.5,-52.5 10877.5,-52.5 10877.5,-46.5 10883.5,-40.5 10889.5,-40.5"/>
<text text-anchor="middle" x="10913" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side</title>
<path fill="none" stroke="black" d="M10746.32,-171.48C10755.26,-163.04 10766.96,-153.32 10779,-147 10815.28,-127.97 10834.39,-146.43 10868,-123 10881.56,-113.55 10892.43,-98.63 10900.09,-85.63"/>
<polygon fill="black" stroke="black" points="10903.31,-87.05 10905.1,-76.61 10897.19,-83.66 10903.31,-87.05"/>
</g>
<!-- system_cpu05_dcache_port -->
<g id="node78" class="node">
<title>system_cpu05_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10589.5,-171.5C10589.5,-171.5 10656.5,-171.5 10656.5,-171.5 10662.5,-171.5 10668.5,-177.5 10668.5,-183.5 10668.5,-183.5 10668.5,-195.5 10668.5,-195.5 10668.5,-201.5 10662.5,-207.5 10656.5,-207.5 10656.5,-207.5 10589.5,-207.5 10589.5,-207.5 10583.5,-207.5 10577.5,-201.5 10577.5,-195.5 10577.5,-195.5 10577.5,-183.5 10577.5,-183.5 10577.5,-177.5 10583.5,-171.5 10589.5,-171.5"/>
<text text-anchor="middle" x="10623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu05_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu05_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10695.5,-40.5C10695.5,-40.5 10742.5,-40.5 10742.5,-40.5 10748.5,-40.5 10754.5,-46.5 10754.5,-52.5 10754.5,-52.5 10754.5,-64.5 10754.5,-64.5 10754.5,-70.5 10748.5,-76.5 10742.5,-76.5 10742.5,-76.5 10695.5,-76.5 10695.5,-76.5 10689.5,-76.5 10683.5,-70.5 10683.5,-64.5 10683.5,-64.5 10683.5,-52.5 10683.5,-52.5 10683.5,-46.5 10689.5,-40.5 10695.5,-40.5"/>
<text text-anchor="middle" x="10719" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M10636.64,-171.42C10647.03,-158.3 10661.62,-139.66 10674,-123 10683.18,-110.64 10693.11,-96.7 10701.29,-85.04"/>
<polygon fill="black" stroke="black" points="10704.31,-86.83 10707.17,-76.63 10698.58,-82.82 10704.31,-86.83"/>
</g>
<!-- system_cpu05_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu05_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11128,-171.5C11128,-171.5 11158,-171.5 11158,-171.5 11164,-171.5 11170,-177.5 11170,-183.5 11170,-183.5 11170,-195.5 11170,-195.5 11170,-201.5 11164,-207.5 11158,-207.5 11158,-207.5 11128,-207.5 11128,-207.5 11122,-207.5 11116,-201.5 11116,-195.5 11116,-195.5 11116,-183.5 11116,-183.5 11116,-177.5 11122,-171.5 11128,-171.5"/>
<text text-anchor="middle" x="11143" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11091.5,-40.5C11091.5,-40.5 11138.5,-40.5 11138.5,-40.5 11144.5,-40.5 11150.5,-46.5 11150.5,-52.5 11150.5,-52.5 11150.5,-64.5 11150.5,-64.5 11150.5,-70.5 11144.5,-76.5 11138.5,-76.5 11138.5,-76.5 11091.5,-76.5 11091.5,-76.5 11085.5,-76.5 11079.5,-70.5 11079.5,-64.5 11079.5,-64.5 11079.5,-52.5 11079.5,-52.5 11079.5,-46.5 11085.5,-40.5 11091.5,-40.5"/>
<text text-anchor="middle" x="11115" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11139.28,-171.37C11134.57,-149.68 11126.41,-112.08 11120.86,-86.51"/>
<polygon fill="black" stroke="black" points="11124.28,-85.73 11118.73,-76.7 11117.43,-87.22 11124.28,-85.73"/>
</g>
<!-- system_cpu05_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu05_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11303,-171.5C11303,-171.5 11333,-171.5 11333,-171.5 11339,-171.5 11345,-177.5 11345,-183.5 11345,-183.5 11345,-195.5 11345,-195.5 11345,-201.5 11339,-207.5 11333,-207.5 11333,-207.5 11303,-207.5 11303,-207.5 11297,-207.5 11291,-201.5 11291,-195.5 11291,-195.5 11291,-183.5 11291,-183.5 11291,-177.5 11297,-171.5 11303,-171.5"/>
<text text-anchor="middle" x="11318" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11289.5,-40.5C11289.5,-40.5 11336.5,-40.5 11336.5,-40.5 11342.5,-40.5 11348.5,-46.5 11348.5,-52.5 11348.5,-52.5 11348.5,-64.5 11348.5,-64.5 11348.5,-70.5 11342.5,-76.5 11336.5,-76.5 11336.5,-76.5 11289.5,-76.5 11289.5,-76.5 11283.5,-76.5 11277.5,-70.5 11277.5,-64.5 11277.5,-64.5 11277.5,-52.5 11277.5,-52.5 11277.5,-46.5 11283.5,-40.5 11289.5,-40.5"/>
<text text-anchor="middle" x="11313" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11317.34,-171.37C11316.5,-149.78 11315.05,-112.41 11314.06,-86.85"/>
<polygon fill="black" stroke="black" points="11317.55,-86.56 11313.67,-76.7 11310.56,-86.83 11317.55,-86.56"/>
</g>
<!-- system_cpu05_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu05_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10791,-40.5C10791,-40.5 10847,-40.5 10847,-40.5 10853,-40.5 10859,-46.5 10859,-52.5 10859,-52.5 10859,-64.5 10859,-64.5 10859,-70.5 10853,-76.5 10847,-76.5 10847,-76.5 10791,-76.5 10791,-76.5 10785,-76.5 10779,-70.5 10779,-64.5 10779,-64.5 10779,-52.5 10779,-52.5 10779,-46.5 10785,-40.5 10791,-40.5"/>
<text text-anchor="middle" x="10819" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu05_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10597,-40.5C10597,-40.5 10653,-40.5 10653,-40.5 10659,-40.5 10665,-46.5 10665,-52.5 10665,-52.5 10665,-64.5 10665,-64.5 10665,-70.5 10659,-76.5 10653,-76.5 10653,-76.5 10597,-76.5 10597,-76.5 10591,-76.5 10585,-70.5 10585,-64.5 10585,-64.5 10585,-52.5 10585,-52.5 10585,-46.5 10591,-40.5 10597,-40.5"/>
<text text-anchor="middle" x="10625" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu05_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10993,-40.5C10993,-40.5 11049,-40.5 11049,-40.5 11055,-40.5 11061,-46.5 11061,-52.5 11061,-52.5 11061,-64.5 11061,-64.5 11061,-70.5 11055,-76.5 11049,-76.5 11049,-76.5 10993,-76.5 10993,-76.5 10987,-76.5 10981,-70.5 10981,-64.5 10981,-64.5 10981,-52.5 10981,-52.5 10981,-46.5 10987,-40.5 10993,-40.5"/>
<text text-anchor="middle" x="11021" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11191,-40.5C11191,-40.5 11247,-40.5 11247,-40.5 11253,-40.5 11259,-46.5 11259,-52.5 11259,-52.5 11259,-64.5 11259,-64.5 11259,-70.5 11253,-76.5 11247,-76.5 11247,-76.5 11191,-76.5 11191,-76.5 11185,-76.5 11179,-70.5 11179,-64.5 11179,-64.5 11179,-52.5 11179,-52.5 11179,-46.5 11185,-40.5 11191,-40.5"/>
<text text-anchor="middle" x="11219" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu05_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10992.5,-171.5C10992.5,-171.5 11063.5,-171.5 11063.5,-171.5 11069.5,-171.5 11075.5,-177.5 11075.5,-183.5 11075.5,-183.5 11075.5,-195.5 11075.5,-195.5 11075.5,-201.5 11069.5,-207.5 11063.5,-207.5 11063.5,-207.5 10992.5,-207.5 10992.5,-207.5 10986.5,-207.5 10980.5,-201.5 10980.5,-195.5 10980.5,-195.5 10980.5,-183.5 10980.5,-183.5 10980.5,-177.5 10986.5,-171.5 10992.5,-171.5"/>
<text text-anchor="middle" x="11028" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu05_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu05_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10875.5,-171.5C10875.5,-171.5 10950.5,-171.5 10950.5,-171.5 10956.5,-171.5 10962.5,-177.5 10962.5,-183.5 10962.5,-183.5 10962.5,-195.5 10962.5,-195.5 10962.5,-201.5 10956.5,-207.5 10950.5,-207.5 10950.5,-207.5 10875.5,-207.5 10875.5,-207.5 10869.5,-207.5 10863.5,-201.5 10863.5,-195.5 10863.5,-195.5 10863.5,-183.5 10863.5,-183.5 10863.5,-177.5 10869.5,-171.5 10875.5,-171.5"/>
<text text-anchor="middle" x="10913" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu05_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu05_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10803,-171.5C10803,-171.5 10833,-171.5 10833,-171.5 10839,-171.5 10845,-177.5 10845,-183.5 10845,-183.5 10845,-195.5 10845,-195.5 10845,-201.5 10839,-207.5 10833,-207.5 10833,-207.5 10803,-207.5 10803,-207.5 10797,-207.5 10791,-201.5 10791,-195.5 10791,-195.5 10791,-183.5 10791,-183.5 10791,-177.5 10797,-171.5 10803,-171.5"/>
<text text-anchor="middle" x="10818" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu06_icache_port -->
<g id="node92" class="node">
<title>system_cpu06_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11596,-171.5C11596,-171.5 11658,-171.5 11658,-171.5 11664,-171.5 11670,-177.5 11670,-183.5 11670,-183.5 11670,-195.5 11670,-195.5 11670,-201.5 11664,-207.5 11658,-207.5 11658,-207.5 11596,-207.5 11596,-207.5 11590,-207.5 11584,-201.5 11584,-195.5 11584,-195.5 11584,-183.5 11584,-183.5 11584,-177.5 11590,-171.5 11596,-171.5"/>
<text text-anchor="middle" x="11627" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu06_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu06_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11786.5,-40.5C11786.5,-40.5 11833.5,-40.5 11833.5,-40.5 11839.5,-40.5 11845.5,-46.5 11845.5,-52.5 11845.5,-52.5 11845.5,-64.5 11845.5,-64.5 11845.5,-70.5 11839.5,-76.5 11833.5,-76.5 11833.5,-76.5 11786.5,-76.5 11786.5,-76.5 11780.5,-76.5 11774.5,-70.5 11774.5,-64.5 11774.5,-64.5 11774.5,-52.5 11774.5,-52.5 11774.5,-46.5 11780.5,-40.5 11786.5,-40.5"/>
<text text-anchor="middle" x="11810" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side</title>
<path fill="none" stroke="black" d="M11643.32,-171.48C11652.26,-163.04 11663.96,-153.32 11676,-147 11712.28,-127.97 11731.39,-146.43 11765,-123 11778.56,-113.55 11789.43,-98.63 11797.09,-85.63"/>
<polygon fill="black" stroke="black" points="11800.31,-87.05 11802.1,-76.61 11794.19,-83.66 11800.31,-87.05"/>
</g>
<!-- system_cpu06_dcache_port -->
<g id="node93" class="node">
<title>system_cpu06_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11486.5,-171.5C11486.5,-171.5 11553.5,-171.5 11553.5,-171.5 11559.5,-171.5 11565.5,-177.5 11565.5,-183.5 11565.5,-183.5 11565.5,-195.5 11565.5,-195.5 11565.5,-201.5 11559.5,-207.5 11553.5,-207.5 11553.5,-207.5 11486.5,-207.5 11486.5,-207.5 11480.5,-207.5 11474.5,-201.5 11474.5,-195.5 11474.5,-195.5 11474.5,-183.5 11474.5,-183.5 11474.5,-177.5 11480.5,-171.5 11486.5,-171.5"/>
<text text-anchor="middle" x="11520" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu06_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu06_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11592.5,-40.5C11592.5,-40.5 11639.5,-40.5 11639.5,-40.5 11645.5,-40.5 11651.5,-46.5 11651.5,-52.5 11651.5,-52.5 11651.5,-64.5 11651.5,-64.5 11651.5,-70.5 11645.5,-76.5 11639.5,-76.5 11639.5,-76.5 11592.5,-76.5 11592.5,-76.5 11586.5,-76.5 11580.5,-70.5 11580.5,-64.5 11580.5,-64.5 11580.5,-52.5 11580.5,-52.5 11580.5,-46.5 11586.5,-40.5 11592.5,-40.5"/>
<text text-anchor="middle" x="11616" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M11533.64,-171.42C11544.03,-158.3 11558.62,-139.66 11571,-123 11580.18,-110.64 11590.11,-96.7 11598.29,-85.04"/>
<polygon fill="black" stroke="black" points="11601.31,-86.83 11604.17,-76.63 11595.58,-82.82 11601.31,-86.83"/>
</g>
<!-- system_cpu06_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu06_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12025,-171.5C12025,-171.5 12055,-171.5 12055,-171.5 12061,-171.5 12067,-177.5 12067,-183.5 12067,-183.5 12067,-195.5 12067,-195.5 12067,-201.5 12061,-207.5 12055,-207.5 12055,-207.5 12025,-207.5 12025,-207.5 12019,-207.5 12013,-201.5 12013,-195.5 12013,-195.5 12013,-183.5 12013,-183.5 12013,-177.5 12019,-171.5 12025,-171.5"/>
<text text-anchor="middle" x="12040" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11988.5,-40.5C11988.5,-40.5 12035.5,-40.5 12035.5,-40.5 12041.5,-40.5 12047.5,-46.5 12047.5,-52.5 12047.5,-52.5 12047.5,-64.5 12047.5,-64.5 12047.5,-70.5 12041.5,-76.5 12035.5,-76.5 12035.5,-76.5 11988.5,-76.5 11988.5,-76.5 11982.5,-76.5 11976.5,-70.5 11976.5,-64.5 11976.5,-64.5 11976.5,-52.5 11976.5,-52.5 11976.5,-46.5 11982.5,-40.5 11988.5,-40.5"/>
<text text-anchor="middle" x="12012" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12036.28,-171.37C12031.57,-149.68 12023.41,-112.08 12017.86,-86.51"/>
<polygon fill="black" stroke="black" points="12021.28,-85.73 12015.73,-76.7 12014.43,-87.22 12021.28,-85.73"/>
</g>
<!-- system_cpu06_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu06_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12200,-171.5C12200,-171.5 12230,-171.5 12230,-171.5 12236,-171.5 12242,-177.5 12242,-183.5 12242,-183.5 12242,-195.5 12242,-195.5 12242,-201.5 12236,-207.5 12230,-207.5 12230,-207.5 12200,-207.5 12200,-207.5 12194,-207.5 12188,-201.5 12188,-195.5 12188,-195.5 12188,-183.5 12188,-183.5 12188,-177.5 12194,-171.5 12200,-171.5"/>
<text text-anchor="middle" x="12215" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12186.5,-40.5C12186.5,-40.5 12233.5,-40.5 12233.5,-40.5 12239.5,-40.5 12245.5,-46.5 12245.5,-52.5 12245.5,-52.5 12245.5,-64.5 12245.5,-64.5 12245.5,-70.5 12239.5,-76.5 12233.5,-76.5 12233.5,-76.5 12186.5,-76.5 12186.5,-76.5 12180.5,-76.5 12174.5,-70.5 12174.5,-64.5 12174.5,-64.5 12174.5,-52.5 12174.5,-52.5 12174.5,-46.5 12180.5,-40.5 12186.5,-40.5"/>
<text text-anchor="middle" x="12210" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12214.34,-171.37C12213.5,-149.78 12212.05,-112.41 12211.06,-86.85"/>
<polygon fill="black" stroke="black" points="12214.55,-86.56 12210.67,-76.7 12207.56,-86.83 12214.55,-86.56"/>
</g>
<!-- system_cpu06_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu06_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11688,-40.5C11688,-40.5 11744,-40.5 11744,-40.5 11750,-40.5 11756,-46.5 11756,-52.5 11756,-52.5 11756,-64.5 11756,-64.5 11756,-70.5 11750,-76.5 11744,-76.5 11744,-76.5 11688,-76.5 11688,-76.5 11682,-76.5 11676,-70.5 11676,-64.5 11676,-64.5 11676,-52.5 11676,-52.5 11676,-46.5 11682,-40.5 11688,-40.5"/>
<text text-anchor="middle" x="11716" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu06_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11494,-40.5C11494,-40.5 11550,-40.5 11550,-40.5 11556,-40.5 11562,-46.5 11562,-52.5 11562,-52.5 11562,-64.5 11562,-64.5 11562,-70.5 11556,-76.5 11550,-76.5 11550,-76.5 11494,-76.5 11494,-76.5 11488,-76.5 11482,-70.5 11482,-64.5 11482,-64.5 11482,-52.5 11482,-52.5 11482,-46.5 11488,-40.5 11494,-40.5"/>
<text text-anchor="middle" x="11522" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu06_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11890,-40.5C11890,-40.5 11946,-40.5 11946,-40.5 11952,-40.5 11958,-46.5 11958,-52.5 11958,-52.5 11958,-64.5 11958,-64.5 11958,-70.5 11952,-76.5 11946,-76.5 11946,-76.5 11890,-76.5 11890,-76.5 11884,-76.5 11878,-70.5 11878,-64.5 11878,-64.5 11878,-52.5 11878,-52.5 11878,-46.5 11884,-40.5 11890,-40.5"/>
<text text-anchor="middle" x="11918" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12088,-40.5C12088,-40.5 12144,-40.5 12144,-40.5 12150,-40.5 12156,-46.5 12156,-52.5 12156,-52.5 12156,-64.5 12156,-64.5 12156,-70.5 12150,-76.5 12144,-76.5 12144,-76.5 12088,-76.5 12088,-76.5 12082,-76.5 12076,-70.5 12076,-64.5 12076,-64.5 12076,-52.5 12076,-52.5 12076,-46.5 12082,-40.5 12088,-40.5"/>
<text text-anchor="middle" x="12116" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu06_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11889.5,-171.5C11889.5,-171.5 11960.5,-171.5 11960.5,-171.5 11966.5,-171.5 11972.5,-177.5 11972.5,-183.5 11972.5,-183.5 11972.5,-195.5 11972.5,-195.5 11972.5,-201.5 11966.5,-207.5 11960.5,-207.5 11960.5,-207.5 11889.5,-207.5 11889.5,-207.5 11883.5,-207.5 11877.5,-201.5 11877.5,-195.5 11877.5,-195.5 11877.5,-183.5 11877.5,-183.5 11877.5,-177.5 11883.5,-171.5 11889.5,-171.5"/>
<text text-anchor="middle" x="11925" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu06_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu06_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11772.5,-171.5C11772.5,-171.5 11847.5,-171.5 11847.5,-171.5 11853.5,-171.5 11859.5,-177.5 11859.5,-183.5 11859.5,-183.5 11859.5,-195.5 11859.5,-195.5 11859.5,-201.5 11853.5,-207.5 11847.5,-207.5 11847.5,-207.5 11772.5,-207.5 11772.5,-207.5 11766.5,-207.5 11760.5,-201.5 11760.5,-195.5 11760.5,-195.5 11760.5,-183.5 11760.5,-183.5 11760.5,-177.5 11766.5,-171.5 11772.5,-171.5"/>
<text text-anchor="middle" x="11810" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu06_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu06_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11700,-171.5C11700,-171.5 11730,-171.5 11730,-171.5 11736,-171.5 11742,-177.5 11742,-183.5 11742,-183.5 11742,-195.5 11742,-195.5 11742,-201.5 11736,-207.5 11730,-207.5 11730,-207.5 11700,-207.5 11700,-207.5 11694,-207.5 11688,-201.5 11688,-195.5 11688,-195.5 11688,-183.5 11688,-183.5 11688,-177.5 11694,-171.5 11700,-171.5"/>
<text text-anchor="middle" x="11715" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu07_icache_port -->
<g id="node107" class="node">
<title>system_cpu07_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5049,-171.5C5049,-171.5 5111,-171.5 5111,-171.5 5117,-171.5 5123,-177.5 5123,-183.5 5123,-183.5 5123,-195.5 5123,-195.5 5123,-201.5 5117,-207.5 5111,-207.5 5111,-207.5 5049,-207.5 5049,-207.5 5043,-207.5 5037,-201.5 5037,-195.5 5037,-195.5 5037,-183.5 5037,-183.5 5037,-177.5 5043,-171.5 5049,-171.5"/>
<text text-anchor="middle" x="5080" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu07_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu07_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5220.5,-40.5C5220.5,-40.5 5267.5,-40.5 5267.5,-40.5 5273.5,-40.5 5279.5,-46.5 5279.5,-52.5 5279.5,-52.5 5279.5,-64.5 5279.5,-64.5 5279.5,-70.5 5273.5,-76.5 5267.5,-76.5 5267.5,-76.5 5220.5,-76.5 5220.5,-76.5 5214.5,-76.5 5208.5,-70.5 5208.5,-64.5 5208.5,-64.5 5208.5,-52.5 5208.5,-52.5 5208.5,-46.5 5214.5,-40.5 5220.5,-40.5"/>
<text text-anchor="middle" x="5244" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5099.83,-171.3C5108.67,-163.74 5119.26,-154.82 5129,-147 5156.87,-124.62 5189.35,-100.04 5212.67,-82.65"/>
<polygon fill="black" stroke="black" points="5214.88,-85.36 5220.82,-76.58 5210.71,-79.74 5214.88,-85.36"/>
</g>
<!-- system_cpu07_dcache_port -->
<g id="node108" class="node">
<title>system_cpu07_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4939.5,-171.5C4939.5,-171.5 5006.5,-171.5 5006.5,-171.5 5012.5,-171.5 5018.5,-177.5 5018.5,-183.5 5018.5,-183.5 5018.5,-195.5 5018.5,-195.5 5018.5,-201.5 5012.5,-207.5 5006.5,-207.5 5006.5,-207.5 4939.5,-207.5 4939.5,-207.5 4933.5,-207.5 4927.5,-201.5 4927.5,-195.5 4927.5,-195.5 4927.5,-183.5 4927.5,-183.5 4927.5,-177.5 4933.5,-171.5 4939.5,-171.5"/>
<text text-anchor="middle" x="4973" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu07_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu07_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4975.5,-40.5C4975.5,-40.5 5022.5,-40.5 5022.5,-40.5 5028.5,-40.5 5034.5,-46.5 5034.5,-52.5 5034.5,-52.5 5034.5,-64.5 5034.5,-64.5 5034.5,-70.5 5028.5,-76.5 5022.5,-76.5 5022.5,-76.5 4975.5,-76.5 4975.5,-76.5 4969.5,-76.5 4963.5,-70.5 4963.5,-64.5 4963.5,-64.5 4963.5,-52.5 4963.5,-52.5 4963.5,-46.5 4969.5,-40.5 4975.5,-40.5"/>
<text text-anchor="middle" x="4999" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4976.45,-171.37C4980.82,-149.68 4988.4,-112.08 4993.56,-86.51"/>
<polygon fill="black" stroke="black" points="4996.99,-87.2 4995.53,-76.7 4990.13,-85.81 4996.99,-87.2"/>
</g>
<!-- system_cpu07_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu07_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5478,-171.5C5478,-171.5 5508,-171.5 5508,-171.5 5514,-171.5 5520,-177.5 5520,-183.5 5520,-183.5 5520,-195.5 5520,-195.5 5520,-201.5 5514,-207.5 5508,-207.5 5508,-207.5 5478,-207.5 5478,-207.5 5472,-207.5 5466,-201.5 5466,-195.5 5466,-195.5 5466,-183.5 5466,-183.5 5466,-177.5 5472,-171.5 5478,-171.5"/>
<text text-anchor="middle" x="5493" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5440.5,-40.5C5440.5,-40.5 5487.5,-40.5 5487.5,-40.5 5493.5,-40.5 5499.5,-46.5 5499.5,-52.5 5499.5,-52.5 5499.5,-64.5 5499.5,-64.5 5499.5,-70.5 5493.5,-76.5 5487.5,-76.5 5487.5,-76.5 5440.5,-76.5 5440.5,-76.5 5434.5,-76.5 5428.5,-70.5 5428.5,-64.5 5428.5,-64.5 5428.5,-52.5 5428.5,-52.5 5428.5,-46.5 5434.5,-40.5 5440.5,-40.5"/>
<text text-anchor="middle" x="5464" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5489.15,-171.37C5484.27,-149.68 5475.82,-112.08 5470.07,-86.51"/>
<polygon fill="black" stroke="black" points="5473.48,-85.69 5467.87,-76.7 5466.65,-87.23 5473.48,-85.69"/>
</g>
<!-- system_cpu07_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu07_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5653,-171.5C5653,-171.5 5683,-171.5 5683,-171.5 5689,-171.5 5695,-177.5 5695,-183.5 5695,-183.5 5695,-195.5 5695,-195.5 5695,-201.5 5689,-207.5 5683,-207.5 5683,-207.5 5653,-207.5 5653,-207.5 5647,-207.5 5641,-201.5 5641,-195.5 5641,-195.5 5641,-183.5 5641,-183.5 5641,-177.5 5647,-171.5 5653,-171.5"/>
<text text-anchor="middle" x="5668" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5634.5,-40.5C5634.5,-40.5 5681.5,-40.5 5681.5,-40.5 5687.5,-40.5 5693.5,-46.5 5693.5,-52.5 5693.5,-52.5 5693.5,-64.5 5693.5,-64.5 5693.5,-70.5 5687.5,-76.5 5681.5,-76.5 5681.5,-76.5 5634.5,-76.5 5634.5,-76.5 5628.5,-76.5 5622.5,-70.5 5622.5,-64.5 5622.5,-64.5 5622.5,-52.5 5622.5,-52.5 5622.5,-46.5 5628.5,-40.5 5634.5,-40.5"/>
<text text-anchor="middle" x="5658" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5666.67,-171.37C5665,-149.78 5662.1,-112.41 5660.12,-86.85"/>
<polygon fill="black" stroke="black" points="5663.6,-86.4 5659.33,-76.7 5656.62,-86.94 5663.6,-86.4"/>
</g>
<!-- system_cpu07_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu07_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5310,-40.5C5310,-40.5 5366,-40.5 5366,-40.5 5372,-40.5 5378,-46.5 5378,-52.5 5378,-52.5 5378,-64.5 5378,-64.5 5378,-70.5 5372,-76.5 5366,-76.5 5366,-76.5 5310,-76.5 5310,-76.5 5304,-76.5 5298,-70.5 5298,-64.5 5298,-64.5 5298,-52.5 5298,-52.5 5298,-46.5 5304,-40.5 5310,-40.5"/>
<text text-anchor="middle" x="5338" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu07_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5065,-40.5C5065,-40.5 5121,-40.5 5121,-40.5 5127,-40.5 5133,-46.5 5133,-52.5 5133,-52.5 5133,-64.5 5133,-64.5 5133,-70.5 5127,-76.5 5121,-76.5 5121,-76.5 5065,-76.5 5065,-76.5 5059,-76.5 5053,-70.5 5053,-64.5 5053,-64.5 5053,-52.5 5053,-52.5 5053,-46.5 5059,-40.5 5065,-40.5"/>
<text text-anchor="middle" x="5093" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu07_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5530,-40.5C5530,-40.5 5586,-40.5 5586,-40.5 5592,-40.5 5598,-46.5 5598,-52.5 5598,-52.5 5598,-64.5 5598,-64.5 5598,-70.5 5592,-76.5 5586,-76.5 5586,-76.5 5530,-76.5 5530,-76.5 5524,-76.5 5518,-70.5 5518,-64.5 5518,-64.5 5518,-52.5 5518,-52.5 5518,-46.5 5524,-40.5 5530,-40.5"/>
<text text-anchor="middle" x="5558" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5724,-40.5C5724,-40.5 5780,-40.5 5780,-40.5 5786,-40.5 5792,-46.5 5792,-52.5 5792,-52.5 5792,-64.5 5792,-64.5 5792,-70.5 5786,-76.5 5780,-76.5 5780,-76.5 5724,-76.5 5724,-76.5 5718,-76.5 5712,-70.5 5712,-64.5 5712,-64.5 5712,-52.5 5712,-52.5 5712,-46.5 5718,-40.5 5724,-40.5"/>
<text text-anchor="middle" x="5752" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu07_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5342.5,-171.5C5342.5,-171.5 5413.5,-171.5 5413.5,-171.5 5419.5,-171.5 5425.5,-177.5 5425.5,-183.5 5425.5,-183.5 5425.5,-195.5 5425.5,-195.5 5425.5,-201.5 5419.5,-207.5 5413.5,-207.5 5413.5,-207.5 5342.5,-207.5 5342.5,-207.5 5336.5,-207.5 5330.5,-201.5 5330.5,-195.5 5330.5,-195.5 5330.5,-183.5 5330.5,-183.5 5330.5,-177.5 5336.5,-171.5 5342.5,-171.5"/>
<text text-anchor="middle" x="5378" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu07_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu07_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5225.5,-171.5C5225.5,-171.5 5300.5,-171.5 5300.5,-171.5 5306.5,-171.5 5312.5,-177.5 5312.5,-183.5 5312.5,-183.5 5312.5,-195.5 5312.5,-195.5 5312.5,-201.5 5306.5,-207.5 5300.5,-207.5 5300.5,-207.5 5225.5,-207.5 5225.5,-207.5 5219.5,-207.5 5213.5,-201.5 5213.5,-195.5 5213.5,-195.5 5213.5,-183.5 5213.5,-183.5 5213.5,-177.5 5219.5,-171.5 5225.5,-171.5"/>
<text text-anchor="middle" x="5263" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu07_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu07_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5153,-171.5C5153,-171.5 5183,-171.5 5183,-171.5 5189,-171.5 5195,-177.5 5195,-183.5 5195,-183.5 5195,-195.5 5195,-195.5 5195,-201.5 5189,-207.5 5183,-207.5 5183,-207.5 5153,-207.5 5153,-207.5 5147,-207.5 5141,-201.5 5141,-195.5 5141,-195.5 5141,-183.5 5141,-183.5 5141,-177.5 5147,-171.5 5153,-171.5"/>
<text text-anchor="middle" x="5168" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu08_icache_port -->
<g id="node122" class="node">
<title>system_cpu08_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5946,-171.5C5946,-171.5 6008,-171.5 6008,-171.5 6014,-171.5 6020,-177.5 6020,-183.5 6020,-183.5 6020,-195.5 6020,-195.5 6020,-201.5 6014,-207.5 6008,-207.5 6008,-207.5 5946,-207.5 5946,-207.5 5940,-207.5 5934,-201.5 5934,-195.5 5934,-195.5 5934,-183.5 5934,-183.5 5934,-177.5 5940,-171.5 5946,-171.5"/>
<text text-anchor="middle" x="5977" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu08_icache_cpu_side -->
<g id="node126" class="node">
<title>system_cpu08_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6117.5,-40.5C6117.5,-40.5 6164.5,-40.5 6164.5,-40.5 6170.5,-40.5 6176.5,-46.5 6176.5,-52.5 6176.5,-52.5 6176.5,-64.5 6176.5,-64.5 6176.5,-70.5 6170.5,-76.5 6164.5,-76.5 6164.5,-76.5 6117.5,-76.5 6117.5,-76.5 6111.5,-76.5 6105.5,-70.5 6105.5,-64.5 6105.5,-64.5 6105.5,-52.5 6105.5,-52.5 6105.5,-46.5 6111.5,-40.5 6117.5,-40.5"/>
<text text-anchor="middle" x="6141" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side -->
<g id="edge34" class="edge">
<title>system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5996.83,-171.3C6005.67,-163.74 6016.26,-154.82 6026,-147 6053.87,-124.62 6086.35,-100.04 6109.67,-82.65"/>
<polygon fill="black" stroke="black" points="6111.88,-85.36 6117.82,-76.58 6107.71,-79.74 6111.88,-85.36"/>
</g>
<!-- system_cpu08_dcache_port -->
<g id="node123" class="node">
<title>system_cpu08_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5836.5,-171.5C5836.5,-171.5 5903.5,-171.5 5903.5,-171.5 5909.5,-171.5 5915.5,-177.5 5915.5,-183.5 5915.5,-183.5 5915.5,-195.5 5915.5,-195.5 5915.5,-201.5 5909.5,-207.5 5903.5,-207.5 5903.5,-207.5 5836.5,-207.5 5836.5,-207.5 5830.5,-207.5 5824.5,-201.5 5824.5,-195.5 5824.5,-195.5 5824.5,-183.5 5824.5,-183.5 5824.5,-177.5 5830.5,-171.5 5836.5,-171.5"/>
<text text-anchor="middle" x="5870" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu08_dcache_cpu_side -->
<g id="node128" class="node">
<title>system_cpu08_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5872.5,-40.5C5872.5,-40.5 5919.5,-40.5 5919.5,-40.5 5925.5,-40.5 5931.5,-46.5 5931.5,-52.5 5931.5,-52.5 5931.5,-64.5 5931.5,-64.5 5931.5,-70.5 5925.5,-76.5 5919.5,-76.5 5919.5,-76.5 5872.5,-76.5 5872.5,-76.5 5866.5,-76.5 5860.5,-70.5 5860.5,-64.5 5860.5,-64.5 5860.5,-52.5 5860.5,-52.5 5860.5,-46.5 5866.5,-40.5 5872.5,-40.5"/>
<text text-anchor="middle" x="5896" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side -->
<g id="edge35" class="edge">
<title>system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5873.45,-171.37C5877.82,-149.68 5885.4,-112.08 5890.56,-86.51"/>
<polygon fill="black" stroke="black" points="5893.99,-87.2 5892.53,-76.7 5887.13,-85.81 5893.99,-87.2"/>
</g>
<!-- system_cpu08_mmu_itb_walker_port -->
<g id="node124" class="node">
<title>system_cpu08_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6375,-171.5C6375,-171.5 6405,-171.5 6405,-171.5 6411,-171.5 6417,-177.5 6417,-183.5 6417,-183.5 6417,-195.5 6417,-195.5 6417,-201.5 6411,-207.5 6405,-207.5 6405,-207.5 6375,-207.5 6375,-207.5 6369,-207.5 6363,-201.5 6363,-195.5 6363,-195.5 6363,-183.5 6363,-183.5 6363,-177.5 6369,-171.5 6375,-171.5"/>
<text text-anchor="middle" x="6390" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_itb_walker_cache_cpu_side -->
<g id="node130" class="node">
<title>system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6337.5,-40.5C6337.5,-40.5 6384.5,-40.5 6384.5,-40.5 6390.5,-40.5 6396.5,-46.5 6396.5,-52.5 6396.5,-52.5 6396.5,-64.5 6396.5,-64.5 6396.5,-70.5 6390.5,-76.5 6384.5,-76.5 6384.5,-76.5 6337.5,-76.5 6337.5,-76.5 6331.5,-76.5 6325.5,-70.5 6325.5,-64.5 6325.5,-64.5 6325.5,-52.5 6325.5,-52.5 6325.5,-46.5 6331.5,-40.5 6337.5,-40.5"/>
<text text-anchor="middle" x="6361" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side -->
<g id="edge36" class="edge">
<title>system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6386.15,-171.37C6381.27,-149.68 6372.82,-112.08 6367.07,-86.51"/>
<polygon fill="black" stroke="black" points="6370.48,-85.69 6364.87,-76.7 6363.65,-87.23 6370.48,-85.69"/>
</g>
<!-- system_cpu08_mmu_dtb_walker_port -->
<g id="node125" class="node">
<title>system_cpu08_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6550,-171.5C6550,-171.5 6580,-171.5 6580,-171.5 6586,-171.5 6592,-177.5 6592,-183.5 6592,-183.5 6592,-195.5 6592,-195.5 6592,-201.5 6586,-207.5 6580,-207.5 6580,-207.5 6550,-207.5 6550,-207.5 6544,-207.5 6538,-201.5 6538,-195.5 6538,-195.5 6538,-183.5 6538,-183.5 6538,-177.5 6544,-171.5 6550,-171.5"/>
<text text-anchor="middle" x="6565" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_dtb_walker_cache_cpu_side -->
<g id="node132" class="node">
<title>system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6531.5,-40.5C6531.5,-40.5 6578.5,-40.5 6578.5,-40.5 6584.5,-40.5 6590.5,-46.5 6590.5,-52.5 6590.5,-52.5 6590.5,-64.5 6590.5,-64.5 6590.5,-70.5 6584.5,-76.5 6578.5,-76.5 6578.5,-76.5 6531.5,-76.5 6531.5,-76.5 6525.5,-76.5 6519.5,-70.5 6519.5,-64.5 6519.5,-64.5 6519.5,-52.5 6519.5,-52.5 6519.5,-46.5 6525.5,-40.5 6531.5,-40.5"/>
<text text-anchor="middle" x="6555" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6563.67,-171.37C6562,-149.78 6559.1,-112.41 6557.12,-86.85"/>
<polygon fill="black" stroke="black" points="6560.6,-86.4 6556.33,-76.7 6553.62,-86.94 6560.6,-86.4"/>
</g>
<!-- system_cpu08_icache_mem_side -->
<g id="node127" class="node">
<title>system_cpu08_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6207,-40.5C6207,-40.5 6263,-40.5 6263,-40.5 6269,-40.5 6275,-46.5 6275,-52.5 6275,-52.5 6275,-64.5 6275,-64.5 6275,-70.5 6269,-76.5 6263,-76.5 6263,-76.5 6207,-76.5 6207,-76.5 6201,-76.5 6195,-70.5 6195,-64.5 6195,-64.5 6195,-52.5 6195,-52.5 6195,-46.5 6201,-40.5 6207,-40.5"/>
<text text-anchor="middle" x="6235" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dcache_mem_side -->
<g id="node129" class="node">
<title>system_cpu08_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5962,-40.5C5962,-40.5 6018,-40.5 6018,-40.5 6024,-40.5 6030,-46.5 6030,-52.5 6030,-52.5 6030,-64.5 6030,-64.5 6030,-70.5 6024,-76.5 6018,-76.5 6018,-76.5 5962,-76.5 5962,-76.5 5956,-76.5 5950,-70.5 5950,-64.5 5950,-64.5 5950,-52.5 5950,-52.5 5950,-46.5 5956,-40.5 5962,-40.5"/>
<text text-anchor="middle" x="5990" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_itb_walker_cache_mem_side -->
<g id="node131" class="node">
<title>system_cpu08_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6427,-40.5C6427,-40.5 6483,-40.5 6483,-40.5 6489,-40.5 6495,-46.5 6495,-52.5 6495,-52.5 6495,-64.5 6495,-64.5 6495,-70.5 6489,-76.5 6483,-76.5 6483,-76.5 6427,-76.5 6427,-76.5 6421,-76.5 6415,-70.5 6415,-64.5 6415,-64.5 6415,-52.5 6415,-52.5 6415,-46.5 6421,-40.5 6427,-40.5"/>
<text text-anchor="middle" x="6455" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dtb_walker_cache_mem_side -->
<g id="node133" class="node">
<title>system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6621,-40.5C6621,-40.5 6677,-40.5 6677,-40.5 6683,-40.5 6689,-46.5 6689,-52.5 6689,-52.5 6689,-64.5 6689,-64.5 6689,-70.5 6683,-76.5 6677,-76.5 6677,-76.5 6621,-76.5 6621,-76.5 6615,-76.5 6609,-70.5 6609,-64.5 6609,-64.5 6609,-52.5 6609,-52.5 6609,-46.5 6615,-40.5 6621,-40.5"/>
<text text-anchor="middle" x="6649" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_interrupts_int_requestor -->
<g id="node134" class="node">
<title>system_cpu08_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6239.5,-171.5C6239.5,-171.5 6310.5,-171.5 6310.5,-171.5 6316.5,-171.5 6322.5,-177.5 6322.5,-183.5 6322.5,-183.5 6322.5,-195.5 6322.5,-195.5 6322.5,-201.5 6316.5,-207.5 6310.5,-207.5 6310.5,-207.5 6239.5,-207.5 6239.5,-207.5 6233.5,-207.5 6227.5,-201.5 6227.5,-195.5 6227.5,-195.5 6227.5,-183.5 6227.5,-183.5 6227.5,-177.5 6233.5,-171.5 6239.5,-171.5"/>
<text text-anchor="middle" x="6275" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu08_interrupts_int_responder -->
<g id="node135" class="node">
<title>system_cpu08_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6122.5,-171.5C6122.5,-171.5 6197.5,-171.5 6197.5,-171.5 6203.5,-171.5 6209.5,-177.5 6209.5,-183.5 6209.5,-183.5 6209.5,-195.5 6209.5,-195.5 6209.5,-201.5 6203.5,-207.5 6197.5,-207.5 6197.5,-207.5 6122.5,-207.5 6122.5,-207.5 6116.5,-207.5 6110.5,-201.5 6110.5,-195.5 6110.5,-195.5 6110.5,-183.5 6110.5,-183.5 6110.5,-177.5 6116.5,-171.5 6122.5,-171.5"/>
<text text-anchor="middle" x="6160" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu08_interrupts_pio -->
<g id="node136" class="node">
<title>system_cpu08_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6050,-171.5C6050,-171.5 6080,-171.5 6080,-171.5 6086,-171.5 6092,-177.5 6092,-183.5 6092,-183.5 6092,-195.5 6092,-195.5 6092,-201.5 6086,-207.5 6080,-207.5 6080,-207.5 6050,-207.5 6050,-207.5 6044,-207.5 6038,-201.5 6038,-195.5 6038,-195.5 6038,-183.5 6038,-183.5 6038,-177.5 6044,-171.5 6050,-171.5"/>
<text text-anchor="middle" x="6065" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu09_icache_port -->
<g id="node137" class="node">
<title>system_cpu09_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6843,-171.5C6843,-171.5 6905,-171.5 6905,-171.5 6911,-171.5 6917,-177.5 6917,-183.5 6917,-183.5 6917,-195.5 6917,-195.5 6917,-201.5 6911,-207.5 6905,-207.5 6905,-207.5 6843,-207.5 6843,-207.5 6837,-207.5 6831,-201.5 6831,-195.5 6831,-195.5 6831,-183.5 6831,-183.5 6831,-177.5 6837,-171.5 6843,-171.5"/>
<text text-anchor="middle" x="6874" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu09_icache_cpu_side -->
<g id="node141" class="node">
<title>system_cpu09_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7014.5,-40.5C7014.5,-40.5 7061.5,-40.5 7061.5,-40.5 7067.5,-40.5 7073.5,-46.5 7073.5,-52.5 7073.5,-52.5 7073.5,-64.5 7073.5,-64.5 7073.5,-70.5 7067.5,-76.5 7061.5,-76.5 7061.5,-76.5 7014.5,-76.5 7014.5,-76.5 7008.5,-76.5 7002.5,-70.5 7002.5,-64.5 7002.5,-64.5 7002.5,-52.5 7002.5,-52.5 7002.5,-46.5 7008.5,-40.5 7014.5,-40.5"/>
<text text-anchor="middle" x="7038" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side -->
<g id="edge38" class="edge">
<title>system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6893.83,-171.3C6902.67,-163.74 6913.26,-154.82 6923,-147 6950.87,-124.62 6983.35,-100.04 7006.67,-82.65"/>
<polygon fill="black" stroke="black" points="7008.88,-85.36 7014.82,-76.58 7004.71,-79.74 7008.88,-85.36"/>
</g>
<!-- system_cpu09_dcache_port -->
<g id="node138" class="node">
<title>system_cpu09_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6733.5,-171.5C6733.5,-171.5 6800.5,-171.5 6800.5,-171.5 6806.5,-171.5 6812.5,-177.5 6812.5,-183.5 6812.5,-183.5 6812.5,-195.5 6812.5,-195.5 6812.5,-201.5 6806.5,-207.5 6800.5,-207.5 6800.5,-207.5 6733.5,-207.5 6733.5,-207.5 6727.5,-207.5 6721.5,-201.5 6721.5,-195.5 6721.5,-195.5 6721.5,-183.5 6721.5,-183.5 6721.5,-177.5 6727.5,-171.5 6733.5,-171.5"/>
<text text-anchor="middle" x="6767" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu09_dcache_cpu_side -->
<g id="node143" class="node">
<title>system_cpu09_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6769.5,-40.5C6769.5,-40.5 6816.5,-40.5 6816.5,-40.5 6822.5,-40.5 6828.5,-46.5 6828.5,-52.5 6828.5,-52.5 6828.5,-64.5 6828.5,-64.5 6828.5,-70.5 6822.5,-76.5 6816.5,-76.5 6816.5,-76.5 6769.5,-76.5 6769.5,-76.5 6763.5,-76.5 6757.5,-70.5 6757.5,-64.5 6757.5,-64.5 6757.5,-52.5 6757.5,-52.5 6757.5,-46.5 6763.5,-40.5 6769.5,-40.5"/>
<text text-anchor="middle" x="6793" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side -->
<g id="edge39" class="edge">
<title>system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6770.45,-171.37C6774.82,-149.68 6782.4,-112.08 6787.56,-86.51"/>
<polygon fill="black" stroke="black" points="6790.99,-87.2 6789.53,-76.7 6784.13,-85.81 6790.99,-87.2"/>
</g>
<!-- system_cpu09_mmu_itb_walker_port -->
<g id="node139" class="node">
<title>system_cpu09_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7272,-171.5C7272,-171.5 7302,-171.5 7302,-171.5 7308,-171.5 7314,-177.5 7314,-183.5 7314,-183.5 7314,-195.5 7314,-195.5 7314,-201.5 7308,-207.5 7302,-207.5 7302,-207.5 7272,-207.5 7272,-207.5 7266,-207.5 7260,-201.5 7260,-195.5 7260,-195.5 7260,-183.5 7260,-183.5 7260,-177.5 7266,-171.5 7272,-171.5"/>
<text text-anchor="middle" x="7287" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_itb_walker_cache_cpu_side -->
<g id="node145" class="node">
<title>system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7234.5,-40.5C7234.5,-40.5 7281.5,-40.5 7281.5,-40.5 7287.5,-40.5 7293.5,-46.5 7293.5,-52.5 7293.5,-52.5 7293.5,-64.5 7293.5,-64.5 7293.5,-70.5 7287.5,-76.5 7281.5,-76.5 7281.5,-76.5 7234.5,-76.5 7234.5,-76.5 7228.5,-76.5 7222.5,-70.5 7222.5,-64.5 7222.5,-64.5 7222.5,-52.5 7222.5,-52.5 7222.5,-46.5 7228.5,-40.5 7234.5,-40.5"/>
<text text-anchor="middle" x="7258" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side -->
<g id="edge40" class="edge">
<title>system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7283.15,-171.37C7278.27,-149.68 7269.82,-112.08 7264.07,-86.51"/>
<polygon fill="black" stroke="black" points="7267.48,-85.69 7261.87,-76.7 7260.65,-87.23 7267.48,-85.69"/>
</g>
<!-- system_cpu09_mmu_dtb_walker_port -->
<g id="node140" class="node">
<title>system_cpu09_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7447,-171.5C7447,-171.5 7477,-171.5 7477,-171.5 7483,-171.5 7489,-177.5 7489,-183.5 7489,-183.5 7489,-195.5 7489,-195.5 7489,-201.5 7483,-207.5 7477,-207.5 7477,-207.5 7447,-207.5 7447,-207.5 7441,-207.5 7435,-201.5 7435,-195.5 7435,-195.5 7435,-183.5 7435,-183.5 7435,-177.5 7441,-171.5 7447,-171.5"/>
<text text-anchor="middle" x="7462" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_dtb_walker_cache_cpu_side -->
<g id="node147" class="node">
<title>system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7428.5,-40.5C7428.5,-40.5 7475.5,-40.5 7475.5,-40.5 7481.5,-40.5 7487.5,-46.5 7487.5,-52.5 7487.5,-52.5 7487.5,-64.5 7487.5,-64.5 7487.5,-70.5 7481.5,-76.5 7475.5,-76.5 7475.5,-76.5 7428.5,-76.5 7428.5,-76.5 7422.5,-76.5 7416.5,-70.5 7416.5,-64.5 7416.5,-64.5 7416.5,-52.5 7416.5,-52.5 7416.5,-46.5 7422.5,-40.5 7428.5,-40.5"/>
<text text-anchor="middle" x="7452" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7460.67,-171.37C7459,-149.78 7456.1,-112.41 7454.12,-86.85"/>
<polygon fill="black" stroke="black" points="7457.6,-86.4 7453.33,-76.7 7450.62,-86.94 7457.6,-86.4"/>
</g>
<!-- system_cpu09_icache_mem_side -->
<g id="node142" class="node">
<title>system_cpu09_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7104,-40.5C7104,-40.5 7160,-40.5 7160,-40.5 7166,-40.5 7172,-46.5 7172,-52.5 7172,-52.5 7172,-64.5 7172,-64.5 7172,-70.5 7166,-76.5 7160,-76.5 7160,-76.5 7104,-76.5 7104,-76.5 7098,-76.5 7092,-70.5 7092,-64.5 7092,-64.5 7092,-52.5 7092,-52.5 7092,-46.5 7098,-40.5 7104,-40.5"/>
<text text-anchor="middle" x="7132" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dcache_mem_side -->
<g id="node144" class="node">
<title>system_cpu09_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6859,-40.5C6859,-40.5 6915,-40.5 6915,-40.5 6921,-40.5 6927,-46.5 6927,-52.5 6927,-52.5 6927,-64.5 6927,-64.5 6927,-70.5 6921,-76.5 6915,-76.5 6915,-76.5 6859,-76.5 6859,-76.5 6853,-76.5 6847,-70.5 6847,-64.5 6847,-64.5 6847,-52.5 6847,-52.5 6847,-46.5 6853,-40.5 6859,-40.5"/>
<text text-anchor="middle" x="6887" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_itb_walker_cache_mem_side -->
<g id="node146" class="node">
<title>system_cpu09_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7324,-40.5C7324,-40.5 7380,-40.5 7380,-40.5 7386,-40.5 7392,-46.5 7392,-52.5 7392,-52.5 7392,-64.5 7392,-64.5 7392,-70.5 7386,-76.5 7380,-76.5 7380,-76.5 7324,-76.5 7324,-76.5 7318,-76.5 7312,-70.5 7312,-64.5 7312,-64.5 7312,-52.5 7312,-52.5 7312,-46.5 7318,-40.5 7324,-40.5"/>
<text text-anchor="middle" x="7352" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dtb_walker_cache_mem_side -->
<g id="node148" class="node">
<title>system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7518,-40.5C7518,-40.5 7574,-40.5 7574,-40.5 7580,-40.5 7586,-46.5 7586,-52.5 7586,-52.5 7586,-64.5 7586,-64.5 7586,-70.5 7580,-76.5 7574,-76.5 7574,-76.5 7518,-76.5 7518,-76.5 7512,-76.5 7506,-70.5 7506,-64.5 7506,-64.5 7506,-52.5 7506,-52.5 7506,-46.5 7512,-40.5 7518,-40.5"/>
<text text-anchor="middle" x="7546" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_interrupts_int_requestor -->
<g id="node149" class="node">
<title>system_cpu09_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7136.5,-171.5C7136.5,-171.5 7207.5,-171.5 7207.5,-171.5 7213.5,-171.5 7219.5,-177.5 7219.5,-183.5 7219.5,-183.5 7219.5,-195.5 7219.5,-195.5 7219.5,-201.5 7213.5,-207.5 7207.5,-207.5 7207.5,-207.5 7136.5,-207.5 7136.5,-207.5 7130.5,-207.5 7124.5,-201.5 7124.5,-195.5 7124.5,-195.5 7124.5,-183.5 7124.5,-183.5 7124.5,-177.5 7130.5,-171.5 7136.5,-171.5"/>
<text text-anchor="middle" x="7172" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu09_interrupts_int_responder -->
<g id="node150" class="node">
<title>system_cpu09_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7019.5,-171.5C7019.5,-171.5 7094.5,-171.5 7094.5,-171.5 7100.5,-171.5 7106.5,-177.5 7106.5,-183.5 7106.5,-183.5 7106.5,-195.5 7106.5,-195.5 7106.5,-201.5 7100.5,-207.5 7094.5,-207.5 7094.5,-207.5 7019.5,-207.5 7019.5,-207.5 7013.5,-207.5 7007.5,-201.5 7007.5,-195.5 7007.5,-195.5 7007.5,-183.5 7007.5,-183.5 7007.5,-177.5 7013.5,-171.5 7019.5,-171.5"/>
<text text-anchor="middle" x="7057" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu09_interrupts_pio -->
<g id="node151" class="node">
<title>system_cpu09_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6947,-171.5C6947,-171.5 6977,-171.5 6977,-171.5 6983,-171.5 6989,-177.5 6989,-183.5 6989,-183.5 6989,-195.5 6989,-195.5 6989,-201.5 6983,-207.5 6977,-207.5 6977,-207.5 6947,-207.5 6947,-207.5 6941,-207.5 6935,-201.5 6935,-195.5 6935,-195.5 6935,-183.5 6935,-183.5 6935,-177.5 6941,-171.5 6947,-171.5"/>
<text text-anchor="middle" x="6962" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu10_icache_port -->
<g id="node152" class="node">
<title>system_cpu10_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu10_icache_cpu_side -->
<g id="node156" class="node">
<title>system_cpu10_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M325.5,-40.5C325.5,-40.5 372.5,-40.5 372.5,-40.5 378.5,-40.5 384.5,-46.5 384.5,-52.5 384.5,-52.5 384.5,-64.5 384.5,-64.5 384.5,-70.5 378.5,-76.5 372.5,-76.5 372.5,-76.5 325.5,-76.5 325.5,-76.5 319.5,-76.5 313.5,-70.5 313.5,-64.5 313.5,-64.5 313.5,-52.5 313.5,-52.5 313.5,-46.5 319.5,-40.5 325.5,-40.5"/>
<text text-anchor="middle" x="349" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side</title>
<path fill="none" stroke="black" d="M204.83,-171.3C213.67,-163.74 224.26,-154.82 234,-147 261.87,-124.62 294.35,-100.04 317.67,-82.65"/>
<polygon fill="black" stroke="black" points="319.88,-85.36 325.82,-76.58 315.71,-79.74 319.88,-85.36"/>
</g>
<!-- system_cpu10_dcache_port -->
<g id="node153" class="node">
<title>system_cpu10_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu10_dcache_cpu_side -->
<g id="node158" class="node">
<title>system_cpu10_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side -->
<g id="edge43" class="edge">
<title>system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu10_mmu_itb_walker_port -->
<g id="node154" class="node">
<title>system_cpu10_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_itb_walker_cache_cpu_side -->
<g id="node160" class="node">
<title>system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side -->
<g id="edge44" class="edge">
<title>system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu10_mmu_dtb_walker_port -->
<g id="node155" class="node">
<title>system_cpu10_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_dtb_walker_cache_cpu_side -->
<g id="node162" class="node">
<title>system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side -->
<g id="edge45" class="edge">
<title>system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu10_icache_mem_side -->
<g id="node157" class="node">
<title>system_cpu10_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M415,-40.5C415,-40.5 471,-40.5 471,-40.5 477,-40.5 483,-46.5 483,-52.5 483,-52.5 483,-64.5 483,-64.5 483,-70.5 477,-76.5 471,-76.5 471,-76.5 415,-76.5 415,-76.5 409,-76.5 403,-70.5 403,-64.5 403,-64.5 403,-52.5 403,-52.5 403,-46.5 409,-40.5 415,-40.5"/>
<text text-anchor="middle" x="443" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dcache_mem_side -->
<g id="node159" class="node">
<title>system_cpu10_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_itb_walker_cache_mem_side -->
<g id="node161" class="node">
<title>system_cpu10_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dtb_walker_cache_mem_side -->
<g id="node163" class="node">
<title>system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_interrupts_int_requestor -->
<g id="node164" class="node">
<title>system_cpu10_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu10_interrupts_int_responder -->
<g id="node165" class="node">
<title>system_cpu10_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu10_interrupts_pio -->
<g id="node166" class="node">
<title>system_cpu10_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu11_icache_port -->
<g id="node167" class="node">
<title>system_cpu11_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu11_icache_cpu_side -->
<g id="node171" class="node">
<title>system_cpu11_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1222.5,-40.5C1222.5,-40.5 1269.5,-40.5 1269.5,-40.5 1275.5,-40.5 1281.5,-46.5 1281.5,-52.5 1281.5,-52.5 1281.5,-64.5 1281.5,-64.5 1281.5,-70.5 1275.5,-76.5 1269.5,-76.5 1269.5,-76.5 1222.5,-76.5 1222.5,-76.5 1216.5,-76.5 1210.5,-70.5 1210.5,-64.5 1210.5,-64.5 1210.5,-52.5 1210.5,-52.5 1210.5,-46.5 1216.5,-40.5 1222.5,-40.5"/>
<text text-anchor="middle" x="1246" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1101.83,-171.3C1110.67,-163.74 1121.26,-154.82 1131,-147 1158.87,-124.62 1191.35,-100.04 1214.67,-82.65"/>
<polygon fill="black" stroke="black" points="1216.88,-85.36 1222.82,-76.58 1212.71,-79.74 1216.88,-85.36"/>
</g>
<!-- system_cpu11_dcache_port -->
<g id="node168" class="node">
<title>system_cpu11_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu11_dcache_cpu_side -->
<g id="node173" class="node">
<title>system_cpu11_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu11_mmu_itb_walker_port -->
<g id="node169" class="node">
<title>system_cpu11_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_itb_walker_cache_cpu_side -->
<g id="node175" class="node">
<title>system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu11_mmu_dtb_walker_port -->
<g id="node170" class="node">
<title>system_cpu11_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_dtb_walker_cache_cpu_side -->
<g id="node177" class="node">
<title>system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu11_icache_mem_side -->
<g id="node172" class="node">
<title>system_cpu11_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1312,-40.5C1312,-40.5 1368,-40.5 1368,-40.5 1374,-40.5 1380,-46.5 1380,-52.5 1380,-52.5 1380,-64.5 1380,-64.5 1380,-70.5 1374,-76.5 1368,-76.5 1368,-76.5 1312,-76.5 1312,-76.5 1306,-76.5 1300,-70.5 1300,-64.5 1300,-64.5 1300,-52.5 1300,-52.5 1300,-46.5 1306,-40.5 1312,-40.5"/>
<text text-anchor="middle" x="1340" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dcache_mem_side -->
<g id="node174" class="node">
<title>system_cpu11_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_itb_walker_cache_mem_side -->
<g id="node176" class="node">
<title>system_cpu11_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dtb_walker_cache_mem_side -->
<g id="node178" class="node">
<title>system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_interrupts_int_requestor -->
<g id="node179" class="node">
<title>system_cpu11_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu11_interrupts_int_responder -->
<g id="node180" class="node">
<title>system_cpu11_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu11_interrupts_pio -->
<g id="node181" class="node">
<title>system_cpu11_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu12_icache_port -->
<g id="node182" class="node">
<title>system_cpu12_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1948,-171.5C1948,-171.5 2010,-171.5 2010,-171.5 2016,-171.5 2022,-177.5 2022,-183.5 2022,-183.5 2022,-195.5 2022,-195.5 2022,-201.5 2016,-207.5 2010,-207.5 2010,-207.5 1948,-207.5 1948,-207.5 1942,-207.5 1936,-201.5 1936,-195.5 1936,-195.5 1936,-183.5 1936,-183.5 1936,-177.5 1942,-171.5 1948,-171.5"/>
<text text-anchor="middle" x="1979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu12_icache_cpu_side -->
<g id="node186" class="node">
<title>system_cpu12_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2119.5,-40.5C2119.5,-40.5 2166.5,-40.5 2166.5,-40.5 2172.5,-40.5 2178.5,-46.5 2178.5,-52.5 2178.5,-52.5 2178.5,-64.5 2178.5,-64.5 2178.5,-70.5 2172.5,-76.5 2166.5,-76.5 2166.5,-76.5 2119.5,-76.5 2119.5,-76.5 2113.5,-76.5 2107.5,-70.5 2107.5,-64.5 2107.5,-64.5 2107.5,-52.5 2107.5,-52.5 2107.5,-46.5 2113.5,-40.5 2119.5,-40.5"/>
<text text-anchor="middle" x="2143" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side -->
<g id="edge50" class="edge">
<title>system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1998.83,-171.3C2007.67,-163.74 2018.26,-154.82 2028,-147 2055.87,-124.62 2088.35,-100.04 2111.67,-82.65"/>
<polygon fill="black" stroke="black" points="2113.88,-85.36 2119.82,-76.58 2109.71,-79.74 2113.88,-85.36"/>
</g>
<!-- system_cpu12_dcache_port -->
<g id="node183" class="node">
<title>system_cpu12_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1838.5,-171.5C1838.5,-171.5 1905.5,-171.5 1905.5,-171.5 1911.5,-171.5 1917.5,-177.5 1917.5,-183.5 1917.5,-183.5 1917.5,-195.5 1917.5,-195.5 1917.5,-201.5 1911.5,-207.5 1905.5,-207.5 1905.5,-207.5 1838.5,-207.5 1838.5,-207.5 1832.5,-207.5 1826.5,-201.5 1826.5,-195.5 1826.5,-195.5 1826.5,-183.5 1826.5,-183.5 1826.5,-177.5 1832.5,-171.5 1838.5,-171.5"/>
<text text-anchor="middle" x="1872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu12_dcache_cpu_side -->
<g id="node188" class="node">
<title>system_cpu12_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1874.5,-40.5C1874.5,-40.5 1921.5,-40.5 1921.5,-40.5 1927.5,-40.5 1933.5,-46.5 1933.5,-52.5 1933.5,-52.5 1933.5,-64.5 1933.5,-64.5 1933.5,-70.5 1927.5,-76.5 1921.5,-76.5 1921.5,-76.5 1874.5,-76.5 1874.5,-76.5 1868.5,-76.5 1862.5,-70.5 1862.5,-64.5 1862.5,-64.5 1862.5,-52.5 1862.5,-52.5 1862.5,-46.5 1868.5,-40.5 1874.5,-40.5"/>
<text text-anchor="middle" x="1898" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side -->
<g id="edge51" class="edge">
<title>system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.45,-171.37C1879.82,-149.68 1887.4,-112.08 1892.56,-86.51"/>
<polygon fill="black" stroke="black" points="1895.99,-87.2 1894.53,-76.7 1889.13,-85.81 1895.99,-87.2"/>
</g>
<!-- system_cpu12_mmu_itb_walker_port -->
<g id="node184" class="node">
<title>system_cpu12_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2377,-171.5C2377,-171.5 2407,-171.5 2407,-171.5 2413,-171.5 2419,-177.5 2419,-183.5 2419,-183.5 2419,-195.5 2419,-195.5 2419,-201.5 2413,-207.5 2407,-207.5 2407,-207.5 2377,-207.5 2377,-207.5 2371,-207.5 2365,-201.5 2365,-195.5 2365,-195.5 2365,-183.5 2365,-183.5 2365,-177.5 2371,-171.5 2377,-171.5"/>
<text text-anchor="middle" x="2392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_itb_walker_cache_cpu_side -->
<g id="node190" class="node">
<title>system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2339.5,-40.5C2339.5,-40.5 2386.5,-40.5 2386.5,-40.5 2392.5,-40.5 2398.5,-46.5 2398.5,-52.5 2398.5,-52.5 2398.5,-64.5 2398.5,-64.5 2398.5,-70.5 2392.5,-76.5 2386.5,-76.5 2386.5,-76.5 2339.5,-76.5 2339.5,-76.5 2333.5,-76.5 2327.5,-70.5 2327.5,-64.5 2327.5,-64.5 2327.5,-52.5 2327.5,-52.5 2327.5,-46.5 2333.5,-40.5 2339.5,-40.5"/>
<text text-anchor="middle" x="2363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side -->
<g id="edge52" class="edge">
<title>system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.15,-171.37C2383.27,-149.68 2374.82,-112.08 2369.07,-86.51"/>
<polygon fill="black" stroke="black" points="2372.48,-85.69 2366.87,-76.7 2365.65,-87.23 2372.48,-85.69"/>
</g>
<!-- system_cpu12_mmu_dtb_walker_port -->
<g id="node185" class="node">
<title>system_cpu12_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2552,-171.5C2552,-171.5 2582,-171.5 2582,-171.5 2588,-171.5 2594,-177.5 2594,-183.5 2594,-183.5 2594,-195.5 2594,-195.5 2594,-201.5 2588,-207.5 2582,-207.5 2582,-207.5 2552,-207.5 2552,-207.5 2546,-207.5 2540,-201.5 2540,-195.5 2540,-195.5 2540,-183.5 2540,-183.5 2540,-177.5 2546,-171.5 2552,-171.5"/>
<text text-anchor="middle" x="2567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_dtb_walker_cache_cpu_side -->
<g id="node192" class="node">
<title>system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2533.5,-40.5C2533.5,-40.5 2580.5,-40.5 2580.5,-40.5 2586.5,-40.5 2592.5,-46.5 2592.5,-52.5 2592.5,-52.5 2592.5,-64.5 2592.5,-64.5 2592.5,-70.5 2586.5,-76.5 2580.5,-76.5 2580.5,-76.5 2533.5,-76.5 2533.5,-76.5 2527.5,-76.5 2521.5,-70.5 2521.5,-64.5 2521.5,-64.5 2521.5,-52.5 2521.5,-52.5 2521.5,-46.5 2527.5,-40.5 2533.5,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side -->
<g id="edge53" class="edge">
<title>system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.67,-171.37C2564,-149.78 2561.1,-112.41 2559.12,-86.85"/>
<polygon fill="black" stroke="black" points="2562.6,-86.4 2558.33,-76.7 2555.62,-86.94 2562.6,-86.4"/>
</g>
<!-- system_cpu12_icache_mem_side -->
<g id="node187" class="node">
<title>system_cpu12_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2209,-40.5C2209,-40.5 2265,-40.5 2265,-40.5 2271,-40.5 2277,-46.5 2277,-52.5 2277,-52.5 2277,-64.5 2277,-64.5 2277,-70.5 2271,-76.5 2265,-76.5 2265,-76.5 2209,-76.5 2209,-76.5 2203,-76.5 2197,-70.5 2197,-64.5 2197,-64.5 2197,-52.5 2197,-52.5 2197,-46.5 2203,-40.5 2209,-40.5"/>
<text text-anchor="middle" x="2237" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dcache_mem_side -->
<g id="node189" class="node">
<title>system_cpu12_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_itb_walker_cache_mem_side -->
<g id="node191" class="node">
<title>system_cpu12_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2429,-40.5C2429,-40.5 2485,-40.5 2485,-40.5 2491,-40.5 2497,-46.5 2497,-52.5 2497,-52.5 2497,-64.5 2497,-64.5 2497,-70.5 2491,-76.5 2485,-76.5 2485,-76.5 2429,-76.5 2429,-76.5 2423,-76.5 2417,-70.5 2417,-64.5 2417,-64.5 2417,-52.5 2417,-52.5 2417,-46.5 2423,-40.5 2429,-40.5"/>
<text text-anchor="middle" x="2457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dtb_walker_cache_mem_side -->
<g id="node193" class="node">
<title>system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2623,-40.5C2623,-40.5 2679,-40.5 2679,-40.5 2685,-40.5 2691,-46.5 2691,-52.5 2691,-52.5 2691,-64.5 2691,-64.5 2691,-70.5 2685,-76.5 2679,-76.5 2679,-76.5 2623,-76.5 2623,-76.5 2617,-76.5 2611,-70.5 2611,-64.5 2611,-64.5 2611,-52.5 2611,-52.5 2611,-46.5 2617,-40.5 2623,-40.5"/>
<text text-anchor="middle" x="2651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_interrupts_int_requestor -->
<g id="node194" class="node">
<title>system_cpu12_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2241.5,-171.5C2241.5,-171.5 2312.5,-171.5 2312.5,-171.5 2318.5,-171.5 2324.5,-177.5 2324.5,-183.5 2324.5,-183.5 2324.5,-195.5 2324.5,-195.5 2324.5,-201.5 2318.5,-207.5 2312.5,-207.5 2312.5,-207.5 2241.5,-207.5 2241.5,-207.5 2235.5,-207.5 2229.5,-201.5 2229.5,-195.5 2229.5,-195.5 2229.5,-183.5 2229.5,-183.5 2229.5,-177.5 2235.5,-171.5 2241.5,-171.5"/>
<text text-anchor="middle" x="2277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu12_interrupts_int_responder -->
<g id="node195" class="node">
<title>system_cpu12_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2124.5,-171.5C2124.5,-171.5 2199.5,-171.5 2199.5,-171.5 2205.5,-171.5 2211.5,-177.5 2211.5,-183.5 2211.5,-183.5 2211.5,-195.5 2211.5,-195.5 2211.5,-201.5 2205.5,-207.5 2199.5,-207.5 2199.5,-207.5 2124.5,-207.5 2124.5,-207.5 2118.5,-207.5 2112.5,-201.5 2112.5,-195.5 2112.5,-195.5 2112.5,-183.5 2112.5,-183.5 2112.5,-177.5 2118.5,-171.5 2124.5,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu12_interrupts_pio -->
<g id="node196" class="node">
<title>system_cpu12_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu13_icache_port -->
<g id="node197" class="node">
<title>system_cpu13_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2845,-171.5C2845,-171.5 2907,-171.5 2907,-171.5 2913,-171.5 2919,-177.5 2919,-183.5 2919,-183.5 2919,-195.5 2919,-195.5 2919,-201.5 2913,-207.5 2907,-207.5 2907,-207.5 2845,-207.5 2845,-207.5 2839,-207.5 2833,-201.5 2833,-195.5 2833,-195.5 2833,-183.5 2833,-183.5 2833,-177.5 2839,-171.5 2845,-171.5"/>
<text text-anchor="middle" x="2876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu13_icache_cpu_side -->
<g id="node201" class="node">
<title>system_cpu13_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3016.5,-40.5C3016.5,-40.5 3063.5,-40.5 3063.5,-40.5 3069.5,-40.5 3075.5,-46.5 3075.5,-52.5 3075.5,-52.5 3075.5,-64.5 3075.5,-64.5 3075.5,-70.5 3069.5,-76.5 3063.5,-76.5 3063.5,-76.5 3016.5,-76.5 3016.5,-76.5 3010.5,-76.5 3004.5,-70.5 3004.5,-64.5 3004.5,-64.5 3004.5,-52.5 3004.5,-52.5 3004.5,-46.5 3010.5,-40.5 3016.5,-40.5"/>
<text text-anchor="middle" x="3040" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side -->
<g id="edge54" class="edge">
<title>system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2895.83,-171.3C2904.67,-163.74 2915.26,-154.82 2925,-147 2952.87,-124.62 2985.35,-100.04 3008.67,-82.65"/>
<polygon fill="black" stroke="black" points="3010.88,-85.36 3016.82,-76.58 3006.71,-79.74 3010.88,-85.36"/>
</g>
<!-- system_cpu13_dcache_port -->
<g id="node198" class="node">
<title>system_cpu13_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2735.5,-171.5C2735.5,-171.5 2802.5,-171.5 2802.5,-171.5 2808.5,-171.5 2814.5,-177.5 2814.5,-183.5 2814.5,-183.5 2814.5,-195.5 2814.5,-195.5 2814.5,-201.5 2808.5,-207.5 2802.5,-207.5 2802.5,-207.5 2735.5,-207.5 2735.5,-207.5 2729.5,-207.5 2723.5,-201.5 2723.5,-195.5 2723.5,-195.5 2723.5,-183.5 2723.5,-183.5 2723.5,-177.5 2729.5,-171.5 2735.5,-171.5"/>
<text text-anchor="middle" x="2769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu13_dcache_cpu_side -->
<g id="node203" class="node">
<title>system_cpu13_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2771.5,-40.5C2771.5,-40.5 2818.5,-40.5 2818.5,-40.5 2824.5,-40.5 2830.5,-46.5 2830.5,-52.5 2830.5,-52.5 2830.5,-64.5 2830.5,-64.5 2830.5,-70.5 2824.5,-76.5 2818.5,-76.5 2818.5,-76.5 2771.5,-76.5 2771.5,-76.5 2765.5,-76.5 2759.5,-70.5 2759.5,-64.5 2759.5,-64.5 2759.5,-52.5 2759.5,-52.5 2759.5,-46.5 2765.5,-40.5 2771.5,-40.5"/>
<text text-anchor="middle" x="2795" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.45,-171.37C2776.82,-149.68 2784.4,-112.08 2789.56,-86.51"/>
<polygon fill="black" stroke="black" points="2792.99,-87.2 2791.53,-76.7 2786.13,-85.81 2792.99,-87.2"/>
</g>
<!-- system_cpu13_mmu_itb_walker_port -->
<g id="node199" class="node">
<title>system_cpu13_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3274,-171.5C3274,-171.5 3304,-171.5 3304,-171.5 3310,-171.5 3316,-177.5 3316,-183.5 3316,-183.5 3316,-195.5 3316,-195.5 3316,-201.5 3310,-207.5 3304,-207.5 3304,-207.5 3274,-207.5 3274,-207.5 3268,-207.5 3262,-201.5 3262,-195.5 3262,-195.5 3262,-183.5 3262,-183.5 3262,-177.5 3268,-171.5 3274,-171.5"/>
<text text-anchor="middle" x="3289" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_itb_walker_cache_cpu_side -->
<g id="node205" class="node">
<title>system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3236.5,-40.5C3236.5,-40.5 3283.5,-40.5 3283.5,-40.5 3289.5,-40.5 3295.5,-46.5 3295.5,-52.5 3295.5,-52.5 3295.5,-64.5 3295.5,-64.5 3295.5,-70.5 3289.5,-76.5 3283.5,-76.5 3283.5,-76.5 3236.5,-76.5 3236.5,-76.5 3230.5,-76.5 3224.5,-70.5 3224.5,-64.5 3224.5,-64.5 3224.5,-52.5 3224.5,-52.5 3224.5,-46.5 3230.5,-40.5 3236.5,-40.5"/>
<text text-anchor="middle" x="3260" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side -->
<g id="edge56" class="edge">
<title>system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.15,-171.37C3280.27,-149.68 3271.82,-112.08 3266.07,-86.51"/>
<polygon fill="black" stroke="black" points="3269.48,-85.69 3263.87,-76.7 3262.65,-87.23 3269.48,-85.69"/>
</g>
<!-- system_cpu13_mmu_dtb_walker_port -->
<g id="node200" class="node">
<title>system_cpu13_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3449,-171.5C3449,-171.5 3479,-171.5 3479,-171.5 3485,-171.5 3491,-177.5 3491,-183.5 3491,-183.5 3491,-195.5 3491,-195.5 3491,-201.5 3485,-207.5 3479,-207.5 3479,-207.5 3449,-207.5 3449,-207.5 3443,-207.5 3437,-201.5 3437,-195.5 3437,-195.5 3437,-183.5 3437,-183.5 3437,-177.5 3443,-171.5 3449,-171.5"/>
<text text-anchor="middle" x="3464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_dtb_walker_cache_cpu_side -->
<g id="node207" class="node">
<title>system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-40.5C3430.5,-40.5 3477.5,-40.5 3477.5,-40.5 3483.5,-40.5 3489.5,-46.5 3489.5,-52.5 3489.5,-52.5 3489.5,-64.5 3489.5,-64.5 3489.5,-70.5 3483.5,-76.5 3477.5,-76.5 3477.5,-76.5 3430.5,-76.5 3430.5,-76.5 3424.5,-76.5 3418.5,-70.5 3418.5,-64.5 3418.5,-64.5 3418.5,-52.5 3418.5,-52.5 3418.5,-46.5 3424.5,-40.5 3430.5,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side -->
<g id="edge57" class="edge">
<title>system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.67,-171.37C3461,-149.78 3458.1,-112.41 3456.12,-86.85"/>
<polygon fill="black" stroke="black" points="3459.6,-86.4 3455.33,-76.7 3452.62,-86.94 3459.6,-86.4"/>
</g>
<!-- system_cpu13_icache_mem_side -->
<g id="node202" class="node">
<title>system_cpu13_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3106,-40.5C3106,-40.5 3162,-40.5 3162,-40.5 3168,-40.5 3174,-46.5 3174,-52.5 3174,-52.5 3174,-64.5 3174,-64.5 3174,-70.5 3168,-76.5 3162,-76.5 3162,-76.5 3106,-76.5 3106,-76.5 3100,-76.5 3094,-70.5 3094,-64.5 3094,-64.5 3094,-52.5 3094,-52.5 3094,-46.5 3100,-40.5 3106,-40.5"/>
<text text-anchor="middle" x="3134" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dcache_mem_side -->
<g id="node204" class="node">
<title>system_cpu13_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2861,-40.5C2861,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2861,-76.5 2861,-76.5 2855,-76.5 2849,-70.5 2849,-64.5 2849,-64.5 2849,-52.5 2849,-52.5 2849,-46.5 2855,-40.5 2861,-40.5"/>
<text text-anchor="middle" x="2889" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_itb_walker_cache_mem_side -->
<g id="node206" class="node">
<title>system_cpu13_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3326,-40.5C3326,-40.5 3382,-40.5 3382,-40.5 3388,-40.5 3394,-46.5 3394,-52.5 3394,-52.5 3394,-64.5 3394,-64.5 3394,-70.5 3388,-76.5 3382,-76.5 3382,-76.5 3326,-76.5 3326,-76.5 3320,-76.5 3314,-70.5 3314,-64.5 3314,-64.5 3314,-52.5 3314,-52.5 3314,-46.5 3320,-40.5 3326,-40.5"/>
<text text-anchor="middle" x="3354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dtb_walker_cache_mem_side -->
<g id="node208" class="node">
<title>system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3520,-40.5C3520,-40.5 3576,-40.5 3576,-40.5 3582,-40.5 3588,-46.5 3588,-52.5 3588,-52.5 3588,-64.5 3588,-64.5 3588,-70.5 3582,-76.5 3576,-76.5 3576,-76.5 3520,-76.5 3520,-76.5 3514,-76.5 3508,-70.5 3508,-64.5 3508,-64.5 3508,-52.5 3508,-52.5 3508,-46.5 3514,-40.5 3520,-40.5"/>
<text text-anchor="middle" x="3548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_interrupts_int_requestor -->
<g id="node209" class="node">
<title>system_cpu13_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3138.5,-171.5C3138.5,-171.5 3209.5,-171.5 3209.5,-171.5 3215.5,-171.5 3221.5,-177.5 3221.5,-183.5 3221.5,-183.5 3221.5,-195.5 3221.5,-195.5 3221.5,-201.5 3215.5,-207.5 3209.5,-207.5 3209.5,-207.5 3138.5,-207.5 3138.5,-207.5 3132.5,-207.5 3126.5,-201.5 3126.5,-195.5 3126.5,-195.5 3126.5,-183.5 3126.5,-183.5 3126.5,-177.5 3132.5,-171.5 3138.5,-171.5"/>
<text text-anchor="middle" x="3174" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu13_interrupts_int_responder -->
<g id="node210" class="node">
<title>system_cpu13_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3021.5,-171.5C3021.5,-171.5 3096.5,-171.5 3096.5,-171.5 3102.5,-171.5 3108.5,-177.5 3108.5,-183.5 3108.5,-183.5 3108.5,-195.5 3108.5,-195.5 3108.5,-201.5 3102.5,-207.5 3096.5,-207.5 3096.5,-207.5 3021.5,-207.5 3021.5,-207.5 3015.5,-207.5 3009.5,-201.5 3009.5,-195.5 3009.5,-195.5 3009.5,-183.5 3009.5,-183.5 3009.5,-177.5 3015.5,-171.5 3021.5,-171.5"/>
<text text-anchor="middle" x="3059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu13_interrupts_pio -->
<g id="node211" class="node">
<title>system_cpu13_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2949,-171.5C2949,-171.5 2979,-171.5 2979,-171.5 2985,-171.5 2991,-177.5 2991,-183.5 2991,-183.5 2991,-195.5 2991,-195.5 2991,-201.5 2985,-207.5 2979,-207.5 2979,-207.5 2949,-207.5 2949,-207.5 2943,-207.5 2937,-201.5 2937,-195.5 2937,-195.5 2937,-183.5 2937,-183.5 2937,-177.5 2943,-171.5 2949,-171.5"/>
<text text-anchor="middle" x="2964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu14_icache_port -->
<g id="node212" class="node">
<title>system_cpu14_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8008,-171.5C8008,-171.5 8070,-171.5 8070,-171.5 8076,-171.5 8082,-177.5 8082,-183.5 8082,-183.5 8082,-195.5 8082,-195.5 8082,-201.5 8076,-207.5 8070,-207.5 8070,-207.5 8008,-207.5 8008,-207.5 8002,-207.5 7996,-201.5 7996,-195.5 7996,-195.5 7996,-183.5 7996,-183.5 7996,-177.5 8002,-171.5 8008,-171.5"/>
<text text-anchor="middle" x="8039" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu14_icache_cpu_side -->
<g id="node216" class="node">
<title>system_cpu14_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8198.5,-40.5C8198.5,-40.5 8245.5,-40.5 8245.5,-40.5 8251.5,-40.5 8257.5,-46.5 8257.5,-52.5 8257.5,-52.5 8257.5,-64.5 8257.5,-64.5 8257.5,-70.5 8251.5,-76.5 8245.5,-76.5 8245.5,-76.5 8198.5,-76.5 8198.5,-76.5 8192.5,-76.5 8186.5,-70.5 8186.5,-64.5 8186.5,-64.5 8186.5,-52.5 8186.5,-52.5 8186.5,-46.5 8192.5,-40.5 8198.5,-40.5"/>
<text text-anchor="middle" x="8222" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side -->
<g id="edge58" class="edge">
<title>system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side</title>
<path fill="none" stroke="black" d="M8055.32,-171.48C8064.26,-163.04 8075.96,-153.32 8088,-147 8124.28,-127.97 8143.39,-146.43 8177,-123 8190.56,-113.55 8201.43,-98.63 8209.09,-85.63"/>
<polygon fill="black" stroke="black" points="8212.31,-87.05 8214.1,-76.61 8206.19,-83.66 8212.31,-87.05"/>
</g>
<!-- system_cpu14_dcache_port -->
<g id="node213" class="node">
<title>system_cpu14_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7898.5,-171.5C7898.5,-171.5 7965.5,-171.5 7965.5,-171.5 7971.5,-171.5 7977.5,-177.5 7977.5,-183.5 7977.5,-183.5 7977.5,-195.5 7977.5,-195.5 7977.5,-201.5 7971.5,-207.5 7965.5,-207.5 7965.5,-207.5 7898.5,-207.5 7898.5,-207.5 7892.5,-207.5 7886.5,-201.5 7886.5,-195.5 7886.5,-195.5 7886.5,-183.5 7886.5,-183.5 7886.5,-177.5 7892.5,-171.5 7898.5,-171.5"/>
<text text-anchor="middle" x="7932" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu14_dcache_cpu_side -->
<g id="node218" class="node">
<title>system_cpu14_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8004.5,-40.5C8004.5,-40.5 8051.5,-40.5 8051.5,-40.5 8057.5,-40.5 8063.5,-46.5 8063.5,-52.5 8063.5,-52.5 8063.5,-64.5 8063.5,-64.5 8063.5,-70.5 8057.5,-76.5 8051.5,-76.5 8051.5,-76.5 8004.5,-76.5 8004.5,-76.5 7998.5,-76.5 7992.5,-70.5 7992.5,-64.5 7992.5,-64.5 7992.5,-52.5 7992.5,-52.5 7992.5,-46.5 7998.5,-40.5 8004.5,-40.5"/>
<text text-anchor="middle" x="8028" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side -->
<g id="edge59" class="edge">
<title>system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7945.64,-171.42C7956.03,-158.3 7970.62,-139.66 7983,-123 7992.18,-110.64 8002.11,-96.7 8010.29,-85.04"/>
<polygon fill="black" stroke="black" points="8013.31,-86.83 8016.17,-76.63 8007.58,-82.82 8013.31,-86.83"/>
</g>
<!-- system_cpu14_mmu_itb_walker_port -->
<g id="node214" class="node">
<title>system_cpu14_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8437,-171.5C8437,-171.5 8467,-171.5 8467,-171.5 8473,-171.5 8479,-177.5 8479,-183.5 8479,-183.5 8479,-195.5 8479,-195.5 8479,-201.5 8473,-207.5 8467,-207.5 8467,-207.5 8437,-207.5 8437,-207.5 8431,-207.5 8425,-201.5 8425,-195.5 8425,-195.5 8425,-183.5 8425,-183.5 8425,-177.5 8431,-171.5 8437,-171.5"/>
<text text-anchor="middle" x="8452" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_itb_walker_cache_cpu_side -->
<g id="node220" class="node">
<title>system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8400.5,-40.5C8400.5,-40.5 8447.5,-40.5 8447.5,-40.5 8453.5,-40.5 8459.5,-46.5 8459.5,-52.5 8459.5,-52.5 8459.5,-64.5 8459.5,-64.5 8459.5,-70.5 8453.5,-76.5 8447.5,-76.5 8447.5,-76.5 8400.5,-76.5 8400.5,-76.5 8394.5,-76.5 8388.5,-70.5 8388.5,-64.5 8388.5,-64.5 8388.5,-52.5 8388.5,-52.5 8388.5,-46.5 8394.5,-40.5 8400.5,-40.5"/>
<text text-anchor="middle" x="8424" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side -->
<g id="edge60" class="edge">
<title>system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8448.28,-171.37C8443.57,-149.68 8435.41,-112.08 8429.86,-86.51"/>
<polygon fill="black" stroke="black" points="8433.28,-85.73 8427.73,-76.7 8426.43,-87.22 8433.28,-85.73"/>
</g>
<!-- system_cpu14_mmu_dtb_walker_port -->
<g id="node215" class="node">
<title>system_cpu14_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8612,-171.5C8612,-171.5 8642,-171.5 8642,-171.5 8648,-171.5 8654,-177.5 8654,-183.5 8654,-183.5 8654,-195.5 8654,-195.5 8654,-201.5 8648,-207.5 8642,-207.5 8642,-207.5 8612,-207.5 8612,-207.5 8606,-207.5 8600,-201.5 8600,-195.5 8600,-195.5 8600,-183.5 8600,-183.5 8600,-177.5 8606,-171.5 8612,-171.5"/>
<text text-anchor="middle" x="8627" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_dtb_walker_cache_cpu_side -->
<g id="node222" class="node">
<title>system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8598.5,-40.5C8598.5,-40.5 8645.5,-40.5 8645.5,-40.5 8651.5,-40.5 8657.5,-46.5 8657.5,-52.5 8657.5,-52.5 8657.5,-64.5 8657.5,-64.5 8657.5,-70.5 8651.5,-76.5 8645.5,-76.5 8645.5,-76.5 8598.5,-76.5 8598.5,-76.5 8592.5,-76.5 8586.5,-70.5 8586.5,-64.5 8586.5,-64.5 8586.5,-52.5 8586.5,-52.5 8586.5,-46.5 8592.5,-40.5 8598.5,-40.5"/>
<text text-anchor="middle" x="8622" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side -->
<g id="edge61" class="edge">
<title>system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8626.34,-171.37C8625.5,-149.78 8624.05,-112.41 8623.06,-86.85"/>
<polygon fill="black" stroke="black" points="8626.55,-86.56 8622.67,-76.7 8619.56,-86.83 8626.55,-86.56"/>
</g>
<!-- system_cpu14_icache_mem_side -->
<g id="node217" class="node">
<title>system_cpu14_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8100,-40.5C8100,-40.5 8156,-40.5 8156,-40.5 8162,-40.5 8168,-46.5 8168,-52.5 8168,-52.5 8168,-64.5 8168,-64.5 8168,-70.5 8162,-76.5 8156,-76.5 8156,-76.5 8100,-76.5 8100,-76.5 8094,-76.5 8088,-70.5 8088,-64.5 8088,-64.5 8088,-52.5 8088,-52.5 8088,-46.5 8094,-40.5 8100,-40.5"/>
<text text-anchor="middle" x="8128" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dcache_mem_side -->
<g id="node219" class="node">
<title>system_cpu14_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7906,-40.5C7906,-40.5 7962,-40.5 7962,-40.5 7968,-40.5 7974,-46.5 7974,-52.5 7974,-52.5 7974,-64.5 7974,-64.5 7974,-70.5 7968,-76.5 7962,-76.5 7962,-76.5 7906,-76.5 7906,-76.5 7900,-76.5 7894,-70.5 7894,-64.5 7894,-64.5 7894,-52.5 7894,-52.5 7894,-46.5 7900,-40.5 7906,-40.5"/>
<text text-anchor="middle" x="7934" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_itb_walker_cache_mem_side -->
<g id="node221" class="node">
<title>system_cpu14_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8302,-40.5C8302,-40.5 8358,-40.5 8358,-40.5 8364,-40.5 8370,-46.5 8370,-52.5 8370,-52.5 8370,-64.5 8370,-64.5 8370,-70.5 8364,-76.5 8358,-76.5 8358,-76.5 8302,-76.5 8302,-76.5 8296,-76.5 8290,-70.5 8290,-64.5 8290,-64.5 8290,-52.5 8290,-52.5 8290,-46.5 8296,-40.5 8302,-40.5"/>
<text text-anchor="middle" x="8330" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dtb_walker_cache_mem_side -->
<g id="node223" class="node">
<title>system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8500,-40.5C8500,-40.5 8556,-40.5 8556,-40.5 8562,-40.5 8568,-46.5 8568,-52.5 8568,-52.5 8568,-64.5 8568,-64.5 8568,-70.5 8562,-76.5 8556,-76.5 8556,-76.5 8500,-76.5 8500,-76.5 8494,-76.5 8488,-70.5 8488,-64.5 8488,-64.5 8488,-52.5 8488,-52.5 8488,-46.5 8494,-40.5 8500,-40.5"/>
<text text-anchor="middle" x="8528" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_interrupts_int_requestor -->
<g id="node224" class="node">
<title>system_cpu14_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8301.5,-171.5C8301.5,-171.5 8372.5,-171.5 8372.5,-171.5 8378.5,-171.5 8384.5,-177.5 8384.5,-183.5 8384.5,-183.5 8384.5,-195.5 8384.5,-195.5 8384.5,-201.5 8378.5,-207.5 8372.5,-207.5 8372.5,-207.5 8301.5,-207.5 8301.5,-207.5 8295.5,-207.5 8289.5,-201.5 8289.5,-195.5 8289.5,-195.5 8289.5,-183.5 8289.5,-183.5 8289.5,-177.5 8295.5,-171.5 8301.5,-171.5"/>
<text text-anchor="middle" x="8337" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu14_interrupts_int_responder -->
<g id="node225" class="node">
<title>system_cpu14_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8184.5,-171.5C8184.5,-171.5 8259.5,-171.5 8259.5,-171.5 8265.5,-171.5 8271.5,-177.5 8271.5,-183.5 8271.5,-183.5 8271.5,-195.5 8271.5,-195.5 8271.5,-201.5 8265.5,-207.5 8259.5,-207.5 8259.5,-207.5 8184.5,-207.5 8184.5,-207.5 8178.5,-207.5 8172.5,-201.5 8172.5,-195.5 8172.5,-195.5 8172.5,-183.5 8172.5,-183.5 8172.5,-177.5 8178.5,-171.5 8184.5,-171.5"/>
<text text-anchor="middle" x="8222" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu14_interrupts_pio -->
<g id="node226" class="node">
<title>system_cpu14_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8112,-171.5C8112,-171.5 8142,-171.5 8142,-171.5 8148,-171.5 8154,-177.5 8154,-183.5 8154,-183.5 8154,-195.5 8154,-195.5 8154,-201.5 8148,-207.5 8142,-207.5 8142,-207.5 8112,-207.5 8112,-207.5 8106,-207.5 8100,-201.5 8100,-195.5 8100,-195.5 8100,-183.5 8100,-183.5 8100,-177.5 8106,-171.5 8112,-171.5"/>
<text text-anchor="middle" x="8127" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu15_icache_port -->
<g id="node227" class="node">
<title>system_cpu15_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3742,-171.5C3742,-171.5 3804,-171.5 3804,-171.5 3810,-171.5 3816,-177.5 3816,-183.5 3816,-183.5 3816,-195.5 3816,-195.5 3816,-201.5 3810,-207.5 3804,-207.5 3804,-207.5 3742,-207.5 3742,-207.5 3736,-207.5 3730,-201.5 3730,-195.5 3730,-195.5 3730,-183.5 3730,-183.5 3730,-177.5 3736,-171.5 3742,-171.5"/>
<text text-anchor="middle" x="3773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu15_icache_cpu_side -->
<g id="node231" class="node">
<title>system_cpu15_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3913.5,-40.5C3913.5,-40.5 3960.5,-40.5 3960.5,-40.5 3966.5,-40.5 3972.5,-46.5 3972.5,-52.5 3972.5,-52.5 3972.5,-64.5 3972.5,-64.5 3972.5,-70.5 3966.5,-76.5 3960.5,-76.5 3960.5,-76.5 3913.5,-76.5 3913.5,-76.5 3907.5,-76.5 3901.5,-70.5 3901.5,-64.5 3901.5,-64.5 3901.5,-52.5 3901.5,-52.5 3901.5,-46.5 3907.5,-40.5 3913.5,-40.5"/>
<text text-anchor="middle" x="3937" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side -->
<g id="edge62" class="edge">
<title>system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3792.83,-171.3C3801.67,-163.74 3812.26,-154.82 3822,-147 3849.87,-124.62 3882.35,-100.04 3905.67,-82.65"/>
<polygon fill="black" stroke="black" points="3907.88,-85.36 3913.82,-76.58 3903.71,-79.74 3907.88,-85.36"/>
</g>
<!-- system_cpu15_dcache_port -->
<g id="node228" class="node">
<title>system_cpu15_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3632.5,-171.5C3632.5,-171.5 3699.5,-171.5 3699.5,-171.5 3705.5,-171.5 3711.5,-177.5 3711.5,-183.5 3711.5,-183.5 3711.5,-195.5 3711.5,-195.5 3711.5,-201.5 3705.5,-207.5 3699.5,-207.5 3699.5,-207.5 3632.5,-207.5 3632.5,-207.5 3626.5,-207.5 3620.5,-201.5 3620.5,-195.5 3620.5,-195.5 3620.5,-183.5 3620.5,-183.5 3620.5,-177.5 3626.5,-171.5 3632.5,-171.5"/>
<text text-anchor="middle" x="3666" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu15_dcache_cpu_side -->
<g id="node233" class="node">
<title>system_cpu15_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3668.5,-40.5C3668.5,-40.5 3715.5,-40.5 3715.5,-40.5 3721.5,-40.5 3727.5,-46.5 3727.5,-52.5 3727.5,-52.5 3727.5,-64.5 3727.5,-64.5 3727.5,-70.5 3721.5,-76.5 3715.5,-76.5 3715.5,-76.5 3668.5,-76.5 3668.5,-76.5 3662.5,-76.5 3656.5,-70.5 3656.5,-64.5 3656.5,-64.5 3656.5,-52.5 3656.5,-52.5 3656.5,-46.5 3662.5,-40.5 3668.5,-40.5"/>
<text text-anchor="middle" x="3692" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side -->
<g id="edge63" class="edge">
<title>system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3669.45,-171.37C3673.82,-149.68 3681.4,-112.08 3686.56,-86.51"/>
<polygon fill="black" stroke="black" points="3689.99,-87.2 3688.53,-76.7 3683.13,-85.81 3689.99,-87.2"/>
</g>
<!-- system_cpu15_mmu_itb_walker_port -->
<g id="node229" class="node">
<title>system_cpu15_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4171,-171.5C4171,-171.5 4201,-171.5 4201,-171.5 4207,-171.5 4213,-177.5 4213,-183.5 4213,-183.5 4213,-195.5 4213,-195.5 4213,-201.5 4207,-207.5 4201,-207.5 4201,-207.5 4171,-207.5 4171,-207.5 4165,-207.5 4159,-201.5 4159,-195.5 4159,-195.5 4159,-183.5 4159,-183.5 4159,-177.5 4165,-171.5 4171,-171.5"/>
<text text-anchor="middle" x="4186" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_itb_walker_cache_cpu_side -->
<g id="node235" class="node">
<title>system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4133.5,-40.5C4133.5,-40.5 4180.5,-40.5 4180.5,-40.5 4186.5,-40.5 4192.5,-46.5 4192.5,-52.5 4192.5,-52.5 4192.5,-64.5 4192.5,-64.5 4192.5,-70.5 4186.5,-76.5 4180.5,-76.5 4180.5,-76.5 4133.5,-76.5 4133.5,-76.5 4127.5,-76.5 4121.5,-70.5 4121.5,-64.5 4121.5,-64.5 4121.5,-52.5 4121.5,-52.5 4121.5,-46.5 4127.5,-40.5 4133.5,-40.5"/>
<text text-anchor="middle" x="4157" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side -->
<g id="edge64" class="edge">
<title>system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4182.15,-171.37C4177.27,-149.68 4168.82,-112.08 4163.07,-86.51"/>
<polygon fill="black" stroke="black" points="4166.48,-85.69 4160.87,-76.7 4159.65,-87.23 4166.48,-85.69"/>
</g>
<!-- system_cpu15_mmu_dtb_walker_port -->
<g id="node230" class="node">
<title>system_cpu15_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4346,-171.5C4346,-171.5 4376,-171.5 4376,-171.5 4382,-171.5 4388,-177.5 4388,-183.5 4388,-183.5 4388,-195.5 4388,-195.5 4388,-201.5 4382,-207.5 4376,-207.5 4376,-207.5 4346,-207.5 4346,-207.5 4340,-207.5 4334,-201.5 4334,-195.5 4334,-195.5 4334,-183.5 4334,-183.5 4334,-177.5 4340,-171.5 4346,-171.5"/>
<text text-anchor="middle" x="4361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_dtb_walker_cache_cpu_side -->
<g id="node237" class="node">
<title>system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4327.5,-40.5C4327.5,-40.5 4374.5,-40.5 4374.5,-40.5 4380.5,-40.5 4386.5,-46.5 4386.5,-52.5 4386.5,-52.5 4386.5,-64.5 4386.5,-64.5 4386.5,-70.5 4380.5,-76.5 4374.5,-76.5 4374.5,-76.5 4327.5,-76.5 4327.5,-76.5 4321.5,-76.5 4315.5,-70.5 4315.5,-64.5 4315.5,-64.5 4315.5,-52.5 4315.5,-52.5 4315.5,-46.5 4321.5,-40.5 4327.5,-40.5"/>
<text text-anchor="middle" x="4351" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side -->
<g id="edge65" class="edge">
<title>system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4359.67,-171.37C4358,-149.78 4355.1,-112.41 4353.12,-86.85"/>
<polygon fill="black" stroke="black" points="4356.6,-86.4 4352.33,-76.7 4349.62,-86.94 4356.6,-86.4"/>
</g>
<!-- system_cpu15_icache_mem_side -->
<g id="node232" class="node">
<title>system_cpu15_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4003,-40.5C4003,-40.5 4059,-40.5 4059,-40.5 4065,-40.5 4071,-46.5 4071,-52.5 4071,-52.5 4071,-64.5 4071,-64.5 4071,-70.5 4065,-76.5 4059,-76.5 4059,-76.5 4003,-76.5 4003,-76.5 3997,-76.5 3991,-70.5 3991,-64.5 3991,-64.5 3991,-52.5 3991,-52.5 3991,-46.5 3997,-40.5 4003,-40.5"/>
<text text-anchor="middle" x="4031" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dcache_mem_side -->
<g id="node234" class="node">
<title>system_cpu15_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3758,-40.5C3758,-40.5 3814,-40.5 3814,-40.5 3820,-40.5 3826,-46.5 3826,-52.5 3826,-52.5 3826,-64.5 3826,-64.5 3826,-70.5 3820,-76.5 3814,-76.5 3814,-76.5 3758,-76.5 3758,-76.5 3752,-76.5 3746,-70.5 3746,-64.5 3746,-64.5 3746,-52.5 3746,-52.5 3746,-46.5 3752,-40.5 3758,-40.5"/>
<text text-anchor="middle" x="3786" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_itb_walker_cache_mem_side -->
<g id="node236" class="node">
<title>system_cpu15_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4223,-40.5C4223,-40.5 4279,-40.5 4279,-40.5 4285,-40.5 4291,-46.5 4291,-52.5 4291,-52.5 4291,-64.5 4291,-64.5 4291,-70.5 4285,-76.5 4279,-76.5 4279,-76.5 4223,-76.5 4223,-76.5 4217,-76.5 4211,-70.5 4211,-64.5 4211,-64.5 4211,-52.5 4211,-52.5 4211,-46.5 4217,-40.5 4223,-40.5"/>
<text text-anchor="middle" x="4251" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dtb_walker_cache_mem_side -->
<g id="node238" class="node">
<title>system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4417,-40.5C4417,-40.5 4473,-40.5 4473,-40.5 4479,-40.5 4485,-46.5 4485,-52.5 4485,-52.5 4485,-64.5 4485,-64.5 4485,-70.5 4479,-76.5 4473,-76.5 4473,-76.5 4417,-76.5 4417,-76.5 4411,-76.5 4405,-70.5 4405,-64.5 4405,-64.5 4405,-52.5 4405,-52.5 4405,-46.5 4411,-40.5 4417,-40.5"/>
<text text-anchor="middle" x="4445" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_interrupts_int_requestor -->
<g id="node239" class="node">
<title>system_cpu15_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4035.5,-171.5C4035.5,-171.5 4106.5,-171.5 4106.5,-171.5 4112.5,-171.5 4118.5,-177.5 4118.5,-183.5 4118.5,-183.5 4118.5,-195.5 4118.5,-195.5 4118.5,-201.5 4112.5,-207.5 4106.5,-207.5 4106.5,-207.5 4035.5,-207.5 4035.5,-207.5 4029.5,-207.5 4023.5,-201.5 4023.5,-195.5 4023.5,-195.5 4023.5,-183.5 4023.5,-183.5 4023.5,-177.5 4029.5,-171.5 4035.5,-171.5"/>
<text text-anchor="middle" x="4071" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu15_interrupts_int_responder -->
<g id="node240" class="node">
<title>system_cpu15_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3918.5,-171.5C3918.5,-171.5 3993.5,-171.5 3993.5,-171.5 3999.5,-171.5 4005.5,-177.5 4005.5,-183.5 4005.5,-183.5 4005.5,-195.5 4005.5,-195.5 4005.5,-201.5 3999.5,-207.5 3993.5,-207.5 3993.5,-207.5 3918.5,-207.5 3918.5,-207.5 3912.5,-207.5 3906.5,-201.5 3906.5,-195.5 3906.5,-195.5 3906.5,-183.5 3906.5,-183.5 3906.5,-177.5 3912.5,-171.5 3918.5,-171.5"/>
<text text-anchor="middle" x="3956" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu15_interrupts_pio -->
<g id="node241" class="node">
<title>system_cpu15_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3846,-171.5C3846,-171.5 3876,-171.5 3876,-171.5 3882,-171.5 3888,-177.5 3888,-183.5 3888,-183.5 3888,-195.5 3888,-195.5 3888,-201.5 3882,-207.5 3876,-207.5 3876,-207.5 3846,-207.5 3846,-207.5 3840,-207.5 3834,-201.5 3834,-195.5 3834,-195.5 3834,-183.5 3834,-183.5 3834,-177.5 3840,-171.5 3846,-171.5"/>
<text text-anchor="middle" x="3861" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.22,-425.48C7883.18,-425.19 14521.04,-421.75 14560,-392 14618.29,-347.49 14619.46,-247.76 14617.36,-207.67"/>
<polygon fill="black" stroke="black" points="7157.2,-421.98 7147.2,-425.48 7157.21,-428.98 7157.2,-421.98"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.18,-425.39C7780.62,-424.24 12736.67,-414.42 12766,-392 12824.26,-347.45 12825.45,-247.75 12823.35,-207.67"/>
<polygon fill="black" stroke="black" points="7157.03,-421.89 7147.03,-425.4 7157.04,-428.89 7157.03,-421.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.08,-425.44C7832.99,-424.75 13628.86,-418.08 13663,-392 13721.28,-347.47 13722.45,-247.76 13720.36,-207.67"/>
<polygon fill="black" stroke="black" points="7157.04,-421.94 7147.04,-425.45 7157.05,-428.94 7157.04,-421.94"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.17,-425.52C7503.66,-425.49 9137.03,-423.66 9178,-392 9236.04,-347.15 9237.35,-247.62 9235.32,-207.63"/>
<polygon fill="black" stroke="black" points="7157.06,-422.02 7147.06,-425.52 7157.06,-429.02 7157.06,-422.02"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.14,-425.3C7588.02,-423.92 10045.05,-415.03 10075,-392 10133.14,-347.29 10134.4,-247.68 10132.34,-207.65"/>
<polygon fill="black" stroke="black" points="7157.03,-421.8 7147.04,-425.34 7157.05,-428.8 7157.03,-421.8"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.58,-425.47C7660.54,-425.2 10932.53,-422.26 10972,-392 11030.2,-347.37 11031.42,-247.71 11029.35,-207.66"/>
<polygon fill="black" stroke="black" points="7157.24,-421.97 7147.25,-425.48 7157.25,-428.97 7157.24,-421.97"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.29,-425.58C7722.14,-426.22 11819.96,-429.54 11869,-392 11927.24,-347.42 11928.44,-247.73 11926.35,-207.66"/>
<polygon fill="black" stroke="black" points="7157.29,-422.08 7147.28,-425.57 7157.28,-429.08 7157.29,-422.08"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor -->
<g id="edge74" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.73,-404.83C7041.86,-402.85 7035.86,-401.16 7030,-400 7008.53,-395.76 5471.97,-404.5 5454,-392 5391.84,-348.78 5380.47,-247.85 5378.43,-207.56"/>
<polygon fill="black" stroke="black" points="7046.82,-408.22 7057.41,-408.37 7049.22,-401.65 7046.82,-408.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor -->
<g id="edge75" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.72,-404.87C7041.86,-402.88 7035.85,-401.18 7030,-400 7011.51,-396.29 6366.45,-402.82 6351,-392 6288.98,-348.57 6277.53,-247.77 6275.44,-207.53"/>
<polygon fill="black" stroke="black" points="7046.81,-408.26 7057.4,-408.42 7049.22,-401.69 7046.81,-408.26"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor -->
<g id="edge76" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7111.8,-399.9C7113.34,-397.29 7114.77,-394.64 7116,-392 7146.15,-327.34 7163.01,-243.22 7169.22,-207.62"/>
<polygon fill="black" stroke="black" points="7108.79,-398.12 7106.33,-408.42 7114.68,-401.9 7108.79,-398.12"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor -->
<g id="edge77" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.95,-404.88C7042.02,-402.88 7035.94,-401.16 7030,-400 7007.95,-395.69 577.47,-404.79 559,-392 496.76,-348.9 485.43,-247.9 483.42,-207.58"/>
<polygon fill="black" stroke="black" points="7047.15,-408.32 7057.75,-408.48 7049.57,-401.75 7047.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor -->
<g id="edge78" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.95,-404.88C7042.02,-402.88 7035.93,-401.16 7030,-400 7011.01,-396.29 1471.91,-403.02 1456,-392 1393.76,-348.89 1382.43,-247.9 1380.42,-207.57"/>
<polygon fill="black" stroke="black" points="7047.15,-408.32 7057.75,-408.48 7049.57,-401.75 7047.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor -->
<g id="edge79" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.95,-404.88C7042.02,-402.88 7035.93,-401.16 7030,-400 7014.06,-396.88 2366.35,-401.25 2353,-392 2290.77,-348.88 2279.43,-247.9 2277.42,-207.57"/>
<polygon fill="black" stroke="black" points="7047.15,-408.32 7057.75,-408.48 7049.57,-401.75 7047.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor -->
<g id="edge80" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.95,-404.89C7042.02,-402.88 7035.93,-401.16 7030,-400 7004.24,-394.96 3271.57,-406.95 3250,-392 3187.78,-348.87 3176.44,-247.89 3174.42,-207.57"/>
<polygon fill="black" stroke="black" points="7047.15,-408.32 7057.75,-408.49 7049.57,-401.75 7047.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor -->
<g id="edge81" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7157.15,-425.78C7397.94,-426.58 8236.5,-426.82 8281,-392 8338.76,-346.8 8340.24,-247.47 8338.29,-207.58"/>
<polygon fill="black" stroke="black" points="7157.16,-422.28 7147.15,-425.75 7157.13,-429.28 7157.16,-422.28"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor -->
<g id="edge82" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7047.95,-404.89C7042.02,-402.88 7035.93,-401.16 7030,-400 7010.35,-396.15 4163.45,-403.41 4147,-392 4084.79,-348.85 4073.44,-247.88 4071.42,-207.57"/>
<polygon fill="black" stroke="black" points="7047.15,-408.33 7057.75,-408.49 7049.57,-401.76 7047.15,-408.33"/>
</g>
<!-- system_l2_mem_side -->
<g id="node245" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4637,-40.5C4637,-40.5 4693,-40.5 4693,-40.5 4699,-40.5 4705,-46.5 4705,-52.5 4705,-52.5 4705,-64.5 4705,-64.5 4705,-70.5 4699,-76.5 4693,-76.5 4693,-76.5 4637,-76.5 4637,-76.5 4631,-76.5 4625,-70.5 4625,-64.5 4625,-64.5 4625,-52.5 4625,-52.5 4625,-46.5 4631,-40.5 4637,-40.5"/>
<text text-anchor="middle" x="4665" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M7047.95,-404.89C7042.02,-402.89 7035.93,-401.17 7030,-400 7012.86,-396.63 4527.33,-404.37 4515,-392 4476.56,-353.44 4487.88,-194.21 4515,-147 4538.42,-106.22 4589,-82.65 4624.94,-70.45"/>
<polygon fill="black" stroke="black" points="7047.15,-408.33 7057.75,-408.49 7049.57,-401.76 7047.15,-408.33"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node243" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6915,-408.5C6915,-408.5 7009,-408.5 7009,-408.5 7015,-408.5 7021,-414.5 7021,-420.5 7021,-420.5 7021,-432.5 7021,-432.5 7021,-438.5 7015,-444.5 7009,-444.5 7009,-444.5 6915,-444.5 6915,-444.5 6909,-444.5 6903,-438.5 6903,-432.5 6903,-432.5 6903,-420.5 6903,-420.5 6903,-414.5 6909,-408.5 6915,-408.5"/>
<text text-anchor="middle" x="6962" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.47C7009.71,-404.97 7020.08,-401.81 7030,-400 7042.66,-397.7 14431.71,-399.72 14442,-392 14496.42,-351.19 14502.85,-262.8 14502.34,-217.89"/>
<polygon fill="black" stroke="black" points="14505.83,-217.63 14502.09,-207.72 14498.84,-217.8 14505.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.47C7009.71,-404.97 7020.08,-401.81 7030,-400 7042.55,-397.72 14365.33,-400.31 14375,-392 14424.98,-349.07 14418.67,-262.03 14411.5,-217.73"/>
<polygon fill="black" stroke="black" points="14414.91,-216.94 14409.74,-207.69 14408.02,-218.14 14414.91,-216.94"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.71,-404.97 7020.08,-401.81 7030,-400 7049.19,-396.51 12632.4,-403.71 12648,-392 12702.41,-351.18 12708.85,-262.8 12708.34,-217.89"/>
<polygon fill="black" stroke="black" points="12711.83,-217.63 12708.09,-207.72 12704.84,-217.8 12711.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.71,-404.97 7020.08,-401.81 7030,-400 7048.96,-396.55 12566.38,-404.56 12581,-392 12630.97,-349.06 12624.66,-262.03 12617.5,-217.73"/>
<polygon fill="black" stroke="black" points="12620.91,-216.94 12615.74,-207.69 12614.02,-218.14 12620.91,-216.94"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.47C7009.71,-404.97 7020.08,-401.81 7030,-400 7052.26,-395.95 13526.9,-405.57 13545,-392 13599.41,-351.18 13605.85,-262.8 13605.34,-217.89"/>
<polygon fill="black" stroke="black" points="13608.83,-217.63 13605.09,-207.72 13601.84,-217.8 13608.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.47C7009.71,-404.97 7020.08,-401.81 7030,-400 7041.01,-398 13469.51,-399.29 13478,-392 13527.98,-349.07 13521.66,-262.03 13514.5,-217.73"/>
<polygon fill="black" stroke="black" points="13517.91,-216.94 13512.74,-207.69 13511.02,-218.14 13517.91,-216.94"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.49C7009.72,-404.99 7020.08,-401.82 7030,-400 7043.87,-397.46 9048.73,-400.47 9060,-392 9114.36,-351.11 9120.82,-262.76 9120.33,-217.87"/>
<polygon fill="black" stroke="black" points="9123.82,-217.62 9120.09,-207.71 9116.82,-217.79 9123.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.49C7009.72,-404.99 7020.08,-401.82 7030,-400 7043.41,-397.54 8982.67,-400.9 8993,-392 9042.92,-349 9036.63,-261.99 9029.48,-217.71"/>
<polygon fill="black" stroke="black" points="9032.9,-216.93 9027.73,-207.68 9026.01,-218.13 9032.9,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder -->
<g id="edge92" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.49C7009.72,-404.98 7020.08,-401.81 7030,-400 7050,-396.35 9940.75,-404.21 9957,-392 10011.38,-351.14 10017.83,-262.78 10017.33,-217.88"/>
<polygon fill="black" stroke="black" points="10020.83,-217.62 10017.09,-207.71 10013.83,-217.79 10020.83,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio -->
<g id="edge91" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.49C7009.72,-404.98 7020.08,-401.81 7030,-400 7049.54,-396.43 9874.94,-404.95 9890,-392 9939.95,-349.03 9933.65,-262.01 9926.49,-217.72"/>
<polygon fill="black" stroke="black" points="9929.91,-216.93 9924.73,-207.68 9923.01,-218.14 9929.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder -->
<g id="edge94" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.72,-404.98 7020.08,-401.81 7030,-400 7043.06,-397.62 10843.38,-399.97 10854,-392 10908.4,-351.16 10914.84,-262.79 10914.34,-217.88"/>
<polygon fill="black" stroke="black" points="10917.83,-217.63 10914.09,-207.71 10910.83,-217.79 10917.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio -->
<g id="edge93" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.72,-404.98 7020.08,-401.81 7030,-400 7042.83,-397.66 10777.11,-400.5 10787,-392 10836.96,-349.05 10830.65,-262.02 10823.49,-217.72"/>
<polygon fill="black" stroke="black" points="10826.91,-216.93 10821.74,-207.69 10820.01,-218.14 10826.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder -->
<g id="edge96" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.71,-404.98 7020.08,-401.81 7030,-400 7046.13,-397.06 11737.89,-401.84 11751,-392 11805.41,-351.17 11811.84,-262.79 11811.34,-217.89"/>
<polygon fill="black" stroke="black" points="11814.83,-217.63 11811.09,-207.71 11807.83,-217.8 11814.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio -->
<g id="edge95" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.16,-408.48C7009.71,-404.98 7020.08,-401.81 7030,-400 7045.9,-397.1 11671.74,-402.53 11684,-392 11733.97,-349.06 11727.66,-262.02 11720.5,-217.73"/>
<polygon fill="black" stroke="black" points="11723.91,-216.93 11718.74,-207.69 11717.02,-218.14 11723.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder -->
<g id="edge98" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.96,-425.24C6613.19,-423.87 5354.02,-416.5 5322,-392 5267.98,-350.66 5261.36,-262.52 5261.75,-217.77"/>
<polygon fill="black" stroke="black" points="5265.25,-217.71 5261.96,-207.64 5258.25,-217.57 5265.25,-217.71"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio -->
<g id="edge97" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.75,-425.39C6599.93,-424.71 5238.06,-420.08 5205,-392 5154.54,-349.14 5157.9,-262.07 5163.49,-217.74"/>
<polygon fill="black" stroke="black" points="5166.98,-218.09 5164.89,-207.7 5160.04,-217.12 5166.98,-218.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder -->
<g id="edge100" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.77,-424.69C6731.43,-422.12 6245.74,-412.99 6219,-392 6165.49,-350 6158.64,-262.16 6158.86,-217.63"/>
<polygon fill="black" stroke="black" points="6162.36,-217.61 6159.04,-207.55 6155.36,-217.48 6162.36,-217.61"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio -->
<g id="edge99" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.92,-425.21C6713.55,-424.01 6132.22,-418.19 6102,-392 6051.97,-348.64 6055.13,-261.79 6060.59,-217.63"/>
<polygon fill="black" stroke="black" points="6064.07,-218.01 6061.95,-207.63 6057.13,-217.06 6064.07,-218.01"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder -->
<g id="edge102" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6984.19,-408.37C6989.31,-403.53 6994.32,-397.96 6998,-392 7032.72,-335.77 7047.85,-258.12 7053.73,-217.59"/>
<polygon fill="black" stroke="black" points="7057.2,-218.04 7055.09,-207.66 7050.26,-217.09 7057.2,-218.04"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio -->
<g id="edge101" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio</title>
<path fill="none" stroke="black" d="M6962,-408.22C6962,-367.82 6962,-266.9 6962,-217.97"/>
<polygon fill="black" stroke="black" points="6965.5,-217.81 6962,-207.81 6958.5,-217.81 6965.5,-217.81"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder -->
<g id="edge104" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.82,-425.44C6252.54,-424.74 461.21,-417.77 427,-392 372.66,-351.08 366.19,-262.74 366.68,-217.86"/>
<polygon fill="black" stroke="black" points="370.18,-217.78 366.92,-207.7 363.18,-217.62 370.18,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio -->
<g id="edge103" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.77,-425.46C6245.78,-424.99 343.45,-420.01 310,-392 259.24,-349.49 262.74,-262.26 268.42,-217.82"/>
<polygon fill="black" stroke="black" points="271.91,-218.14 269.85,-207.75 264.98,-217.17 271.91,-218.14"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder -->
<g id="edge106" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.82,-425.39C6303.5,-424.25 1353.37,-414.14 1324,-392 1269.68,-351.05 1263.2,-262.73 1263.68,-217.86"/>
<polygon fill="black" stroke="black" points="1267.18,-217.78 1263.92,-207.7 1260.19,-217.61 1267.18,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio -->
<g id="edge105" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.53,-425.41C6294.94,-424.5 1235.79,-416.13 1207,-392 1156.25,-349.47 1159.74,-262.25 1165.43,-217.82"/>
<polygon fill="black" stroke="black" points="1168.92,-218.14 1166.85,-207.75 1161.98,-217.16 1168.92,-218.14"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder -->
<g id="edge108" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.71,-425.57C6359.76,-426.12 2270.07,-429.03 2221,-392 2166.7,-351.02 2160.22,-262.71 2160.69,-217.85"/>
<polygon fill="black" stroke="black" points="2164.19,-217.77 2160.92,-207.69 2157.19,-217.61 2164.19,-217.77"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio -->
<g id="edge107" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.95,-425.61C6353.4,-426.56 2152.31,-432.53 2104,-392 2053.28,-349.45 2056.76,-262.23 2062.43,-217.81"/>
<polygon fill="black" stroke="black" points="2065.92,-218.14 2063.85,-207.75 2058.99,-217.16 2065.92,-218.14"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder -->
<g id="edge110" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.65,-425.47C6420.15,-425.14 3157.44,-421.82 3118,-392 3063.74,-350.98 3057.23,-262.69 3057.69,-217.84"/>
<polygon fill="black" stroke="black" points="3061.2,-217.77 3057.93,-207.69 3054.2,-217.6 3061.2,-217.77"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio -->
<g id="edge109" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.77,-425.51C6412.29,-425.58 3040.06,-424.82 3001,-392 2950.31,-349.41 2953.78,-262.21 2959.44,-217.8"/>
<polygon fill="black" stroke="black" points="2962.93,-218.13 2960.86,-207.74 2956,-217.15 2962.93,-218.13"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder -->
<g id="edge112" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7000.52,-408.38C7009.98,-404.93 7020.21,-401.81 7030,-400 7045.47,-397.14 8150.44,-401.48 8163,-392 8217.3,-351.02 8223.78,-262.71 8223.31,-217.85"/>
<polygon fill="black" stroke="black" points="8226.81,-217.61 8223.08,-207.69 8219.81,-217.77 8226.81,-217.61"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio -->
<g id="edge111" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio</title>
<path fill="none" stroke="black" d="M7000.52,-408.39C7009.98,-404.94 7020.21,-401.81 7030,-400 7044.56,-397.3 8084.8,-401.68 8096,-392 8145.84,-348.91 8139.59,-261.94 8132.47,-217.69"/>
<polygon fill="black" stroke="black" points="8135.89,-216.92 8130.72,-207.67 8128.99,-218.12 8135.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder -->
<g id="edge114" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M6902.78,-425.31C6488.89,-423.9 4044.86,-414.63 4015,-392 3960.79,-350.91 3954.26,-262.65 3954.71,-217.83"/>
<polygon fill="black" stroke="black" points="3958.21,-217.75 3954.94,-207.68 3951.21,-217.6 3958.21,-217.75"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio -->
<g id="edge113" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio</title>
<path fill="none" stroke="black" d="M6902.79,-425.37C6479.4,-424.34 3927.85,-417.14 3898,-392 3847.36,-349.34 3850.8,-262.18 3856.45,-217.79"/>
<polygon fill="black" stroke="black" points="3859.94,-218.12 3857.86,-207.73 3853.01,-217.15 3859.94,-218.12"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node248" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M4561,-171.5C4561,-171.5 4591,-171.5 4591,-171.5 4597,-171.5 4603,-177.5 4603,-183.5 4603,-183.5 4603,-195.5 4603,-195.5 4603,-201.5 4597,-207.5 4591,-207.5 4591,-207.5 4561,-207.5 4561,-207.5 4555,-207.5 4549,-201.5 4549,-195.5 4549,-195.5 4549,-183.5 4549,-183.5 4549,-177.5 4555,-171.5 4561,-171.5"/>
<text text-anchor="middle" x="4576" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge115" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M6902.87,-425.68C6542.92,-426.64 4660.21,-429.85 4615,-392 4564.14,-349.42 4566.62,-262.22 4571.77,-217.81"/>
<polygon fill="black" stroke="black" points="4575.26,-218.11 4573.06,-207.74 4568.31,-217.21 4575.26,-218.11"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node249" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M4661,-171.5C4661,-171.5 4691,-171.5 4691,-171.5 4697,-171.5 4703,-177.5 4703,-183.5 4703,-183.5 4703,-195.5 4703,-195.5 4703,-201.5 4697,-207.5 4691,-207.5 4691,-207.5 4661,-207.5 4661,-207.5 4655,-207.5 4649,-201.5 4649,-195.5 4649,-195.5 4649,-183.5 4649,-183.5 4649,-177.5 4655,-171.5 4661,-171.5"/>
<text text-anchor="middle" x="4676" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge116" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M6902.85,-425.64C6552.02,-426.34 4758.17,-428.16 4715,-392 4664.15,-349.41 4666.63,-262.21 4671.77,-217.8"/>
<polygon fill="black" stroke="black" points="4675.26,-218.11 4673.07,-207.74 4668.32,-217.21 4675.26,-218.11"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node250" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M4761,-171.5C4761,-171.5 4791,-171.5 4791,-171.5 4797,-171.5 4803,-177.5 4803,-183.5 4803,-183.5 4803,-195.5 4803,-195.5 4803,-201.5 4797,-207.5 4791,-207.5 4791,-207.5 4761,-207.5 4761,-207.5 4755,-207.5 4749,-201.5 4749,-195.5 4749,-195.5 4749,-183.5 4749,-183.5 4749,-177.5 4755,-171.5 4761,-171.5"/>
<text text-anchor="middle" x="4776" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge117" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M6902.73,-425.6C6561,-426.03 4856.12,-426.47 4815,-392 4764.17,-349.39 4766.64,-262.2 4771.77,-217.8"/>
<polygon fill="black" stroke="black" points="4775.26,-218.1 4773.07,-207.74 4768.32,-217.21 4775.26,-218.1"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node251" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M4861,-171.5C4861,-171.5 4891,-171.5 4891,-171.5 4897,-171.5 4903,-177.5 4903,-183.5 4903,-183.5 4903,-195.5 4903,-195.5 4903,-201.5 4897,-207.5 4891,-207.5 4891,-207.5 4861,-207.5 4861,-207.5 4855,-207.5 4849,-201.5 4849,-195.5 4849,-195.5 4849,-183.5 4849,-183.5 4849,-177.5 4855,-171.5 4861,-171.5"/>
<text text-anchor="middle" x="4876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge118" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M6902.81,-425.55C6570.87,-425.71 4954.09,-424.79 4915,-392 4864.18,-349.37 4866.65,-262.19 4871.78,-217.8"/>
<polygon fill="black" stroke="black" points="4875.27,-218.1 4873.07,-207.74 4868.32,-217.21 4875.27,-218.1"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node244" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4735.5,-40.5C4735.5,-40.5 4782.5,-40.5 4782.5,-40.5 4788.5,-40.5 4794.5,-46.5 4794.5,-52.5 4794.5,-52.5 4794.5,-64.5 4794.5,-64.5 4794.5,-70.5 4788.5,-76.5 4782.5,-76.5 4782.5,-76.5 4735.5,-76.5 4735.5,-76.5 4729.5,-76.5 4723.5,-70.5 4723.5,-64.5 4723.5,-64.5 4723.5,-52.5 4723.5,-52.5 4723.5,-46.5 4729.5,-40.5 4735.5,-40.5"/>
<text text-anchor="middle" x="4759" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node246" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7766,-171.5C7766,-171.5 7850,-171.5 7850,-171.5 7856,-171.5 7862,-177.5 7862,-183.5 7862,-183.5 7862,-195.5 7862,-195.5 7862,-201.5 7856,-207.5 7850,-207.5 7850,-207.5 7766,-207.5 7766,-207.5 7760,-207.5 7754,-201.5 7754,-195.5 7754,-195.5 7754,-183.5 7754,-183.5 7754,-177.5 7760,-171.5 7766,-171.5"/>
<text text-anchor="middle" x="7808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side -->
<g id="edge119" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.47C7847.83,-158.07 7860.87,-150.81 7874,-147 7960.45,-121.91 14273.72,-161.68 14355,-123 14375.07,-113.45 14389.99,-91.96 14398.58,-76.63"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.37 7838.7,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side -->
<g id="edge120" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.47C7847.83,-158.08 7860.87,-150.81 7874,-147 8038.81,-99.15 13883.47,-155.37 14052,-123 14098.47,-114.07 14148.7,-92.09 14180.48,-76.5"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.37 7838.7,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side -->
<g id="edge121" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.47C7847.83,-158.07 7860.87,-150.81 7874,-147 7963.04,-121.16 14463.93,-159.84 14549,-123 14570.71,-113.6 14588.24,-92.07 14598.63,-76.69"/>
<polygon fill="black" stroke="black" points="7834.66,-162.73 7828.52,-171.37 7838.7,-168.45 7834.66,-162.73"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side -->
<g id="edge122" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.47C7847.83,-158.07 7860.87,-150.81 7874,-147 7965.73,-120.38 14664.01,-162.45 14751,-123 14771.88,-113.53 14788.11,-92.02 14797.6,-76.66"/>
<polygon fill="black" stroke="black" points="7834.66,-162.73 7828.52,-171.37 7838.7,-168.45 7834.66,-162.73"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side -->
<g id="edge123" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.09 7860.87,-150.82 7874,-147 7999.01,-110.62 12443.48,-179.03 12561,-123 12581.06,-113.43 12595.99,-91.95 12604.58,-76.62"/>
<polygon fill="black" stroke="black" points="7834.66,-162.75 7828.52,-171.38 7838.71,-168.46 7834.66,-162.75"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side -->
<g id="edge124" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.49C7847.83,-158.09 7860.87,-150.82 7874,-147 7990.92,-112.95 12138.43,-146.07 12258,-123 12304.32,-114.06 12354.38,-92.21 12386.17,-76.64"/>
<polygon fill="black" stroke="black" points="7834.66,-162.75 7828.52,-171.38 7838.71,-168.46 7834.66,-162.75"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side -->
<g id="edge125" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.82 7874,-147 8004.19,-109.12 12630.62,-176.96 12755,-123 12776.71,-113.58 12794.24,-92.06 12804.62,-76.69"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.38 7838.71,-168.46 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side -->
<g id="edge126" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.82 7874,-147 8009.58,-107.57 12828.45,-181.4 12957,-123 12977.88,-113.52 12994.11,-92.01 13003.6,-76.66"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.38 7838.71,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side -->
<g id="edge127" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.81 7874,-147 7948.48,-125.36 13387.98,-156.35 13458,-123 13478.07,-113.44 13492.99,-91.95 13501.58,-76.62"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.38 7838.71,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side -->
<g id="edge128" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.82 7874,-147 8014.86,-106.05 13010.95,-150.72 13155,-123 13201.32,-114.09 13251.38,-92.22 13283.17,-76.65"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.38 7838.71,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side -->
<g id="edge129" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.81 7874,-147 7951.06,-124.61 13578.37,-154.91 13652,-123 13673.71,-113.59 13691.24,-92.07 13701.62,-76.69"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.38 7838.71,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side -->
<g id="edge130" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.48C7847.83,-158.08 7860.87,-150.81 7874,-147 7953.76,-123.83 13778.37,-157.32 13854,-123 13874.88,-113.52 13891.11,-92.02 13900.6,-76.66"/>
<polygon fill="black" stroke="black" points="7834.66,-162.74 7828.52,-171.37 7838.7,-168.45 7834.66,-162.74"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side -->
<g id="edge131" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.89,-165.6C7847.87,-158.22 7860.91,-150.93 7874,-147 7990.98,-111.89 8863.19,-176.48 8973,-123 8992.98,-113.27 9007.92,-91.82 9016.54,-76.54"/>
<polygon fill="black" stroke="black" points="7834.71,-162.86 7828.55,-171.49 7838.74,-168.58 7834.71,-162.86"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side -->
<g id="edge132" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7837.16,-165.49C7848.09,-158.17 7861.02,-150.95 7874,-147 8043.29,-95.42 8496.66,-158.66 8670,-123 8716.06,-113.52 8765.97,-91.9 8797.82,-76.53"/>
<polygon fill="black" stroke="black" points="7835.03,-162.71 7828.86,-171.32 7839.06,-168.44 7835.03,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side -->
<g id="edge133" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.88,-165.58C7847.86,-158.19 7860.9,-150.91 7874,-147 8011.69,-105.92 9035.57,-181.09 9167,-123 9188.64,-113.44 9206.19,-91.95 9216.59,-76.62"/>
<polygon fill="black" stroke="black" points="7834.7,-162.84 7828.55,-171.46 7838.74,-168.55 7834.7,-162.84"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side -->
<g id="edge134" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.87,-165.56C7847.86,-158.17 7860.9,-150.89 7874,-147 7953.63,-123.35 9293.57,-157.78 9369,-123 9389.82,-113.4 9406.06,-91.92 9415.57,-76.6"/>
<polygon fill="black" stroke="black" points="7834.69,-162.82 7828.54,-171.45 7838.73,-168.54 7834.69,-162.82"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side -->
<g id="edge135" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.87,-165.53C7847.85,-158.14 7860.89,-150.87 7874,-147 7980.37,-115.64 9770.06,-171.07 9870,-123 9890.03,-113.36 9904.96,-91.89 9913.56,-76.59"/>
<polygon fill="black" stroke="black" points="7834.68,-162.79 7828.54,-171.42 7838.72,-168.51 7834.68,-162.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side -->
<g id="edge136" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.87,-165.55C7847.85,-158.16 7860.89,-150.88 7874,-147 8054.4,-93.61 9382.43,-159.44 9567,-123 9613.28,-113.86 9663.35,-92.05 9695.15,-76.55"/>
<polygon fill="black" stroke="black" points="7834.69,-162.81 7828.54,-171.44 7838.73,-168.52 7834.69,-162.81"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side -->
<g id="edge137" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.53C7847.85,-158.13 7860.89,-150.86 7874,-147 7990.73,-112.66 9952.52,-171.76 10064,-123 10085.68,-113.52 10103.22,-92.01 10113.61,-76.66"/>
<polygon fill="black" stroke="black" points="7834.68,-162.78 7828.53,-171.42 7838.72,-168.5 7834.68,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side -->
<g id="edge138" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.52C7847.84,-158.12 7860.88,-150.85 7874,-147 8001.51,-109.55 10145.15,-178.29 10266,-123 10286.85,-113.46 10303.09,-91.97 10312.59,-76.63"/>
<polygon fill="black" stroke="black" points="7834.67,-162.78 7828.53,-171.41 7838.72,-168.49 7834.67,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side -->
<g id="edge139" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.51C7847.84,-158.11 7860.88,-150.84 7874,-147 7951.13,-124.42 10694.51,-157.7 10767,-123 10787.05,-113.4 10801.97,-91.92 10810.57,-76.6"/>
<polygon fill="black" stroke="black" points="7834.67,-162.77 7828.53,-171.4 7838.71,-168.48 7834.67,-162.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side -->
<g id="edge140" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.51C7847.84,-158.12 7860.88,-150.85 7874,-147 8012.08,-106.5 10322.76,-150.53 10464,-123 10510.3,-113.98 10560.37,-92.14 10592.16,-76.6"/>
<polygon fill="black" stroke="black" points="7834.67,-162.77 7828.53,-171.41 7838.72,-168.49 7834.67,-162.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side -->
<g id="edge141" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.5C7847.84,-158.11 7860.88,-150.84 7874,-147 7956.3,-122.93 10882.38,-157.24 10961,-123 10982.69,-113.55 11000.23,-92.04 11010.62,-76.67"/>
<polygon fill="black" stroke="black" points="7834.67,-162.76 7828.53,-171.4 7838.71,-168.48 7834.67,-162.76"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side -->
<g id="edge142" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.86,-165.5C7847.84,-158.1 7860.88,-150.83 7874,-147 7961.7,-121.37 11079.87,-160.89 11163,-123 11183.86,-113.49 11200.1,-91.99 11209.59,-76.64"/>
<polygon fill="black" stroke="black" points="7834.67,-162.76 7828.53,-171.39 7838.71,-168.47 7834.67,-162.76"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side -->
<g id="edge143" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.49C7847.83,-158.1 7860.88,-150.83 7874,-147 7975.07,-117.52 11569,-168.36 11664,-123 11684.06,-113.42 11698.98,-91.94 11707.58,-76.61"/>
<polygon fill="black" stroke="black" points="7834.66,-162.75 7828.53,-171.39 7838.71,-168.47 7834.66,-162.75"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side -->
<g id="edge144" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.5C7847.84,-158.1 7860.88,-150.83 7874,-147 8059.96,-92.7 11170.81,-159.83 11361,-123 11407.31,-114.03 11457.37,-92.18 11489.17,-76.62"/>
<polygon fill="black" stroke="black" points="7834.67,-162.76 7828.53,-171.39 7838.71,-168.47 7834.67,-162.76"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side -->
<g id="edge145" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.49C7847.83,-158.09 7860.88,-150.83 7874,-147 7980.25,-116.03 11756.5,-167.1 11858,-123 11879.7,-113.57 11897.23,-92.05 11907.62,-76.68"/>
<polygon fill="black" stroke="black" points="7834.66,-162.75 7828.53,-171.39 7838.71,-168.46 7834.66,-162.75"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side -->
<g id="edge146" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7836.85,-165.49C7847.83,-158.09 7860.88,-150.82 7874,-147 7985.64,-114.47 11954.16,-171.15 12060,-123 12080.87,-113.51 12097.1,-92 12106.6,-76.65"/>
<polygon fill="black" stroke="black" points="7834.66,-162.75 7828.52,-171.38 7838.71,-168.46 7834.66,-162.75"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side -->
<g id="edge147" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.28,-165.31C7769.88,-157.99 7757.53,-150.83 7745,-147 7621.25,-109.21 5537.69,-166.98 5416,-123 5390.38,-113.74 5367.02,-92.19 5352.68,-76.76"/>
<polygon fill="black" stroke="black" points="7778.41,-168.28 7788.53,-171.42 7782.58,-162.65 7778.41,-168.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side -->
<g id="edge148" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.31C7769.88,-157.99 7757.53,-150.82 7745,-147 7609.54,-105.7 5332.07,-162.26 5196,-123 5164.31,-113.86 5132.75,-92.04 5113.08,-76.54"/>
<polygon fill="black" stroke="black" points="7778.41,-168.27 7788.53,-171.42 7782.58,-162.65 7778.41,-168.27"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side -->
<g id="edge149" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.28,-165.32C7769.88,-158 7757.52,-150.83 7745,-147 7631.57,-112.3 5716.92,-174.37 5610,-123 5589.96,-113.37 5575.04,-91.9 5566.43,-76.59"/>
<polygon fill="black" stroke="black" points="7778.41,-168.28 7788.52,-171.43 7782.57,-162.66 7778.41,-168.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side -->
<g id="edge150" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.28,-165.33C7769.87,-158.01 7757.52,-150.84 7745,-147 7543.47,-85.2 6049.47,-185 5848,-123 5818.01,-113.77 5788.7,-91.98 5770.51,-76.5"/>
<polygon fill="black" stroke="black" points="7778.4,-168.29 7788.52,-171.44 7782.57,-162.67 7778.4,-168.29"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side -->
<g id="edge151" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.27,-165.36C7769.86,-158.04 7757.51,-150.87 7745,-147 7592.96,-100.03 6462.48,-177.57 6313,-123 6287.41,-113.66 6264.04,-92.12 6249.69,-76.72"/>
<polygon fill="black" stroke="black" points="7778.39,-168.32 7788.51,-171.46 7782.56,-162.7 7778.39,-168.32"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side -->
<g id="edge152" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.27,-165.34C7769.87,-158.03 7757.52,-150.85 7745,-147 7569.54,-93.01 6269.25,-174.35 6093,-123 6061.34,-113.77 6029.77,-91.98 6010.09,-76.51"/>
<polygon fill="black" stroke="black" points="7778.4,-168.31 7788.52,-171.45 7782.57,-162.68 7778.4,-168.31"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side -->
<g id="edge153" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.26,-165.37C7769.86,-158.06 7757.51,-150.88 7745,-147 7613.6,-106.22 6630.76,-183.09 6507,-123 6487,-113.29 6472.07,-91.83 6463.45,-76.55"/>
<polygon fill="black" stroke="black" points="7778.39,-168.34 7788.51,-171.48 7782.55,-162.71 7778.39,-168.34"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side -->
<g id="edge154" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.01,-165.24C7769.65,-157.99 7757.4,-150.88 7745,-147 7532.86,-80.62 6957.08,-189.58 6745,-123 6715.26,-113.66 6686.12,-92.13 6667.89,-76.72"/>
<polygon fill="black" stroke="black" points="7778.1,-168.17 7788.22,-171.29 7782.25,-162.54 7778.1,-168.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side -->
<g id="edge155" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side</title>
<path fill="none" stroke="black" d="M7779.96,-165.38C7769.6,-158.14 7757.36,-151.01 7745,-147 7631.8,-110.28 7321.21,-165.37 7210,-123 7184.55,-113.3 7161.15,-91.84 7146.75,-76.56"/>
<polygon fill="black" stroke="black" points="7778.05,-168.32 7788.18,-171.42 7782.19,-162.68 7778.05,-168.32"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side -->
<g id="edge156" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7779.99,-165.29C7769.64,-158.05 7757.39,-150.93 7745,-147 7584.99,-96.25 7150.75,-171.34 6990,-123 6958.62,-113.56 6927.23,-92.05 6907.51,-76.68"/>
<polygon fill="black" stroke="black" points="7778.08,-168.23 7788.21,-171.34 7782.23,-162.59 7778.08,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side -->
<g id="edge157" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7779.66,-165.39C7769.35,-158.22 7757.21,-151.13 7745,-147 7673.04,-122.64 7471.47,-157.91 7404,-123 7384.38,-112.85 7369.46,-91.71 7360.74,-76.61"/>
<polygon fill="black" stroke="black" points="7777.71,-168.3 7787.85,-171.36 7781.83,-162.64 7777.71,-168.3"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side -->
<g id="edge158" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7775.56,-165.63C7765.93,-159.26 7755.22,-152.56 7745,-147 7691.79,-118.05 7627.08,-91 7586.21,-74.86"/>
<polygon fill="black" stroke="black" points="7773.81,-168.67 7784.06,-171.36 7777.72,-162.87 7773.81,-168.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side -->
<g id="edge159" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.26C7769.9,-157.94 7757.54,-150.78 7745,-147 7648.94,-118.03 615.48,-156.77 521,-123 495.18,-113.77 471.7,-91.98 457.39,-76.5"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.6,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side -->
<g id="edge160" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.26C7769.9,-157.94 7757.54,-150.78 7745,-147 7547.03,-87.31 499.85,-179.72 301,-123 269.28,-113.95 237.73,-92.12 218.07,-76.59"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.6,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side -->
<g id="edge161" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.26C7769.9,-157.94 7757.54,-150.78 7745,-147 7651.52,-118.8 803.17,-164.94 715,-123 694.93,-113.45 680.01,-91.96 671.42,-76.63"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side -->
<g id="edge162" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.26C7769.9,-157.94 7757.54,-150.78 7745,-147 7564.37,-92.51 1133.57,-177.67 953,-123 922.97,-113.91 893.67,-92.09 875.49,-76.57"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side -->
<g id="edge163" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.94 7757.54,-150.78 7745,-147 7576.75,-96.21 1583.48,-182.2 1418,-123 1392.19,-113.77 1368.7,-91.97 1354.39,-76.5"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side -->
<g id="edge164" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.94 7757.54,-150.78 7745,-147 7570.89,-94.46 1372.88,-172.92 1198,-123 1166.29,-113.95 1134.73,-92.11 1115.07,-76.58"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side -->
<g id="edge165" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7663.45,-122.38 1688.91,-159.61 1612,-123 1591.93,-113.45 1577.01,-91.96 1568.42,-76.62"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side -->
<g id="edge166" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7588.24,-99.66 2006.71,-170.49 1850,-123 1819.98,-113.9 1790.67,-92.08 1772.5,-76.56"/>
<polygon fill="black" stroke="black" points="7778.42,-168.23 7788.54,-171.38 7782.59,-162.61 7778.42,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side -->
<g id="edge167" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7600.61,-103.37 2457.01,-173.85 2315,-123 2289.35,-113.82 2266,-92.25 2251.67,-76.79"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.54,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side -->
<g id="edge168" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7594.76,-101.61 2245.9,-166.13 2095,-123 2063.29,-113.94 2031.73,-92.11 2012.07,-76.58"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.54,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side -->
<g id="edge169" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.3,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7675.39,-125.96 2574.65,-154.28 2509,-123 2488.93,-113.44 2474.01,-91.95 2465.42,-76.62"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.54,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side -->
<g id="edge170" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7612.11,-106.82 2879.85,-163.31 2747,-123 2716.98,-113.89 2687.67,-92.07 2669.5,-76.56"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.54,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side -->
<g id="edge171" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.28C7769.89,-157.96 7757.54,-150.79 7745,-147 7624.48,-110.52 3330.53,-165.5 3212,-123 3186.36,-113.81 3163,-92.24 3148.67,-76.79"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.53,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side -->
<g id="edge172" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.27C7769.89,-157.95 7757.54,-150.79 7745,-147 7618.63,-108.77 3118.93,-159.33 2992,-123 2960.29,-113.92 2928.74,-92.1 2909.07,-76.57"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.53,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side -->
<g id="edge173" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.28C7769.89,-157.96 7757.54,-150.8 7745,-147 7629.64,-112.07 3514.79,-174.89 3406,-123 3385.94,-113.43 3371.02,-91.94 3362.42,-76.62"/>
<polygon fill="black" stroke="black" points="7778.42,-168.24 7788.53,-171.39 7782.59,-162.62 7778.42,-168.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side -->
<g id="edge174" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.28C7769.89,-157.96 7757.53,-150.8 7745,-147 7526.95,-80.94 3861.99,-189.27 3644,-123 3613.98,-113.88 3584.68,-92.06 3566.5,-76.55"/>
<polygon fill="black" stroke="black" points="7778.42,-168.25 7788.53,-171.4 7782.59,-162.63 7778.42,-168.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side -->
<g id="edge175" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side</title>
<path fill="none" stroke="black" d="M7837.89,-165.78C7848.73,-158.63 7861.41,-151.45 7874,-147 7959.24,-116.87 7996.72,-166.46 8076,-123 8095.24,-112.45 8110.15,-91.62 8118.98,-76.69"/>
<polygon fill="black" stroke="black" points="7835.89,-162.9 7829.63,-171.45 7839.85,-168.67 7835.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side -->
<g id="edge176" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7832.01,-163.92C7856.95,-138.39 7895.32,-99.1 7917.2,-76.7"/>
<polygon fill="black" stroke="black" points="7829.22,-161.77 7824.73,-171.37 7834.22,-166.66 7829.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side -->
<g id="edge177" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7837.49,-165.54C7848.37,-158.3 7861.19,-151.12 7874,-147 7957.93,-120.03 8190.13,-160.32 8270,-123 8291.3,-113.05 8308.8,-91.87 8319.3,-76.71"/>
<polygon fill="black" stroke="black" points="7835.42,-162.71 7829.21,-171.3 7839.42,-168.46 7835.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side -->
<g id="edge178" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7837.18,-165.56C7848.12,-158.25 7861.04,-151.02 7874,-147 8001.03,-107.61 8351.9,-180.14 8472,-123 8492.57,-113.21 8508.76,-92 8518.33,-76.78"/>
<polygon fill="black" stroke="black" points="7835.06,-162.78 7828.88,-171.39 7839.08,-168.51 7835.06,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side -->
<g id="edge179" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.29C7769.89,-157.97 7757.53,-150.8 7745,-147 7648.35,-117.68 4204.05,-157.15 4109,-123 4083.36,-113.79 4060.01,-92.22 4045.67,-76.78"/>
<polygon fill="black" stroke="black" points="7778.42,-168.25 7788.53,-171.4 7782.59,-162.63 7778.42,-168.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side -->
<g id="edge180" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.28C7769.89,-157.96 7757.53,-150.8 7745,-147 7539.99,-84.85 4094.92,-182.07 3889,-123 3857.3,-113.91 3825.74,-92.08 3806.07,-76.56"/>
<polygon fill="black" stroke="black" points="7778.42,-168.25 7788.53,-171.4 7782.59,-162.63 7778.42,-168.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side -->
<g id="edge181" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.29C7769.89,-157.97 7757.53,-150.8 7745,-147 7653.51,-119.23 4389.27,-164.23 4303,-123 4282.94,-113.42 4268.02,-91.93 4259.42,-76.61"/>
<polygon fill="black" stroke="black" points="7778.41,-168.25 7788.53,-171.4 7782.59,-162.63 7778.41,-168.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side -->
<g id="edge182" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M7780.29,-165.29C7769.89,-157.97 7757.53,-150.81 7745,-147 7578.52,-96.4 4784.05,-154.93 4613,-123 4564.88,-114.02 4512.59,-92.17 4479.35,-76.61"/>
<polygon fill="black" stroke="black" points="7778.41,-168.26 7788.53,-171.41 7782.58,-162.64 7778.41,-168.26"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node247" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7630,-171.5C7630,-171.5 7724,-171.5 7724,-171.5 7730,-171.5 7736,-177.5 7736,-183.5 7736,-183.5 7736,-195.5 7736,-195.5 7736,-201.5 7730,-207.5 7724,-207.5 7724,-207.5 7630,-207.5 7630,-207.5 7624,-207.5 7618,-201.5 7618,-195.5 7618,-195.5 7618,-183.5 7618,-183.5 7618,-177.5 7624,-171.5 7630,-171.5"/>
<text text-anchor="middle" x="7677" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge183" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M7646.4,-171.36C7628.28,-162.19 7604.53,-151.81 7582,-147 7296.11,-85.92 5239.41,-170.81 4951,-123 4899.11,-114.4 4842.21,-94.12 4803.92,-78.78"/>
<polygon fill="black" stroke="black" points="4805.19,-75.51 4794.6,-74.99 4802.55,-82 4805.19,-75.51"/>
</g>
</g>
</svg>
