#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e8eb753220 .scope module, "wishbone_master_testbench" "wishbone_master_testbench" 2 1;
 .timescale 0 0;
P_000001e8eb751230 .param/l "MEMORY_DEPTH" 1 2 6, +C4<00000000000000000000010000000000>;
v000001e8eb7b44e0_0 .var "i_clk", 0 0;
v000001e8eb7b34a0_0 .var "i_cmd_stb", 0 0;
v000001e8eb7b4080_0 .var "i_cmd_word", 33 0;
v000001e8eb7b3900_0 .var "i_reset", 0 0;
v000001e8eb7b3e00_0 .var "i_wb_ack", 0 0;
v000001e8eb7b39a0_0 .var "i_wb_data", 31 0;
v000001e8eb7b4800_0 .var "i_wb_err", 0 0;
v000001e8eb7b4c60_0 .var "i_wb_stall", 0 0;
v000001e8eb7b4580_0 .net "o_cmd_busy", 0 0, v000001e8eb7b4a80_0;  1 drivers
v000001e8eb7b3860_0 .net "o_rsp_stb", 0 0, v000001e8eb7b3400_0;  1 drivers
v000001e8eb7b4620_0 .net "o_rsp_word", 33 0, v000001e8eb7b4440_0;  1 drivers
v000001e8eb7b3b80_0 .net "o_wb_addr", 29 0, L_000001e8eb7b4300;  1 drivers
v000001e8eb7b4120_0 .net "o_wb_cyc", 0 0, v000001e8eb7b3220_0;  1 drivers
v000001e8eb7b3a40_0 .net "o_wb_data", 31 0, v000001e8eb7b3540_0;  1 drivers
v000001e8eb7b3ae0_0 .net "o_wb_stb", 0 0, v000001e8eb7b4940_0;  1 drivers
v000001e8eb7b2f00_0 .net "o_wb_we", 0 0, v000001e8eb7b35e0_0;  1 drivers
L_000001e8eb7b4300 .part v000001e8eb7b3d60_0, 0, 30;
S_000001e8eb7342a0 .scope module, "master" "wishbone_master" 2 47, 3 34 0, S_000001e8eb753220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_cmd_stb";
    .port_info 3 /INPUT 34 "i_cmd_word";
    .port_info 4 /OUTPUT 1 "o_cmd_busy";
    .port_info 5 /OUTPUT 1 "o_rsp_stb";
    .port_info 6 /OUTPUT 34 "o_rsp_word";
    .port_info 7 /INPUT 1 "i_wb_err";
    .port_info 8 /INPUT 1 "i_wb_stall";
    .port_info 9 /INPUT 1 "i_wb_ack";
    .port_info 10 /INPUT 32 "i_wb_data";
    .port_info 11 /OUTPUT 1 "o_wb_cyc";
    .port_info 12 /OUTPUT 1 "o_wb_stb";
    .port_info 13 /OUTPUT 32 "o_wb_addr";
    .port_info 14 /OUTPUT 1 "o_wb_we";
    .port_info 15 /OUTPUT 32 "o_wb_data";
L_000001e8eb75b2a0 .functor AND 1, v000001e8eb7b34a0_0, L_000001e8eb7b3cc0, C4<1>, C4<1>;
L_000001e8eb75ba10 .functor AND 1, v000001e8eb7b34a0_0, L_000001e8eb7b4b20, C4<1>, C4<1>;
L_000001e8eb7f0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e8eb75b4d0 .functor XNOR 1, L_000001e8eb7b4bc0, L_000001e8eb7f0118, C4<0>, C4<0>;
L_000001e8eb75b770 .functor AND 1, v000001e8eb7b34a0_0, L_000001e8eb75b4d0, C4<1>, C4<1>;
L_000001e8eb75b070 .functor AND 1, v000001e8eb7b34a0_0, L_000001e8eb7b46c0, C4<1>, C4<1>;
L_000001e8eb75b230 .functor AND 1, v000001e8eb7b34a0_0, L_000001e8eb7b32c0, C4<1>, C4<1>;
v000001e8eb756390_0 .net *"_ivl_1", 1 0, L_000001e8eb7b3c20;  1 drivers
L_000001e8eb7f00d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e8eb755490_0 .net/2u *"_ivl_10", 1 0, L_000001e8eb7f00d0;  1 drivers
v000001e8eb756070_0 .net *"_ivl_12", 0 0, L_000001e8eb7b4b20;  1 drivers
v000001e8eb756110_0 .net *"_ivl_17", 0 0, L_000001e8eb7b4bc0;  1 drivers
v000001e8eb7557b0_0 .net/2u *"_ivl_18", 0 0, L_000001e8eb7f0118;  1 drivers
L_000001e8eb7f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e8eb755d50_0 .net/2u *"_ivl_2", 1 0, L_000001e8eb7f0088;  1 drivers
v000001e8eb755fd0_0 .net *"_ivl_20", 0 0, L_000001e8eb75b4d0;  1 drivers
v000001e8eb755710_0 .net *"_ivl_25", 1 0, L_000001e8eb7b3720;  1 drivers
L_000001e8eb7f0160 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e8eb7561b0_0 .net/2u *"_ivl_26", 1 0, L_000001e8eb7f0160;  1 drivers
v000001e8eb755e90_0 .net *"_ivl_28", 0 0, L_000001e8eb7b46c0;  1 drivers
v000001e8eb756250_0 .net *"_ivl_33", 1 0, L_000001e8eb7b4260;  1 drivers
L_000001e8eb7f01a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e8eb755850_0 .net/2u *"_ivl_34", 1 0, L_000001e8eb7f01a8;  1 drivers
v000001e8eb755f30_0 .net *"_ivl_36", 0 0, L_000001e8eb7b32c0;  1 drivers
v000001e8eb755530_0 .net *"_ivl_4", 0 0, L_000001e8eb7b3cc0;  1 drivers
v000001e8eb755c10_0 .net *"_ivl_9", 1 0, L_000001e8eb7b4d00;  1 drivers
v000001e8eb7562f0_0 .net "i_clk", 0 0, v000001e8eb7b44e0_0;  1 drivers
v000001e8eb7558f0_0 .net "i_cmd_addr", 0 0, L_000001e8eb75b070;  1 drivers
v000001e8eb7555d0_0 .net "i_cmd_bus", 0 0, L_000001e8eb75b770;  1 drivers
v000001e8eb755670_0 .net "i_cmd_rd", 0 0, L_000001e8eb75b2a0;  1 drivers
v000001e8eb755990_0 .net "i_cmd_special", 0 0, L_000001e8eb75b230;  1 drivers
v000001e8eb755a30_0 .net "i_cmd_stb", 0 0, v000001e8eb7b34a0_0;  1 drivers
v000001e8eb755ad0_0 .net "i_cmd_word", 33 0, v000001e8eb7b4080_0;  1 drivers
v000001e8eb755b70_0 .net "i_cmd_wr", 0 0, L_000001e8eb75ba10;  1 drivers
v000001e8eb755cb0_0 .net "i_reset", 0 0, v000001e8eb7b3900_0;  1 drivers
v000001e8eb7b4da0_0 .net "i_wb_ack", 0 0, v000001e8eb7b3e00_0;  1 drivers
v000001e8eb7b49e0_0 .net "i_wb_data", 31 0, v000001e8eb7b39a0_0;  1 drivers
v000001e8eb7b3f40_0 .net "i_wb_err", 0 0, v000001e8eb7b4800_0;  1 drivers
v000001e8eb7b3fe0_0 .net "i_wb_stall", 0 0, v000001e8eb7b4c60_0;  1 drivers
v000001e8eb7b43a0_0 .var "inc", 0 0;
v000001e8eb7b4760_0 .var "newaddr", 0 0;
v000001e8eb7b4a80_0 .var "o_cmd_busy", 0 0;
v000001e8eb7b3400_0 .var "o_rsp_stb", 0 0;
v000001e8eb7b4440_0 .var "o_rsp_word", 33 0;
v000001e8eb7b3d60_0 .var "o_wb_addr", 31 0;
v000001e8eb7b3220_0 .var "o_wb_cyc", 0 0;
v000001e8eb7b3540_0 .var "o_wb_data", 31 0;
v000001e8eb7b4940_0 .var "o_wb_stb", 0 0;
v000001e8eb7b35e0_0 .var "o_wb_we", 0 0;
E_000001e8eb751170 .event posedge, v000001e8eb7562f0_0;
L_000001e8eb7b3c20 .part v000001e8eb7b4080_0, 32, 2;
L_000001e8eb7b3cc0 .cmp/eq 2, L_000001e8eb7b3c20, L_000001e8eb7f0088;
L_000001e8eb7b4d00 .part v000001e8eb7b4080_0, 32, 2;
L_000001e8eb7b4b20 .cmp/eq 2, L_000001e8eb7b4d00, L_000001e8eb7f00d0;
L_000001e8eb7b4bc0 .part v000001e8eb7b4080_0, 33, 1;
L_000001e8eb7b3720 .part v000001e8eb7b4080_0, 32, 2;
L_000001e8eb7b46c0 .cmp/eq 2, L_000001e8eb7b3720, L_000001e8eb7f0160;
L_000001e8eb7b4260 .part v000001e8eb7b4080_0, 32, 2;
L_000001e8eb7b32c0 .cmp/eq 2, L_000001e8eb7b4260, L_000001e8eb7f01a8;
    .scope S_000001e8eb7342a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b3220_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001e8eb7342a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b4940_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001e8eb7342a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b4760_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001e8eb7342a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b3400_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e8eb7342a0;
T_4 ;
    %wait E_000001e8eb751170;
    %load/vec4 v000001e8eb755cb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v000001e8eb7b3f40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 3 82 "$display", "[WISHBONE MASTER] RESET STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b3400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4760_0, 0;
    %load/vec4 v000001e8eb755cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 4294967295, 1073741823, 32;
    %concati/vec4 3, 3, 2;
    %assign/vec4 v000001e8eb7b4440_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 4294967295, 134217727, 32;
    %concati/vec4 3, 3, 2;
    %assign/vec4 v000001e8eb7b4440_0, 0;
T_4.4 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e8eb755a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v000001e8eb7b4a80_0;
    %nor/r;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %vpi_call 3 120 "$display", "[WISHBONE MASTER] IDLE STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4760_0, 0;
    %load/vec4 v000001e8eb7558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 3 129 "$display", "[WISHBONE MASTER] IDLE STATE - i_cmd_addr" {0 0 0};
    %load/vec4 v000001e8eb755ad0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call 3 134 "$display", "[WISHBONE MASTER] IDLE STATE - no_auto increment" {0 0 0};
    %load/vec4 v000001e8eb755ad0_0;
    %parti/s 30, 0, 2;
    %pad/u 32;
    %assign/vec4 v000001e8eb7b3d60_0, 0;
    %vpi_call 3 141 "$display", "[WISHBONE MASTER] IDLE STATE - no_auto increment - o_wb_addr = %b", &PV<v000001e8eb755ad0_0, 0, 30> {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 3 145 "$display", "[WISHBONE MASTER] IDLE STATE - auto increment" {0 0 0};
    %load/vec4 v000001e8eb755ad0_0;
    %parti/s 30, 0, 2;
    %pad/u 32;
    %load/vec4 v000001e8eb7b3d60_0;
    %add;
    %assign/vec4 v000001e8eb7b3d60_0, 0;
T_4.11 ;
    %load/vec4 v000001e8eb755ad0_0;
    %parti/s 1, 30, 6;
    %nor/r;
    %assign/vec4 v000001e8eb7b43a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b4760_0, 0;
T_4.8 ;
    %load/vec4 v000001e8eb7b4760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %vpi_call 3 173 "$display", "newaddr o_wb_addr = %b", v000001e8eb7b3d60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b3400_0, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001e8eb7b3d60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001e8eb7b43a0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %pad/u 34;
    %assign/vec4 v000001e8eb7b4440_0, 0;
    %vpi_call 3 178 "$display", "newaddr o_rsp_word = %b", v000001e8eb7b4440_0 {0 0 0};
T_4.12 ;
    %vpi_call 3 182 "$display", "i_cmd_wr = %b", v000001e8eb755b70_0 {0 0 0};
    %load/vec4 v000001e8eb755b70_0;
    %assign/vec4 v000001e8eb7b35e0_0, 0;
    %load/vec4 v000001e8eb7555d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b3220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b4940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b4a80_0, 0;
T_4.14 ;
    %load/vec4 v000001e8eb755b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v000001e8eb755ad0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001e8eb7b3540_0, 0;
T_4.16 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001e8eb7b4940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %vpi_call 3 213 "$display", "[WISHBONE MASTER] WAITING STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4760_0, 0;
    %load/vec4 v000001e8eb7b3fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4940_0, 0;
    %load/vec4 v000001e8eb7b3d60_0;
    %load/vec4 v000001e8eb7b43a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001e8eb7b3d60_0, 0;
    %load/vec4 v000001e8eb7b4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %vpi_call 3 246 "$display", "SLAVE ACK DURING WAITING STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b3400_0, 0;
    %load/vec4 v000001e8eb7b35e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 1, 0, 34;
    %assign/vec4 v000001e8eb7b4440_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001e8eb7b49e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e8eb7b4440_0, 0;
T_4.25 ;
T_4.22 ;
T_4.20 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001e8eb7b3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %vpi_call 3 274 "$display", "[WISHBONE MASTER] CYCLE END STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4760_0, 0;
    %load/vec4 v000001e8eb7b4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %vpi_call 3 284 "$display", "SLAVE ACK DURING CYCLE END STATE" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b4a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b3400_0, 0;
    %load/vec4 v000001e8eb7b35e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 1, 0, 34;
    %assign/vec4 v000001e8eb7b4440_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001e8eb7b49e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e8eb7b4440_0, 0;
T_4.31 ;
T_4.28 ;
    %jmp T_4.27;
T_4.26 ;
    %vpi_call 3 307 "$display", "[MASTER] NO STATE!" {0 0 0};
T_4.27 ;
T_4.19 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e8eb753220;
T_5 ;
    %vpi_call 2 70 "$monitor", "At time %t, i_clk = %0d, o_wb_cyc = %d, o_wb_stb = %d, o_wb_we = %d, o_cmd_busy = %d, o_rsp_stb = %d, o_rsp_word = %h, o_wb_addr = %0h, o_wb_data = %0h", $time, v000001e8eb7b44e0_0, v000001e8eb7b4120_0, v000001e8eb7b3ae0_0, v000001e8eb7b2f00_0, v000001e8eb7b4580_0, v000001e8eb7b3860_0, v000001e8eb7b4620_0, v000001e8eb7b3b80_0, v000001e8eb7b3a40_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001e8eb753220;
T_6 ;
    %vpi_call 2 77 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b44e0_0, 0;
    %delay 20, 0;
    %vpi_call 2 86 "$display", "reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b3900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b3900_0, 0, 1;
    %vpi_call 2 95 "$display", "write - set address" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b34a0_0, 0, 1;
    %pushi/vec4 2594876074, 0, 32;
    %concati/vec4 2, 0, 2;
    %store/vec4 v000001e8eb7b4080_0, 0, 34;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "write - set data" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b34a0_0, 0, 1;
    %pushi/vec4 3579700846, 0, 33;
    %concati/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b4080_0, 0, 34;
    %delay 10, 0;
    %vpi_call 2 117 "$display", "write - slave acknowledges" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b3e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b34a0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 129 "$display", "read - set address" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b34a0_0, 0, 1;
    %pushi/vec4 715827882, 0, 34;
    %store/vec4 v000001e8eb7b4080_0, 0, 34;
    %delay 10, 0;
    %vpi_call 2 140 "$display", "read - slave acknowledges" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8eb7b3e00_0, 0, 1;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v000001e8eb7b39a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8eb7b34a0_0, 0, 1;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v000001e8eb7b4080_0, 0, 34;
    %delay 50, 0;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001e8eb753220;
T_7 ;
    %vpi_call 2 210 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e8eb7b44e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e8eb7b44e0_0, 0;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wishbone_master_testbench.v";
    "wishbone_master.v";
