INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd" into library microblaze_v9_6_1
INFO: [VRFC 10-307] analyzing entity MB_SRL16E
INFO: [VRFC 10-307] analyzing entity MB_SRLC16E
INFO: [VRFC 10-307] analyzing entity MB_LUT1
INFO: [VRFC 10-307] analyzing entity MB_LUT2
INFO: [VRFC 10-307] analyzing entity MB_LUT3
INFO: [VRFC 10-307] analyzing entity MB_LUT4
INFO: [VRFC 10-307] analyzing entity MB_LUT5
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_LUT6_2
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_AND2B1L
INFO: [VRFC 10-307] analyzing entity MB_OR2L
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_MUXF9
INFO: [VRFC 10-307] analyzing entity MB_RAM32M
INFO: [VRFC 10-307] analyzing entity MB_RAM16X1D
INFO: [VRFC 10-307] analyzing entity MB_RAM32X1D
INFO: [VRFC 10-307] analyzing entity MB_MULT18X18S
INFO: [VRFC 10-307] analyzing entity MB_FD
INFO: [VRFC 10-307] analyzing entity MB_FDR
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-307] analyzing entity MB_FDE
INFO: [VRFC 10-307] analyzing entity MB_FDSE
INFO: [VRFC 10-307] analyzing entity MB_FDS
INFO: [VRFC 10-307] analyzing entity MB_FDRSE
INFO: [VRFC 10-307] analyzing entity MB_MULT_AND
INFO: [VRFC 10-307] analyzing entity MB_RAMB36
INFO: [VRFC 10-307] analyzing entity MB_MUXCY_XORCY
INFO: [VRFC 10-307] analyzing entity MB_DSP48E1
INFO: [VRFC 10-307] analyzing entity mb_sync_bit
INFO: [VRFC 10-307] analyzing entity mb_sync_vec
INFO: [VRFC 10-307] analyzing entity OneHot_Buffer
INFO: [VRFC 10-307] analyzing entity two_piperun_fd
INFO: [VRFC 10-307] analyzing entity mux_bus
INFO: [VRFC 10-307] analyzing entity Parity_Recursive_LUT6
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity comparator_bool
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_and_bs
INFO: [VRFC 10-307] analyzing entity carry_and_bb
INFO: [VRFC 10-307] analyzing entity carry_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity carry_or_bs
INFO: [VRFC 10-307] analyzing entity carry_or_bb
INFO: [VRFC 10-307] analyzing entity carry_or_n_bb
INFO: [VRFC 10-307] analyzing entity carry_equal
INFO: [VRFC 10-307] analyzing entity carry_compare
INFO: [VRFC 10-307] analyzing entity carry_compare_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_mask
INFO: [VRFC 10-307] analyzing entity carry_compare_mask_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_const
INFO: [VRFC 10-307] analyzing entity carry_compare_const_bool
INFO: [VRFC 10-307] analyzing entity Carry_Compare_GE
INFO: [VRFC 10-307] analyzing entity find_first_bit
INFO: [VRFC 10-307] analyzing entity mux4_8
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity vec_mux
INFO: [VRFC 10-307] analyzing entity srl_fifo
INFO: [VRFC 10-307] analyzing entity ALU_Bit
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity MSR_Reg_Bit
INFO: [VRFC 10-307] analyzing entity MSR_Reg
INFO: [VRFC 10-307] analyzing entity msr_reg_gti
INFO: [VRFC 10-307] analyzing entity MSR_Reg_ff
INFO: [VRFC 10-307] analyzing entity dsp_module
INFO: [VRFC 10-307] analyzing entity mul_unit
INFO: [VRFC 10-307] analyzing entity mul_unit_ff
INFO: [VRFC 10-307] analyzing entity Div_unit
INFO: [VRFC 10-307] analyzing entity Div_unit_gti
INFO: [VRFC 10-307] analyzing entity Div_Unit_ff
INFO: [VRFC 10-307] analyzing entity Operand_Select_Bit
INFO: [VRFC 10-307] analyzing entity Operand_Select
INFO: [VRFC 10-307] analyzing entity Operand_Select_gti
INFO: [VRFC 10-307] analyzing entity Operand_Select_ff
INFO: [VRFC 10-307] analyzing entity PC_Bit
INFO: [VRFC 10-307] analyzing entity PC_Module
INFO: [VRFC 10-307] analyzing entity PC_Module_gti
INFO: [VRFC 10-307] analyzing entity PC_Module_ff
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_gti
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_ff
INFO: [VRFC 10-307] analyzing entity Register_File_Bit
INFO: [VRFC 10-307] analyzing entity Register_File
INFO: [VRFC 10-307] analyzing entity Register_File_gti
INFO: [VRFC 10-307] analyzing entity count_leading_zeros
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Bit
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module_gti
INFO: [VRFC 10-307] analyzing entity Zero_Detect
INFO: [VRFC 10-307] analyzing entity Zero_Detect_gti
INFO: [VRFC 10-307] analyzing entity barrel_shift
INFO: [VRFC 10-307] analyzing entity Barrel_Shifter_gti
INFO: [VRFC 10-307] analyzing entity WB_Mux_Bit
INFO: [VRFC 10-307] analyzing entity WB_Mux
INFO: [VRFC 10-307] analyzing entity WB_Mux_ff
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_gti
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_ff
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic_ff
INFO: [VRFC 10-307] analyzing entity Streaming_AXI
INFO: [VRFC 10-307] analyzing entity exception_registers
INFO: [VRFC 10-307] analyzing entity exception_registers_gti
INFO: [VRFC 10-307] analyzing entity exception_registers_ff
INFO: [VRFC 10-307] analyzing entity FPU_ADDSUB
INFO: [VRFC 10-307] analyzing entity FPU_DIV
INFO: [VRFC 10-307] analyzing entity FPU_MUL
INFO: [VRFC 10-307] analyzing entity fpu_conv
INFO: [VRFC 10-307] analyzing entity fpu_sqrt
INFO: [VRFC 10-307] analyzing entity FPU_DIV_FF
INFO: [VRFC 10-307] analyzing entity FPU_MUL_ff
INFO: [VRFC 10-307] analyzing entity fpu_conv_ff
INFO: [VRFC 10-307] analyzing entity fpu_sqrt_ff
INFO: [VRFC 10-307] analyzing entity Fpu
INFO: [VRFC 10-307] analyzing entity Fpu_ff
INFO: [VRFC 10-307] analyzing entity PVR
INFO: [VRFC 10-307] analyzing entity Result_Mux_Bit
INFO: [VRFC 10-307] analyzing entity Result_Mux
INFO: [VRFC 10-307] analyzing entity stack_protection
INFO: [VRFC 10-307] analyzing entity Data_Flow
INFO: [VRFC 10-307] analyzing entity Data_Flow_gti
INFO: [VRFC 10-307] analyzing entity Data_Flow_ff
INFO: [VRFC 10-307] analyzing entity jump_logic
INFO: [VRFC 10-307] analyzing entity Jump_Logic_ff
INFO: [VRFC 10-307] analyzing entity Decode
INFO: [VRFC 10-307] analyzing entity Decode_gti
INFO: [VRFC 10-307] analyzing entity decode_conflict_ff
INFO: [VRFC 10-307] analyzing entity decode_exception_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_instr_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_pipe_flow_ff
INFO: [VRFC 10-307] analyzing entity Decode_ff
INFO: [VRFC 10-307] analyzing entity address_hit
INFO: [VRFC 10-307] analyzing entity address_data_hit
INFO: [VRFC 10-307] analyzing entity Debug
INFO: [VRFC 10-307] analyzing entity Debug_Profile
INFO: [VRFC 10-307] analyzing entity debug_stat_counter
INFO: [VRFC 10-307] analyzing entity Debug_Stat
INFO: [VRFC 10-307] analyzing entity Debug_Trace
INFO: [VRFC 10-307] analyzing entity DAXI_interface
INFO: [VRFC 10-307] analyzing entity DAXI_interface_ff
INFO: [VRFC 10-307] analyzing entity IAXI_Interface
INFO: [VRFC 10-307] analyzing entity IAXI_Interface_ff
INFO: [VRFC 10-307] analyzing entity DLMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity ILMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity RAM_Module
INFO: [VRFC 10-307] analyzing entity LRU_Module
INFO: [VRFC 10-307] analyzing entity victim_cache
INFO: [VRFC 10-307] analyzing entity victim_cache_ff
INFO: [VRFC 10-307] analyzing entity stream_cache
INFO: [VRFC 10-307] analyzing entity stream_cache_ff
INFO: [VRFC 10-307] analyzing entity Cache_Interface
INFO: [VRFC 10-307] analyzing entity Cache_Interface_ff
INFO: [VRFC 10-307] analyzing entity Icache
INFO: [VRFC 10-307] analyzing entity DCache
INFO: [VRFC 10-307] analyzing entity DCache_gti
INFO: [VRFC 10-307] analyzing entity Cache_ff
INFO: [VRFC 10-307] analyzing entity cache_valid_bit_detect
INFO: [VRFC 10-307] analyzing entity cachehit_detect
INFO: [VRFC 10-307] analyzing entity DCache_wb
INFO: [VRFC 10-307] analyzing entity instr_mux
INFO: [VRFC 10-307] analyzing entity Instr_Mux_ff
INFO: [VRFC 10-307] analyzing entity read_data_mux
INFO: [VRFC 10-307] analyzing entity Read_Data_Mux_ff
INFO: [VRFC 10-307] analyzing entity ISide_Logic_ff
INFO: [VRFC 10-307] analyzing entity DSide_Logic_ff
INFO: [VRFC 10-307] analyzing entity interrupt_mode_converter
INFO: [VRFC 10-307] analyzing entity MMU_TLB
INFO: [VRFC 10-307] analyzing entity MMU_UTLB_RAM
INFO: [VRFC 10-307] analyzing entity MMU_UTLB
INFO: [VRFC 10-307] analyzing entity MMU
INFO: [VRFC 10-307] analyzing entity MMU_ff
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Area
INFO: [VRFC 10-307] analyzing entity MicroBlaze_GTi
INFO: [VRFC 10-307] analyzing entity MicroBlaze_FF
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Core
INFO: [VRFC 10-307] analyzing entity MicroBlaze
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v3_0_8
INFO: [VRFC 10-307] analyzing entity lmb_v10
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity ParityEnable
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity pselect_mask
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity axi_interface
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_mux
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_bram_if_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity pselect_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity address_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity slave_attachment
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity axi_lite_ipif
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/double_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity double_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity shared_ram_ivar
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/pulse_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity pulse_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity intc_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_intc
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_intc_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_primitives.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_or_vec
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity select_bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/arbiter.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity Arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/srl_fifo.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/bus_master.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/jtag_control.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity JTAG_CONTROL
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_core.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM_Core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity dynshreg_i_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_tx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_rx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity baudrate
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity axi_uartlite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_uartlite_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ecc_gen
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity lite_ecc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity sng_port_arb
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ua_narrow
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wrap_brst
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity rd_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wr_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity full_axi
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl_top
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_0
