
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
19       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v (2020-07-10 11:27:43, 2020-07-10 11:33:07)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
1        work.compare.verilog may have changed because the following files changed:
                        J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v (2020-07-10 11:27:43, 2020-07-10 11:33:07) <-- (module definition)
2        work.dec_counter.verilog may have changed because the following files changed:
                        J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v (2020-07-10 11:27:43, 2020-07-10 11:33:07) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 12
FID:  path (timestamp)
13       C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v (2019-09-26 01:52:32)
14       C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\hypermods.v (2019-09-26 00:18:26)
15       C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\scemi_objects.v (2019-09-26 00:18:26)
16       C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-09-26 00:18:26)
17       C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\umr_capim.v (2019-09-26 00:18:26)
18       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\btn_deb.v (2020-07-10 11:24:24)
20       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\dec_counter.v (2019-09-25 19:17:29)
21       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\div_clk.v (2020-07-10 10:21:17)
22       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\led_ctl.v (2020-07-10 11:19:35)
23       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_control.v (2020-07-10 11:06:45)
24       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_det.v (2019-09-25 19:17:29)
25       J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_display.v (2019-09-24 21:20:37)

*******************************************************************
Unchanged modules: 6
MID:  lib.cell.view
0        work.btn_deb.verilog
3        work.div_clk.verilog
4        work.led_ctl.verilog
5        work.lock_top.verilog
6        work.seq_control.verilog
7        work.seq_display.verilog
