

================================================================
== Vitis HLS Report for 'node6_Pipeline_loop27_loop28_loop29'
================================================================
* Date:           Thu Jun 13 11:27:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53829|    53829|  0.179 ms|  0.179 ms|  53829|  53829|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop27_loop28_loop29  |    53827|    53827|         5|          1|          1|  53824|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       33|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      201|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      201|      344|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_7ns_11_1_1_U1  |mul_5ns_7ns_11_1_1  |        0|   0|  0|  33|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  33|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U2  |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln210_1_fu_118_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln210_fu_133_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln211_1_fu_201_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln211_fu_248_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln212_fu_195_p2       |         +|   0|  0|  12|           5|           1|
    |and_ln210_fu_157_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln210_fu_112_p2      |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln211_fu_139_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln212_fu_151_p2      |      icmp|   0|  0|  13|           5|           6|
    |or_ln211_fu_171_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln210_1_fu_163_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln210_fu_241_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln211_1_fu_254_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln211_2_fu_207_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln211_fu_177_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln210_fu_145_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 175|          85|          57|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten12_fu_66   |   9|          2|   16|         32|
    |indvar_flatten_fu_58     |   9|          2|   11|         22|
    |v95_fu_62                |   9|          2|    6|         12|
    |v96_fu_54                |   9|          2|    6|         12|
    |v97_fu_50                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln210_reg_328                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln211_reg_323                |   1|   0|    1|          0|
    |indvar_flatten12_fu_66            |  16|   0|   16|          0|
    |indvar_flatten_fu_58              |  11|   0|   11|          0|
    |mul_ln214_reg_338                 |  11|   0|   11|          0|
    |select_ln210_1_reg_333            |   6|   0|    6|          0|
    |v95_fu_62                         |   6|   0|    6|          0|
    |v96_fu_54                         |   6|   0|    6|          0|
    |v97_fu_50                         |   5|   0|    5|          0|
    |and_ln210_reg_328                 |  64|  32|    1|          0|
    |icmp_ln211_reg_323                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 201|  64|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop27_loop28_loop29|  return value|
|v94_address0  |  out|   16|   ap_memory|                                  v94|         array|
|v94_ce0       |  out|    1|   ap_memory|                                  v94|         array|
|v94_we0       |  out|    1|   ap_memory|                                  v94|         array|
|v94_d0        |  out|   32|   ap_memory|                                  v94|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

