{
    "wire/input_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/input_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 63.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/k6_N10_40nm": {
        "test_name": "wire/input_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/k6_N10_mem32K_40nm": {
        "test_name": "wire/input_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 70.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/input_wire/no_arch": {
        "test_name": "wire/input_wire/no_arch",
        "architecture": "n/a",
        "blif": "input_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 3.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 5,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "wire/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 65.6,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/k6_N10_40nm": {
        "test_name": "wire/wire_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 6.4,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/k6_N10_mem32K_40nm": {
        "test_name": "wire/wire_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 63.4,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire_failure/no_arch": {
        "test_name": "wire/wire_failure/no_arch",
        "architecture": "n/a",
        "blif": "wire_failure.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14,
        "exec_time(ms)": 2.6,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "wire/wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 66.3,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire/k6_N10_40nm": {
        "test_name": "wire/wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire/k6_N10_mem32K_40nm": {
        "test_name": "wire/wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 52.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "wire/wire/no_arch": {
        "test_name": "wire/wire/no_arch",
        "architecture": "n/a",
        "blif": "wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    }
}
