0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/steve/Downloads/riscvsingle_top.sv,1666471410,systemVerilog,,,,testbench;top,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender.sv,1666505672,systemVerilog,,E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv,,sign_extender,,uvm,,,,,,
E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/sign_extender_tb.sv,1666505346,systemVerilog,,,,sign_extender_tb,,uvm,,,,,,
