// kernel_system_cra_root.v

// Generated using ACDS version 16.1 196

`timescale 1 ps / 1 ps
module kernel_system_cra_root (
		input  wire        clk,               //     clock.clk
		input  wire        avs_write,         // cra_slave.write
		input  wire [7:0]  avs_addr,          //          .address
		input  wire [7:0]  avs_byteena,       //          .byteenable
		input  wire [63:0] avs_writedata,     //          .writedata
		output wire [63:0] avs_readdata,      //          .readdata
		output wire        avs_readdatavalid, //          .readdatavalid
		output wire        avs_waitrequest,   //          .waitrequest
		input  wire        avs_read,          //          .read
		input  wire        rst_n,             //     reset.reset_n
		input  wire        ri_write,          //   ring_in.write
		input  wire [6:0]  ri_addr,           //          .addr
		input  wire [7:0]  ri_byteena,        //          .byteena
		input  wire [63:0] ri_data,           //          .data
		input  wire        ri_read,           //          .read
		input  wire        ri_datavalid,      //          .datavalid
		output wire        ro_read,           //  ring_out.read
		output wire        ro_write,          //          .write
		output wire [7:0]  ro_addr,           //          .addr
		output wire [63:0] ro_data,           //          .data
		output wire [7:0]  ro_byteena,        //          .byteena
		output wire        ro_datavalid       //          .datavalid
	);

	cra_ring_root #(
		.ADDR_W     (5),
		.DATA_W     (64),
		.ID_W       (2),
		.ROM_EXT_W  (0),
		.ROM_ENABLE (1)
	) cra_root (
		.clk               (clk),               //     clock.clk
		.rst_n             (rst_n),             //     reset.reset_n
		.avs_write         (avs_write),         // cra_slave.write
		.avs_addr          (avs_addr),          //          .address
		.avs_byteena       (avs_byteena),       //          .byteenable
		.avs_writedata     (avs_writedata),     //          .writedata
		.avs_readdata      (avs_readdata),      //          .readdata
		.avs_readdatavalid (avs_readdatavalid), //          .readdatavalid
		.avs_waitrequest   (avs_waitrequest),   //          .waitrequest
		.avs_read          (avs_read),          //          .read
		.ri_write          (ri_write),          //   ring_in.write
		.ri_addr           (ri_addr),           //          .addr
		.ri_byteena        (ri_byteena),        //          .byteena
		.ri_data           (ri_data),           //          .data
		.ri_read           (ri_read),           //          .read
		.ri_datavalid      (ri_datavalid),      //          .datavalid
		.ro_read           (ro_read),           //  ring_out.read
		.ro_write          (ro_write),          //          .write
		.ro_addr           (ro_addr),           //          .addr
		.ro_data           (ro_data),           //          .data
		.ro_byteena        (ro_byteena),        //          .byteena
		.ro_datavalid      (ro_datavalid)       //          .datavalid
	);

endmodule
