#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 10 09:48:08 2017
# Process ID: 3708
# Current directory: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1700 C:\Users\Xavier\Desktop\Projet OLED\OLED_rgb_manager\OLED_rgb_manager.xpr
# Log file: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/vivado.log
# Journal file: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 699.293 ; gain = 72.273
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new
file mkdir {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new}
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-91] cpt_sckl is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:65]
ERROR: [VRFC 10-91] clock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:67]
ERROR: [VRFC 10-275] actual  of formal s must be a signal [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:67]
ERROR: [VRFC 10-925] indexed name is not a std_logic [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:122]
ERROR: [VRFC 10-91] downto7 is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:123]
ERROR: [VRFC 10-460] cannot read from 'out' object sclk ; use 'buffer' or 'inout' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-91] clock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:67]
ERROR: [VRFC 10-275] actual  of formal s must be a signal [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:67]
ERROR: [VRFC 10-925] indexed name is not a std_logic [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:122]
ERROR: [VRFC 10-91] downto7 is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:123]
ERROR: [VRFC 10-460] cannot read from 'out' object sclk ; use 'buffer' or 'inout' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-925] indexed name is not a std_logic [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:122]
ERROR: [VRFC 10-91] downto7 is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:123]
ERROR: [VRFC 10-460] cannot read from 'out' object sclk ; use 'buffer' or 'inout' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-91] downto7 is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:123]
ERROR: [VRFC 10-460] cannot read from 'out' object sclk ; use 'buffer' or 'inout' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-460] cannot read from 'out' object sclk ; use 'buffer' or 'inout' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
ERROR: [VRFC 10-719] formal port/generic <miso> is not declared in <spi_controller> [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:70]
ERROR: [VRFC 10-704] formal mis0 has no actual or default value [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:63]
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:77]
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
ERROR: [VRFC 10-719] formal port/generic <miso> is not declared in <spi_controller> [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:70]
ERROR: [VRFC 10-704] formal mis0 has no actual or default value [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:63]
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:77]
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:77]
ERROR: [VRFC 10-91] sclock is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 10:48:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 773.168 ; gain = 9.348
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 784.469 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 784.469 ; gain = 0.000
run 1000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:17:27 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:18:43 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:22:46 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
create_wave_config
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:25:55 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 815.512 ; gain = 0.000
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:29:49 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 11:34:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SPI_controller
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:14 ; elapsed = 01:58:14 . Memory (MB): peak = 857.090 ; gain = 685.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SPI_controller' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SPI_controller' (1#1) [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
WARNING: [Synth 8-3917] design SPI_controller has port cs driven by constant 0
WARNING: [Synth 8-3331] design SPI_controller has unconnected port MISO
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:15 ; elapsed = 01:58:16 . Memory (MB): peak = 879.039 ; gain = 707.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:15 ; elapsed = 01:58:17 . Memory (MB): peak = 879.039 ; gain = 707.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:23 ; elapsed = 01:58:34 . Memory (MB): peak = 1143.430 ; gain = 972.285
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1143.430 ; gain = 327.918
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 12:12:44 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:115]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:131]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 12:27:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.430 ; gain = 0.000
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:29:33 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:32:38 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
ERROR: [VRFC 10-1311] record name prefix type std_ulogic is not a record type [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:50]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:51]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:41:20 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:48:26 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:49:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:51:20 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:52:40 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:55:17 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 13:58:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 14:03:10 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd} w ]
add_files {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_SPI_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_SPI_controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SPI_controller
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_SPI_controller_behav xil_defaultlib.tb_SPI_controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_spi_controller
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_SPI_controller_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 19:02:45 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_controller_behav -key {Behavioral:sim_1:Functional:tb_SPI_controller} -tclbatch {tb_SPI_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_SPI_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_SPI_controller.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd}}
update_compile_order -fileset sim_1
set_property top FSM [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_FSM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
ERROR: [VRFC 10-1353] sensitivity list can have only static signal name [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:88]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:172]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:187]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:202]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
ERROR: [VRFC 10-91] other is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:271]
ERROR: [VRFC 10-91] sdata_our is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:327]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
ERROR: [VRFC 10-1353] sensitivity list can have only static signal name [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:88]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:172]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:187]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:202]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
ERROR: [VRFC 10-91] rising_ege is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:202]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fsm in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice "1010" is already covered [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fsm in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd:84]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_fsm in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 19:41:07 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.195 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:215]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:219]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:223]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 16 19:49:52 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:271]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:275]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:04:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:271]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:275]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:15:01 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:91]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:93]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:95]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:99]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:105]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:111]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:117]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:131]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:133]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:139]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:227]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:231]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:235]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:239]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:243]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:247]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:251]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:255]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:259]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:263]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:267]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:271]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:275]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:19:28 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:25:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
WARNING: Simulation object /tb_FSM/bloc1/sDC was not found in the design.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:28:46 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
WARNING: Simulation object /tb_FSM/bloc1/sDC was not found in the design.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:30:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
WARNING: Simulation object /tb_FSM/bloc1/sDC was not found in the design.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 12:32:22 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:09:18 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.840 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:18:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:23:02 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:25:18 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:41:29 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:334]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FSM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 13:45:34 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_FSM_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd} w ]
add_files {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd} w ]
add_files {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd}}
update_compile_order -fileset sources_1
set_property top top_level_init [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_top_level_init.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sim_1/new/tb_top_level_init.vhd}}
update_compile_order -fileset sim_1
set_property top top_level_init [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
ERROR: [VRFC 10-1471] type error near sread_idx ; current type std_logic; expected type std_logic_vector [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:116]
ERROR: [VRFC 10-91] smiso is not declared [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:131]
ERROR: [VRFC 10-1471] type error near sread_idx ; current type std_logic; expected type std_logic_vector [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:143]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_init_behav xil_defaultlib.top_level_init -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_config
Compiling architecture behavioral of entity xil_defaultlib.MEM_init [mem_init_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_init
Built simulation snapshot top_level_init_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 14:37:54 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_init_behav -key {Behavioral:sim_1:Functional:top_level_init} -tclbatch {top_level_init.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_level_init.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_init_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:1]
[Thu Apr 20 14:39:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 20 14:40:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1260.082 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1260.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
current_design impl_1
current_design synth_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:1]
[Thu Apr 20 14:51:44 2017] Launched synth_1...
Run output will be captured here: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd:1]
[Thu Apr 20 14:52:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_init_behav xil_defaultlib.top_level_init -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_config
Compiling architecture behavioral of entity xil_defaultlib.MEM_init [mem_init_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_init
Built simulation snapshot top_level_init_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 15:00:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_init_behav -key {Behavioral:sim_1:Functional:top_level_init} -tclbatch {top_level_init.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_level_init.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_init_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_init_behav xil_defaultlib.top_level_init -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_config
Compiling architecture behavioral of entity xil_defaultlib.MEM_init [mem_init_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_init
Built simulation snapshot top_level_init_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 15:04:57 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_init_behav -key {Behavioral:sim_1:Functional:top_level_init} -tclbatch {top_level_init.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_level_init.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_init_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
save_wave_config {C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/cfg_tb_top_level_init.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_init_behav xil_defaultlib.top_level_init -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_config
Compiling architecture behavioral of entity xil_defaultlib.MEM_init [mem_init_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_init
Built simulation snapshot top_level_init_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 15:08:53 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_init_behav -key {Behavioral:sim_1:Functional:top_level_init} -tclbatch {top_level_init.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_level_init.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_init_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_FSM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/tb_SPI_controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_level_init' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_level_init_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/SPI_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/MEM_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:90]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:92]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:94]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:96]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:98]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:104]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:110]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:116]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:130]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:132]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:138]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:226]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:230]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:234]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:238]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:242]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:246]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:250]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:254]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:258]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:262]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:266]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:270]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/FSM.vhd:274]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.srcs/sources_1/new/top_level_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level_init
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0cae693ee01e4c01ab656b983efed283 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_init_behav xil_defaultlib.top_level_init -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_config
Compiling architecture behavioral of entity xil_defaultlib.MEM_init [mem_init_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_init
Built simulation snapshot top_level_init_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Xavier/Desktop/Projet -notrace
couldn't read file "C:/Users/Xavier/Desktop/Projet": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 15:10:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Xavier/Desktop/Projet OLED/OLED_rgb_manager/OLED_rgb_manager.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_init_behav -key {Behavioral:sim_1:Functional:top_level_init} -tclbatch {top_level_init.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_level_init.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_init_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_35
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 15:11:07 2017...
