// Seed: 3118298355
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6
);
  wor   id_7;
  logic id_8;
  assign id_7[1] = id_1;
endmodule
