# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 25 2020 17:32:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
			6.2.2::Path details for port: o_UART_TX
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
			6.5.2::Path details for port: o_UART_TX
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|i_Clk  | Frequency: 180.94 MHz  | Target: 133.51 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|i_Clk     top|i_Clk      7490             1963        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       794          top|i_Clk:R            


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8327          top|i_Clk:R            
o_UART_TX  i_Clk       9119          top|i_Clk:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -127        top|i_Clk:R            


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       7907                  top|i_Clk:R            
o_UART_TX  i_Clk       8714                  top|i_Clk:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|i_Clk
***************************************
Clock: top|i_Clk
Frequency: 180.94 MHz | Target: 133.51 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in3
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Setup Constraint : 7490p
Path slack       : 1964p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4713
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7634
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
uart_tx.counter_6_LC_8_5_6/carryin         LogicCell40_SEQ_MODE_1000      0              6800   1963  RISE       1
uart_tx.counter_6_LC_8_5_6/carryout        LogicCell40_SEQ_MODE_1000    126              6926   1963  RISE       2
uart_tx.counter_7_LC_8_5_7/carryin         LogicCell40_SEQ_MODE_1000      0              6926   1963  RISE       1
uart_tx.counter_7_LC_8_5_7/carryout        LogicCell40_SEQ_MODE_1000    126              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitin              ICE_CARRY_IN_MUX               0              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitout             ICE_CARRY_IN_MUX             196              7249   1963  RISE       2
uart_tx.counter_8_LC_8_6_0/carryin         LogicCell40_SEQ_MODE_1000      0              7249   1963  RISE       1
uart_tx.counter_8_LC_8_6_0/carryout        LogicCell40_SEQ_MODE_1000    126              7375   1963  RISE       1
I__47/I                                    InMux                          0              7375   1963  RISE       1
I__47/O                                    InMux                        259              7634   1963  RISE       1
uart_tx.counter_9_LC_8_6_1/in3             LogicCell40_SEQ_MODE_1000      0              7634   1963  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in3
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Setup Constraint : 7490p
Path slack       : 1964p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4713
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7634
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
uart_tx.counter_6_LC_8_5_6/carryin         LogicCell40_SEQ_MODE_1000      0              6800   1963  RISE       1
uart_tx.counter_6_LC_8_5_6/carryout        LogicCell40_SEQ_MODE_1000    126              6926   1963  RISE       2
uart_tx.counter_7_LC_8_5_7/carryin         LogicCell40_SEQ_MODE_1000      0              6926   1963  RISE       1
uart_tx.counter_7_LC_8_5_7/carryout        LogicCell40_SEQ_MODE_1000    126              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitin              ICE_CARRY_IN_MUX               0              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitout             ICE_CARRY_IN_MUX             196              7249   1963  RISE       2
uart_tx.counter_8_LC_8_6_0/carryin         LogicCell40_SEQ_MODE_1000      0              7249   1963  RISE       1
uart_tx.counter_8_LC_8_6_0/carryout        LogicCell40_SEQ_MODE_1000    126              7375   1963  RISE       1
I__47/I                                    InMux                          0              7375   1963  RISE       1
I__47/O                                    InMux                        259              7634   1963  RISE       1
uart_tx.counter_9_LC_8_6_1/in3             LogicCell40_SEQ_MODE_1000      0              7634   1963  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 794


Data Path Delay                2705
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                  794

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                        0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__271/I                             Odrv4                      0      1127               RISE  1       
I__271/O                             Odrv4                      351    1478               RISE  1       
I__272/I                             IoSpan4Mux                 0      1478               RISE  1       
I__272/O                             IoSpan4Mux                 288    1765               RISE  1       
I__274/I                             Span4Mux_v                 0      1765               RISE  1       
I__274/O                             Span4Mux_v                 351    2116               RISE  1       
I__276/I                             LocalMux                   0      2116               RISE  1       
I__276/O                             LocalMux                   330    2446               RISE  1       
I__277/I                             InMux                      0      2446               RISE  1       
I__277/O                             InMux                      259    2705               RISE  1       
uart_tx.r_data_0_LC_9_7_5/in0        LogicCell40_SEQ_MODE_1000  0      2705               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__189/I                                            ClkMux                     0      2073               RISE  1       
I__189/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__191/I                                            ClkMux                     0      2073               RISE  1       
I__191/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.tready_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__137/I                           Odrv12                     0      2921               RISE  1       
I__137/O                           Odrv12                     491    3412               RISE  1       
I__139/I                           LocalMux                   0      3412               RISE  1       
I__139/O                           LocalMux                   330    3742               RISE  1       
I__140/I                           IoInMux                    0      3742               RISE  1       
I__140/O                           IoInMux                    259    4001               RISE  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_LED_1                            top                        0      8327               FALL  1       

6.2.2::Path details for port: o_UART_TX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 9119


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6198
---------------------------- ------
Clock To Out Delay             9119

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__189/I                                            ClkMux                     0      2073               RISE  1       
I__189/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.out_data_LC_9_7_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__278/I                             Odrv4                      0      2921               RISE  1       
I__278/O                             Odrv4                      351    3272               RISE  1       
I__279/I                             Span4Mux_v                 0      3272               RISE  1       
I__279/O                             Span4Mux_v                 351    3623               RISE  1       
I__280/I                             Span4Mux_v                 0      3623               RISE  1       
I__280/O                             Span4Mux_v                 351    3973               RISE  1       
I__281/I                             Span4Mux_s3_h              0      3973               RISE  1       
I__281/O                             Span4Mux_s3_h              231    4205               RISE  1       
I__282/I                             LocalMux                   0      4205               RISE  1       
I__282/O                             LocalMux                   330    4534               RISE  1       
I__283/I                             IoInMux                    0      4534               RISE  1       
I__283/O                             IoInMux                    259    4794               RISE  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4794               RISE  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7031               FALL  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      7031               FALL  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9119               FALL  1       
o_UART_TX                            top                        0      9119               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -127


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                      -127

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                            top                        0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__271/I                              Odrv4                      0      923                FALL  1       
I__271/O                              Odrv4                      372    1295               FALL  1       
I__272/I                              IoSpan4Mux                 0      1295               FALL  1       
I__272/O                              IoSpan4Mux                 323    1617               FALL  1       
I__273/I                              LocalMux                   0      1617               FALL  1       
I__273/O                              LocalMux                   309    1926               FALL  1       
I__275/I                              InMux                      0      1926               FALL  1       
I__275/O                              InMux                      217    2143               FALL  1       
uart_tx.state_RNO_0_0_LC_9_6_0/in0    LogicCell40_SEQ_MODE_0000  0      2143               FALL  1       
uart_tx.state_RNO_0_0_LC_9_6_0/ltout  LogicCell40_SEQ_MODE_0000  365    2508               RISE  1       
I__173/I                              CascadeMux                 0      2508               RISE  1       
I__173/O                              CascadeMux                 0      2508               RISE  1       
uart_tx.state_0_LC_9_6_1/in2          LogicCell40_SEQ_MODE_1000  0      2508               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__191/I                                            ClkMux                     0      2073               RISE  1       
I__191/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__191/I                                            ClkMux                     0      2073               RISE  1       
I__191/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.tready_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__137/I                           Odrv12                     0      2921               FALL  1       
I__137/O                           Odrv12                     540    3461               FALL  1       
I__139/I                           LocalMux                   0      3461               FALL  1       
I__139/O                           LocalMux                   309    3770               FALL  1       
I__140/I                           IoInMux                    0      3770               FALL  1       
I__140/O                           IoInMux                    217    3987               FALL  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_LED_1                            top                        0      7907               RISE  1       

6.5.2::Path details for port: o_UART_TX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8714


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5793
---------------------------- ------
Clock To Out Delay             8714

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__184/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__184/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__185/I                                            GlobalMux                  0      1918               RISE  1       
I__185/O                                            GlobalMux                  154    2073               RISE  1       
I__189/I                                            ClkMux                     0      2073               RISE  1       
I__189/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.out_data_LC_9_7_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__278/I                             Odrv4                      0      2921               FALL  1       
I__278/O                             Odrv4                      372    3293               FALL  1       
I__279/I                             Span4Mux_v                 0      3293               FALL  1       
I__279/O                             Span4Mux_v                 372    3665               FALL  1       
I__280/I                             Span4Mux_v                 0      3665               FALL  1       
I__280/O                             Span4Mux_v                 372    4037               FALL  1       
I__281/I                             Span4Mux_s3_h              0      4037               FALL  1       
I__281/O                             Span4Mux_s3_h              231    4268               FALL  1       
I__282/I                             LocalMux                   0      4268               FALL  1       
I__282/O                             LocalMux                   309    4577               FALL  1       
I__283/I                             IoInMux                    0      4577               FALL  1       
I__283/O                             IoInMux                    217    4794               FALL  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4794               FALL  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6800               RISE  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6800               RISE  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8714               RISE  1       
o_UART_TX                            top                        0      8714               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in3
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Setup Constraint : 7490p
Path slack       : 1964p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4713
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7634
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
uart_tx.counter_6_LC_8_5_6/carryin         LogicCell40_SEQ_MODE_1000      0              6800   1963  RISE       1
uart_tx.counter_6_LC_8_5_6/carryout        LogicCell40_SEQ_MODE_1000    126              6926   1963  RISE       2
uart_tx.counter_7_LC_8_5_7/carryin         LogicCell40_SEQ_MODE_1000      0              6926   1963  RISE       1
uart_tx.counter_7_LC_8_5_7/carryout        LogicCell40_SEQ_MODE_1000    126              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitin              ICE_CARRY_IN_MUX               0              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitout             ICE_CARRY_IN_MUX             196              7249   1963  RISE       2
uart_tx.counter_8_LC_8_6_0/carryin         LogicCell40_SEQ_MODE_1000      0              7249   1963  RISE       1
uart_tx.counter_8_LC_8_6_0/carryout        LogicCell40_SEQ_MODE_1000    126              7375   1963  RISE       1
I__47/I                                    InMux                          0              7375   1963  RISE       1
I__47/O                                    InMux                        259              7634   1963  RISE       1
uart_tx.counter_9_LC_8_6_1/in3             LogicCell40_SEQ_MODE_1000      0              7634   1963  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/in3
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Setup Constraint : 7490p
Path slack       : 2090p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4587
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7508
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
uart_tx.counter_6_LC_8_5_6/carryin         LogicCell40_SEQ_MODE_1000      0              6800   1963  RISE       1
uart_tx.counter_6_LC_8_5_6/carryout        LogicCell40_SEQ_MODE_1000    126              6926   1963  RISE       2
uart_tx.counter_7_LC_8_5_7/carryin         LogicCell40_SEQ_MODE_1000      0              6926   1963  RISE       1
uart_tx.counter_7_LC_8_5_7/carryout        LogicCell40_SEQ_MODE_1000    126              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitin              ICE_CARRY_IN_MUX               0              7052   1963  RISE       1
IN_MUX_bfv_8_6_0_/carryinitout             ICE_CARRY_IN_MUX             196              7249   1963  RISE       2
I__48/I                                    InMux                          0              7249   2090  RISE       1
I__48/O                                    InMux                        259              7508   2090  RISE       1
uart_tx.counter_8_LC_8_6_0/in3             LogicCell40_SEQ_MODE_1000      0              7508   2090  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/in3
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Setup Constraint : 7490p
Path slack       : 2412p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
uart_tx.counter_6_LC_8_5_6/carryin         LogicCell40_SEQ_MODE_1000      0              6800   1963  RISE       1
uart_tx.counter_6_LC_8_5_6/carryout        LogicCell40_SEQ_MODE_1000    126              6926   1963  RISE       2
I__49/I                                    InMux                          0              6926   2412  RISE       1
I__49/O                                    InMux                        259              7186   2412  RISE       1
uart_tx.counter_7_LC_8_5_7/in3             LogicCell40_SEQ_MODE_1000      0              7186   2412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/in3
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Setup Constraint : 7490p
Path slack       : 2539p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4138
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7059
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
uart_tx.counter_5_LC_8_5_5/carryin         LogicCell40_SEQ_MODE_1000      0              6674   1963  RISE       1
uart_tx.counter_5_LC_8_5_5/carryout        LogicCell40_SEQ_MODE_1000    126              6800   1963  RISE       2
I__50/I                                    InMux                          0              6800   2538  RISE       1
I__50/O                                    InMux                        259              7059   2538  RISE       1
uart_tx.counter_6_LC_8_5_6/in3             LogicCell40_SEQ_MODE_1000      0              7059   2538  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/sr
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_7_LC_8_5_7/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/sr
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_6_LC_8_5_6/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/sr
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_5_LC_8_5_5/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/sr
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_4_LC_8_5_4/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/sr
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_3_LC_8_5_3/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/sr
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_2_LC_8_5_2/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/sr
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_1_LC_8_5_1/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/sr
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Setup Constraint : 7490p
Path slack       : 2574p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4173
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7094
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__58/I                                   Span4Mux_v                     0              5951   2574  RISE       1
I__58/O                                   Span4Mux_v                   351              6302   2574  RISE       1
I__60/I                                   LocalMux                       0              6302   2574  RISE       1
I__60/O                                   LocalMux                     330              6631   2574  RISE       1
I__61/I                                   SRMux                          0              6631   2574  RISE       1
I__61/O                                   SRMux                        463              7094   2574  RISE       1
uart_tx.counter_0_LC_8_5_0/sr             LogicCell40_SEQ_MODE_1000      0              7094   2574  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/in3
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Setup Constraint : 7490p
Path slack       : 2665p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4012
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6933
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
uart_tx.counter_4_LC_8_5_4/carryin         LogicCell40_SEQ_MODE_1000      0              6547   1963  RISE       1
uart_tx.counter_4_LC_8_5_4/carryout        LogicCell40_SEQ_MODE_1000    126              6674   1963  RISE       2
I__51/I                                    InMux                          0              6674   2665  RISE       1
I__51/O                                    InMux                        259              6933   2665  RISE       1
uart_tx.counter_5_LC_8_5_5/in3             LogicCell40_SEQ_MODE_1000      0              6933   2665  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/in3
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Setup Constraint : 7490p
Path slack       : 2791p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3886
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6807
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
uart_tx.counter_3_LC_8_5_3/carryin         LogicCell40_SEQ_MODE_1000      0              6421   1963  RISE       1
uart_tx.counter_3_LC_8_5_3/carryout        LogicCell40_SEQ_MODE_1000    126              6547   1963  RISE       2
I__52/I                                    InMux                          0              6547   2791  RISE       1
I__52/O                                    InMux                        259              6807   2791  RISE       1
uart_tx.counter_4_LC_8_5_4/in3             LogicCell40_SEQ_MODE_1000      0              6807   2791  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/in3
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Setup Constraint : 7490p
Path slack       : 2917p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3760
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6681
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
uart_tx.counter_2_LC_8_5_2/carryin         LogicCell40_SEQ_MODE_1000      0              6295   1963  RISE       1
uart_tx.counter_2_LC_8_5_2/carryout        LogicCell40_SEQ_MODE_1000    126              6421   1963  RISE       2
I__53/I                                    InMux                          0              6421   2917  RISE       1
I__53/O                                    InMux                        259              6681   2917  RISE       1
uart_tx.counter_3_LC_8_5_3/in3             LogicCell40_SEQ_MODE_1000      0              6681   2917  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/sr
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Setup Constraint : 7490p
Path slack       : 2924p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3823
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__57/I                                   LocalMux                       0              5951   2924  RISE       1
I__57/O                                   LocalMux                     330              6281   2924  RISE       1
I__59/I                                   SRMux                          0              6281   2924  RISE       1
I__59/O                                   SRMux                        463              6744   2924  RISE       1
uart_tx.counter_9_LC_8_6_1/sr             LogicCell40_SEQ_MODE_1000      0              6744   2924  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/sr
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Setup Constraint : 7490p
Path slack       : 2924p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3823
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__77/I                                   Odrv4                          0              3959   2574  RISE       1
I__77/O                                   Odrv4                        351              4310   2574  RISE       1
I__80/I                                   LocalMux                       0              4310   2574  RISE       1
I__80/O                                   LocalMux                     330              4640   2574  RISE       1
I__82/I                                   InMux                          0              4640   2574  RISE       1
I__82/O                                   InMux                        259              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in1     LogicCell40_SEQ_MODE_0000      0              4899   2574  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    400              5299   2574  RISE      10
I__55/I                                   Odrv4                          0              5299   2574  RISE       1
I__55/O                                   Odrv4                        351              5650   2574  RISE       1
I__56/I                                   Span4Mux_h                     0              5650   2574  RISE       1
I__56/O                                   Span4Mux_h                   302              5951   2574  RISE       1
I__57/I                                   LocalMux                       0              5951   2924  RISE       1
I__57/O                                   LocalMux                     330              6281   2924  RISE       1
I__59/I                                   SRMux                          0              6281   2924  RISE       1
I__59/O                                   SRMux                        463              6744   2924  RISE       1
uart_tx.counter_8_LC_8_6_0/sr             LogicCell40_SEQ_MODE_1000      0              6744   2924  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/in3
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Setup Constraint : 7490p
Path slack       : 3044p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3633
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6554
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
uart_tx.counter_1_LC_8_5_1/carryin         LogicCell40_SEQ_MODE_1000      0              6169   1963  RISE       1
uart_tx.counter_1_LC_8_5_1/carryout        LogicCell40_SEQ_MODE_1000    126              6295   1963  RISE       2
I__54/I                                    InMux                          0              6295   3043  RISE       1
I__54/O                                    InMux                        259              6554   3043  RISE       1
uart_tx.counter_2_LC_8_5_2/in3             LogicCell40_SEQ_MODE_1000      0              6554   3043  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/in3
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Setup Constraint : 7490p
Path slack       : 3170p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3507
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6428
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/carryout        LogicCell40_SEQ_MODE_1000    231              6169   1963  RISE       2
I__46/I                                    InMux                          0              6169   3170  RISE       1
I__46/O                                    InMux                        259              6428   3170  RISE       1
uart_tx.counter_1_LC_8_5_1/in3             LogicCell40_SEQ_MODE_1000      0              6428   3170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in2
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Setup Constraint : 7490p
Path slack       : 3563p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9500

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3016
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__70/I                                    LocalMux                       0              5348   1963  RISE       1
I__70/O                                    LocalMux                     330              5678   1963  RISE       1
I__72/I                                    InMux                          0              5678   1963  RISE       1
I__72/O                                    InMux                        259              5937   1963  RISE       1
I__74/I                                    CascadeMux                     0              5937   1963  RISE       1
I__74/O                                    CascadeMux                     0              5937   1963  RISE       1
uart_tx.counter_0_LC_8_5_0/in2             LogicCell40_SEQ_MODE_1000      0              5937   3562  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in3
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Setup Constraint : 7490p
Path slack       : 3661p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3016
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__233/I                                   Odrv4                          0              2921   1963  RISE       1
I__233/O                                   Odrv4                        351              3272   1963  RISE       1
I__237/I                                   LocalMux                       0              3272   1963  RISE       1
I__237/O                                   LocalMux                     330              3602   1963  RISE       1
I__247/I                                   InMux                          0              3602   1963  RISE       1
I__247/O                                   InMux                        259              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3861   1963  RISE       1
uart_tx.counter_RNI1V9O_4_LC_9_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4310   1963  RISE       1
I__64/I                                    LocalMux                       0              4310   1963  RISE       1
I__64/O                                    LocalMux                     330              4640   1963  RISE       1
I__65/I                                    InMux                          0              4640   1963  RISE       1
I__65/O                                    InMux                        259              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in0    LogicCell40_SEQ_MODE_0000      0              4899   1963  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_0000    449              5348   1963  RISE       2
I__71/I                                    LocalMux                       0              5348   3661  RISE       1
I__71/O                                    LocalMux                     330              5678   3661  RISE       1
I__73/I                                    InMux                          0              5678   3661  RISE       1
I__73/O                                    InMux                        259              5937   3661  RISE       1
uart_tx.counter_0_LC_8_5_0/in3             LogicCell40_SEQ_MODE_1000      0              5937   3661  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in0
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Setup Constraint : 7490p
Path slack       : 3864p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2517  RISE       4
I__128/I                                    LocalMux                       0              2921   3864  RISE       1
I__128/O                                    LocalMux                     330              3251   3864  RISE       1
I__132/I                                    InMux                          0              3251   3864  RISE       1
I__132/O                                    InMux                        259              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3864  RISE       1
I__84/I                                     LocalMux                       0              3959   3864  RISE       1
I__84/O                                     LocalMux                     330              4289   3864  RISE       1
I__85/I                                     InMux                          0              4289   3864  RISE       1
I__85/O                                     InMux                        259              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in1       LogicCell40_SEQ_MODE_0000      0              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout     LogicCell40_SEQ_MODE_0000    400              4948   3864  RISE       4
I__201/I                                    LocalMux                       0              4948   3864  RISE       1
I__201/O                                    LocalMux                     330              5278   3864  RISE       1
I__205/I                                    InMux                          0              5278   3864  RISE       1
I__205/O                                    InMux                        259              5537   3864  RISE       1
uart_tx.index_3_LC_9_8_6/in0                LogicCell40_SEQ_MODE_1000      0              5537   3864  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.index_0_LC_8_7_7/in3
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Setup Constraint : 7490p
Path slack       : 4061p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2517  RISE       4
I__128/I                                    LocalMux                       0              2921   3864  RISE       1
I__128/O                                    LocalMux                     330              3251   3864  RISE       1
I__132/I                                    InMux                          0              3251   3864  RISE       1
I__132/O                                    InMux                        259              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3864  RISE       1
I__84/I                                     LocalMux                       0              3959   3864  RISE       1
I__84/O                                     LocalMux                     330              4289   3864  RISE       1
I__85/I                                     InMux                          0              4289   3864  RISE       1
I__85/O                                     InMux                        259              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in1       LogicCell40_SEQ_MODE_0000      0              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout     LogicCell40_SEQ_MODE_0000    400              4948   3864  RISE       4
I__200/I                                    LocalMux                       0              4948   4060  RISE       1
I__200/O                                    LocalMux                     330              5278   4060  RISE       1
I__202/I                                    InMux                          0              5278   4060  RISE       1
I__202/O                                    InMux                        259              5537   4060  RISE       1
uart_tx.index_0_LC_8_7_7/in3                LogicCell40_SEQ_MODE_1000      0              5537   4060  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in3
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Setup Constraint : 7490p
Path slack       : 4061p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2517  RISE       4
I__128/I                                    LocalMux                       0              2921   3864  RISE       1
I__128/O                                    LocalMux                     330              3251   3864  RISE       1
I__132/I                                    InMux                          0              3251   3864  RISE       1
I__132/O                                    InMux                        259              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3864  RISE       1
I__84/I                                     LocalMux                       0              3959   3864  RISE       1
I__84/O                                     LocalMux                     330              4289   3864  RISE       1
I__85/I                                     InMux                          0              4289   3864  RISE       1
I__85/O                                     InMux                        259              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in1       LogicCell40_SEQ_MODE_0000      0              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout     LogicCell40_SEQ_MODE_0000    400              4948   3864  RISE       4
I__201/I                                    LocalMux                       0              4948   3864  RISE       1
I__201/O                                    LocalMux                     330              5278   3864  RISE       1
I__203/I                                    InMux                          0              5278   4060  RISE       1
I__203/O                                    InMux                        259              5537   4060  RISE       1
uart_tx.index_1_LC_9_8_3/in3                LogicCell40_SEQ_MODE_1000      0              5537   4060  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in3
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Setup Constraint : 7490p
Path slack       : 4061p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2517  RISE       4
I__128/I                                    LocalMux                       0              2921   3864  RISE       1
I__128/O                                    LocalMux                     330              3251   3864  RISE       1
I__132/I                                    InMux                          0              3251   3864  RISE       1
I__132/O                                    InMux                        259              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   3864  RISE       1
uart_tx.counter_RNI6M34_0_1_LC_9_6_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3864  RISE       1
I__84/I                                     LocalMux                       0              3959   3864  RISE       1
I__84/O                                     LocalMux                     330              4289   3864  RISE       1
I__85/I                                     InMux                          0              4289   3864  RISE       1
I__85/O                                     InMux                        259              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in1       LogicCell40_SEQ_MODE_0000      0              4548   3864  RISE       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout     LogicCell40_SEQ_MODE_0000    400              4948   3864  RISE       4
I__201/I                                    LocalMux                       0              4948   3864  RISE       1
I__201/O                                    LocalMux                     330              5278   3864  RISE       1
I__204/I                                    InMux                          0              5278   4060  RISE       1
I__204/O                                    InMux                        259              5537   4060  RISE       1
uart_tx.index_2_LC_9_8_7/in3                LogicCell40_SEQ_MODE_1000      0              5537   4060  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in2
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Setup Constraint : 7490p
Path slack       : 4320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -323
------------------------------------------   ---- 
End-of-path required time (ps)               9549

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2308
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5229
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4320  RISE       4
I__192/I                                Odrv4                          0              2921   4320  RISE       1
I__192/O                                Odrv4                        351              3272   4320  RISE       1
I__194/I                                LocalMux                       0              3272   4320  RISE       1
I__194/O                                LocalMux                     330              3602   4320  RISE       1
I__197/I                                InMux                          0              3602   4320  RISE       1
I__197/O                                InMux                        259              3861   4320  RISE       1
uart_tx.index_RNIQG82_3_LC_9_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861   4320  RISE       1
uart_tx.index_RNIQG82_3_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4320  RISE       2
I__264/I                                LocalMux                       0              4261   4320  RISE       1
I__264/O                                LocalMux                     330              4591   4320  RISE       1
I__266/I                                InMux                          0              4591   4320  RISE       1
I__266/O                                InMux                        259              4850   4320  RISE       1
uart_tx.state_RNO_0_0_LC_9_6_0/in1      LogicCell40_SEQ_MODE_0000      0              4850   4320  RISE       1
uart_tx.state_RNO_0_0_LC_9_6_0/ltout    LogicCell40_SEQ_MODE_0000    379              5229   4320  FALL       1
I__173/I                                CascadeMux                     0              5229   4320  FALL       1
I__173/O                                CascadeMux                     0              5229   4320  FALL       1
uart_tx.state_0_LC_9_6_1/in2            LogicCell40_SEQ_MODE_1000      0              5229   4320  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.index_0_LC_8_7_7/sr
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Setup Constraint : 7490p
Path slack       : 4425p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__176/I                                  Odrv12                         0              3959   4425  RISE       1
I__176/O                                  Odrv12                       491              4450   4425  RISE       1
I__180/I                                  LocalMux                       0              4450   4425  RISE       1
I__180/O                                  LocalMux                     330              4780   4425  RISE       1
I__182/I                                  SRMux                          0              4780   4425  RISE       1
I__182/O                                  SRMux                        463              5243   4425  RISE       1
uart_tx.index_0_LC_8_7_7/sr               LogicCell40_SEQ_MODE_1000      0              5243   4425  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.index_2_LC_9_8_7/sr
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Setup Constraint : 7490p
Path slack       : 4425p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__177/I                                  Odrv12                         0              3959   4425  RISE       1
I__177/O                                  Odrv12                       491              4450   4425  RISE       1
I__181/I                                  LocalMux                       0              4450   4425  RISE       1
I__181/O                                  LocalMux                     330              4780   4425  RISE       1
I__183/I                                  SRMux                          0              4780   4425  RISE       1
I__183/O                                  SRMux                        463              5243   4425  RISE       1
uart_tx.index_2_LC_9_8_7/sr               LogicCell40_SEQ_MODE_1000      0              5243   4425  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.index_3_LC_9_8_6/sr
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Setup Constraint : 7490p
Path slack       : 4425p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__177/I                                  Odrv12                         0              3959   4425  RISE       1
I__177/O                                  Odrv12                       491              4450   4425  RISE       1
I__181/I                                  LocalMux                       0              4450   4425  RISE       1
I__181/O                                  LocalMux                     330              4780   4425  RISE       1
I__183/I                                  SRMux                          0              4780   4425  RISE       1
I__183/O                                  SRMux                        463              5243   4425  RISE       1
uart_tx.index_3_LC_9_8_6/sr               LogicCell40_SEQ_MODE_1000      0              5243   4425  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.index_1_LC_9_8_3/sr
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Setup Constraint : 7490p
Path slack       : 4425p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9668

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__177/I                                  Odrv12                         0              3959   4425  RISE       1
I__177/O                                  Odrv12                       491              4450   4425  RISE       1
I__181/I                                  LocalMux                       0              4450   4425  RISE       1
I__181/O                                  LocalMux                     330              4780   4425  RISE       1
I__183/I                                  SRMux                          0              4780   4425  RISE       1
I__183/O                                  SRMux                        463              5243   4425  RISE       1
uart_tx.index_1_LC_9_8_3/sr               LogicCell40_SEQ_MODE_1000      0              5243   4425  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_9_8_3/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in0
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Setup Constraint : 7490p
Path slack       : 4551p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_9_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4551  RISE       4
I__218/I                                LocalMux                       0              2921   4551  RISE       1
I__218/O                                LocalMux                     330              3251   4551  RISE       1
I__222/I                                InMux                          0              3251   4551  RISE       1
I__222/O                                InMux                        259              3510   4551  RISE       1
uart_tx.index_RNIB641_1_LC_8_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4551  RISE       1
uart_tx.index_RNIB641_1_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4551  RISE       2
I__206/I                                Odrv4                          0              3910   4551  RISE       1
I__206/O                                Odrv4                        351              4261   4551  RISE       1
I__207/I                                LocalMux                       0              4261   4551  RISE       1
I__207/O                                LocalMux                     330              4591   4551  RISE       1
I__208/I                                InMux                          0              4591   4551  RISE       1
I__208/O                                InMux                        259              4850   4551  RISE       1
uart_tx.index_2_LC_9_8_7/in0            LogicCell40_SEQ_MODE_1000      0              4850   4551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in0
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Setup Constraint : 7490p
Path slack       : 4551p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4320  RISE       4
I__192/I                                Odrv4                          0              2921   4320  RISE       1
I__192/O                                Odrv4                        351              3272   4320  RISE       1
I__194/I                                LocalMux                       0              3272   4320  RISE       1
I__194/O                                LocalMux                     330              3602   4320  RISE       1
I__197/I                                InMux                          0              3602   4320  RISE       1
I__197/O                                InMux                        259              3861   4320  RISE       1
uart_tx.index_RNIQG82_3_LC_9_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3861   4320  RISE       1
uart_tx.index_RNIQG82_3_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4320  RISE       2
I__265/I                                LocalMux                       0              4261   4551  RISE       1
I__265/O                                LocalMux                     330              4591   4551  RISE       1
I__267/I                                InMux                          0              4591   4551  RISE       1
I__267/O                                InMux                        259              4850   4551  RISE       1
uart_tx.out_data_LC_9_7_4/in0           LogicCell40_SEQ_MODE_1000      0              4850   4551  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_8_5_2/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in1
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Setup Constraint : 7490p
Path slack       : 4608p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_8_5_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2447  RISE       4
I__120/I                                  LocalMux                       0              2921   2447  RISE       1
I__120/O                                  LocalMux                     330              3251   2447  RISE       1
I__124/I                                  InMux                          0              3251   3254  RISE       1
I__124/O                                  InMux                        259              3510   3254  RISE       1
uart_tx.counter_RNI8S23_2_LC_9_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   3254  RISE       1
uart_tx.counter_RNI8S23_2_LC_9_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896   3254  FALL       1
I__63/I                                   CascadeMux                     0              3896   3254  FALL       1
I__63/O                                   CascadeMux                     0              3896   3254  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in2    LogicCell40_SEQ_MODE_0000      0              3896   3254  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4607  RISE       2
I__142/I                                  LocalMux                       0              4275   4607  RISE       1
I__142/O                                  LocalMux                     330              4605   4607  RISE       1
I__143/I                                  InMux                          0              4605   4607  RISE       1
I__143/O                                  InMux                        259              4864   4607  RISE       1
uart_tx.state_1_LC_9_6_3/in1              LogicCell40_SEQ_MODE_1000      0              4864   4607  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_9_8_3/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in1
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Setup Constraint : 7490p
Path slack       : 4622p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_9_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4551  RISE       4
I__218/I                                LocalMux                       0              2921   4551  RISE       1
I__218/O                                LocalMux                     330              3251   4551  RISE       1
I__222/I                                InMux                          0              3251   4551  RISE       1
I__222/O                                InMux                        259              3510   4551  RISE       1
uart_tx.index_RNIB641_1_LC_8_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4551  RISE       1
uart_tx.index_RNIB641_1_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4551  RISE       2
I__206/I                                Odrv4                          0              3910   4551  RISE       1
I__206/O                                Odrv4                        351              4261   4551  RISE       1
I__207/I                                LocalMux                       0              4261   4551  RISE       1
I__207/O                                LocalMux                     330              4591   4551  RISE       1
I__209/I                                InMux                          0              4591   4621  RISE       1
I__209/O                                InMux                        259              4850   4621  RISE       1
uart_tx.index_3_LC_9_8_6/in1            LogicCell40_SEQ_MODE_1000      0              4850   4621  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_8_5_2/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in3
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Setup Constraint : 7490p
Path slack       : 4734p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_8_5_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2447  RISE       4
I__120/I                                  LocalMux                       0              2921   2447  RISE       1
I__120/O                                  LocalMux                     330              3251   2447  RISE       1
I__124/I                                  InMux                          0              3251   3254  RISE       1
I__124/O                                  InMux                        259              3510   3254  RISE       1
uart_tx.counter_RNI8S23_2_LC_9_5_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   3254  RISE       1
uart_tx.counter_RNI8S23_2_LC_9_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896   3254  FALL       1
I__63/I                                   CascadeMux                     0              3896   3254  FALL       1
I__63/O                                   CascadeMux                     0              3896   3254  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in2    LogicCell40_SEQ_MODE_0000      0              3896   3254  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4607  RISE       2
I__142/I                                  LocalMux                       0              4275   4607  RISE       1
I__142/O                                  LocalMux                     330              4605   4607  RISE       1
I__144/I                                  InMux                          0              4605   4734  RISE       1
I__144/O                                  InMux                        259              4864   4734  RISE       1
uart_tx.state_0_LC_9_6_1/in3              LogicCell40_SEQ_MODE_1000      0              4864   4734  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in1
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Setup Constraint : 7490p
Path slack       : 4924p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2574  RISE       3
I__78/I                                   LocalMux                       0              3959   4923  RISE       1
I__78/O                                   LocalMux                     330              4289   4923  RISE       1
I__81/I                                   InMux                          0              4289   4923  RISE       1
I__81/O                                   InMux                        259              4548   4923  RISE       1
uart_tx.state_0_LC_9_6_1/in1              LogicCell40_SEQ_MODE_1000      0              4548   4923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.tready_LC_9_6_4/in1
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Setup Constraint : 7490p
Path slack       : 4924p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__175/I                                  LocalMux                       0              3959   4923  RISE       1
I__175/O                                  LocalMux                     330              4289   4923  RISE       1
I__179/I                                  InMux                          0              4289   4923  RISE       1
I__179/O                                  InMux                        259              4548   4923  RISE       1
uart_tx.tready_LC_9_6_4/in1               LogicCell40_SEQ_MODE_1000      0              4548   4923  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in2
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Setup Constraint : 7490p
Path slack       : 4952p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9500

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4320  RISE       4
I__192/I                               Odrv4                          0              2921   4320  RISE       1
I__192/O                               Odrv4                        351              3272   4320  RISE       1
I__194/I                               LocalMux                       0              3272   4320  RISE       1
I__194/O                               LocalMux                     330              3602   4320  RISE       1
I__198/I                               InMux                          0              3602   4951  RISE       1
I__198/O                               InMux                        259              3861   4951  RISE       1
uart_tx.out_data_RNO_1_LC_9_7_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   4951  RISE       1
uart_tx.out_data_RNO_1_LC_9_7_2/ltout  LogicCell40_SEQ_MODE_0000    379              4240   4951  FALL       1
I__285/I                               CascadeMux                     0              4240   4951  FALL       1
I__285/O                               CascadeMux                     0              4240   4951  FALL       1
uart_tx.out_data_RNO_0_LC_9_7_3/in2    LogicCell40_SEQ_MODE_0000      0              4240   4951  FALL       1
uart_tx.out_data_RNO_0_LC_9_7_3/ltout  LogicCell40_SEQ_MODE_0000    309              4548   4951  RISE       1
I__284/I                               CascadeMux                     0              4548   4951  RISE       1
I__284/O                               CascadeMux                     0              4548   4951  RISE       1
uart_tx.out_data_LC_9_7_4/in2          LogicCell40_SEQ_MODE_1000      0              4548   4951  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.r_data_0_LC_9_7_5/in3
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Setup Constraint : 7490p
Path slack       : 5050p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                                  LocalMux                       0              2921   4425  RISE       1
I__251/O                                  LocalMux                     330              3251   4425  RISE       1
I__257/I                                  InMux                          0              3251   4425  RISE       1
I__257/O                                  InMux                        259              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4425  RISE       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4425  RISE       6
I__174/I                                  LocalMux                       0              3959   5049  RISE       1
I__174/O                                  LocalMux                     330              4289   5049  RISE       1
I__178/I                                  InMux                          0              4289   5049  RISE       1
I__178/O                                  InMux                        259              4548   5049  RISE       1
uart_tx.r_data_0_LC_9_7_5/in3             LogicCell40_SEQ_MODE_1000      0              4548   5049  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in2
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Setup Constraint : 7490p
Path slack       : 5625p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9500

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__167/I                                  LocalMux                       0              2921   2574  RISE       1
I__167/O                                  LocalMux                     330              3251   2574  RISE       1
I__170/I                                  InMux                          0              3251   2574  RISE       1
I__170/O                                  InMux                        259              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2574  RISE       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/ltout  LogicCell40_SEQ_MODE_0000    365              3875   5624  RISE       1
I__141/I                                  CascadeMux                     0              3875   5624  RISE       1
I__141/O                                  CascadeMux                     0              3875   5624  RISE       1
uart_tx.state_1_LC_9_6_3/in2              LogicCell40_SEQ_MODE_1000      0              3875   5624  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in3
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Setup Constraint : 7490p
Path slack       : 5737p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__252/I                        Odrv4                          0              2921   5737  RISE       1
I__252/O                        Odrv4                        351              3272   5737  RISE       1
I__260/I                        LocalMux                       0              3272   5737  RISE       1
I__260/O                        LocalMux                     330              3602   5737  RISE       1
I__263/I                        InMux                          0              3602   5737  RISE       1
I__263/O                        InMux                        259              3861   5737  RISE       1
uart_tx.state_1_LC_9_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3861   5737  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_9_6_4/lcout
Path End         : uart_tx.tready_LC_9_6_4/in0
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Setup Constraint : 7490p
Path slack       : 5891p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5891  RISE       2
I__136/I                       LocalMux                       0              2921   5891  RISE       1
I__136/O                       LocalMux                     330              3251   5891  RISE       1
I__138/I                       InMux                          0              3251   5891  RISE       1
I__138/O                       InMux                        259              3510   5891  RISE       1
uart_tx.tready_LC_9_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3510   5891  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_9_8_3/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in0
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Setup Constraint : 7490p
Path slack       : 5891p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_9_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4551  RISE       4
I__219/I                        LocalMux                       0              2921   5891  RISE       1
I__219/O                        LocalMux                     330              3251   5891  RISE       1
I__223/I                        InMux                          0              3251   5891  RISE       1
I__223/O                        InMux                        259              3510   5891  RISE       1
uart_tx.index_1_LC_9_8_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   5891  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in0
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Setup Constraint : 7490p
Path slack       : 5891p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__235/I                        LocalMux                       0              2921   5723  RISE       1
I__235/O                        LocalMux                     330              3251   5723  RISE       1
I__243/I                        InMux                          0              3251   5891  RISE       1
I__243/O                        InMux                        259              3510   5891  RISE       1
uart_tx.state_1_LC_9_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   5891  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in0
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Setup Constraint : 7490p
Path slack       : 5891p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9401

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__253/I                        LocalMux                       0              2921   5891  RISE       1
I__253/O                        LocalMux                     330              3251   5891  RISE       1
I__261/I                        InMux                          0              3251   5891  RISE       1
I__261/O                        InMux                        259              3510   5891  RISE       1
uart_tx.state_0_LC_9_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   5891  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in1
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2363  RISE       8
I__251/I                        LocalMux                       0              2921   4425  RISE       1
I__251/O                        LocalMux                     330              3251   4425  RISE       1
I__259/I                        InMux                          0              3251   5961  RISE       1
I__259/O                        InMux                        259              3510   5961  RISE       1
uart_tx.out_data_LC_9_7_4/in1   LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.r_data_0_LC_9_7_5/lcout
Path End         : uart_tx.r_data_0_LC_9_7_5/in1
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.r_data_0_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5723  RISE       2
I__268/I                         LocalMux                       0              2921   5723  RISE       1
I__268/O                         LocalMux                     330              3251   5723  RISE       1
I__270/I                         InMux                          0              3251   5961  RISE       1
I__270/O                         InMux                        259              3510   5961  RISE       1
uart_tx.r_data_0_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_0_LC_8_7_7/in1
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE       5
I__226/I                        LocalMux                       0              2921   5961  RISE       1
I__226/O                        LocalMux                     330              3251   5961  RISE       1
I__231/I                        InMux                          0              3251   5961  RISE       1
I__231/O                        InMux                        259              3510   5961  RISE       1
uart_tx.index_0_LC_8_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_9_LC_8_6_1/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in1
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_9_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2644  RISE       3
I__153/I                          LocalMux                       0              2921   5961  RISE       1
I__153/O                          LocalMux                     330              3251   5961  RISE       1
I__156/I                          InMux                          0              3251   5961  RISE       1
I__156/O                          InMux                        259              3510   5961  RISE       1
uart_tx.counter_9_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_8_6_0/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/in1
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2581  RISE       4
I__114/I                          LocalMux                       0              2921   5568  RISE       1
I__114/O                          LocalMux                     330              3251   5568  RISE       1
I__118/I                          InMux                          0              3251   5568  RISE       1
I__118/O                          InMux                        259              3510   5568  RISE       1
uart_tx.counter_8_LC_8_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_8_5_6/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/in1
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_8_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2447  RISE       4
I__88/I                           LocalMux                       0              2921   5119  RISE       1
I__88/O                           LocalMux                     330              3251   5119  RISE       1
I__92/I                           InMux                          0              3251   5119  RISE       1
I__92/O                           InMux                        259              3510   5119  RISE       1
uart_tx.counter_6_LC_8_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/in1
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2384  RISE       4
I__98/I                           LocalMux                       0              2921   4867  RISE       1
I__98/O                           LocalMux                     330              3251   4867  RISE       1
I__102/I                          InMux                          0              3251   4867  RISE       1
I__102/O                          InMux                        259              3510   4867  RISE       1
uart_tx.counter_4_LC_8_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_8_5_3/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/in1
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2623  RISE       3
I__162/I                          LocalMux                       0              2921   4741  RISE       1
I__162/O                          LocalMux                     330              3251   4741  RISE       1
I__165/I                          InMux                          0              3251   4741  RISE       1
I__165/O                          InMux                        259              3510   4741  RISE       1
uart_tx.counter_3_LC_8_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_8_5_1/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/in1
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2496  RISE       4
I__107/I                          LocalMux                       0              2921   4488  RISE       1
I__107/O                          LocalMux                     330              3251   4488  RISE       1
I__111/I                          InMux                          0              3251   4488  RISE       1
I__111/O                          InMux                        259              3510   4488  RISE       1
uart_tx.counter_1_LC_8_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in1
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2707  RISE       3
I__147/I                          LocalMux                       0              2921   4362  RISE       1
I__147/O                          LocalMux                     330              3251   4362  RISE       1
I__150/I                          InMux                          0              3251   4362  RISE       1
I__150/O                          InMux                        259              3510   4362  RISE       1
uart_tx.counter_0_LC_8_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_8_5_2/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/in1
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2447  RISE       4
I__122/I                          LocalMux                       0              2921   4614  RISE       1
I__122/O                          LocalMux                     330              3251   4614  RISE       1
I__126/I                          InMux                          0              3251   4614  RISE       1
I__126/O                          InMux                        259              3510   4614  RISE       1
uart_tx.counter_2_LC_8_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/in1
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2517  RISE       4
I__129/I                          LocalMux                       0              2921   5246  RISE       1
I__129/O                          LocalMux                     330              3251   5246  RISE       1
I__133/I                          InMux                          0              3251   5246  RISE       1
I__133/O                          InMux                        259              3510   5246  RISE       1
uart_tx.counter_7_LC_8_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/in1
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2574  RISE       3
I__169/I                          LocalMux                       0              2921   4993  RISE       1
I__169/O                          LocalMux                     330              3251   4993  RISE       1
I__172/I                          InMux                          0              3251   4993  RISE       1
I__172/O                          InMux                        259              3510   4993  RISE       1
uart_tx.counter_5_LC_8_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in1
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4320  RISE       4
I__193/I                        LocalMux                       0              2921   5961  RISE       1
I__193/O                        LocalMux                     330              3251   5961  RISE       1
I__195/I                        InMux                          0              3251   5961  RISE       1
I__195/O                        InMux                        259              3510   5961  RISE       1
uart_tx.index_2_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in1
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Setup Constraint : 7490p
Path slack       : 5962p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9472

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4636  RISE       5
I__227/I                        LocalMux                       0              2921   5961  RISE       1
I__227/O                        LocalMux                     330              3251   5961  RISE       1
I__232/I                        InMux                          0              3251   5961  RISE       1
I__232/O                        InMux                        259              3510   5961  RISE       1
uart_tx.index_1_LC_9_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5961  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in2
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Setup Constraint : 7490p
Path slack       : 5990p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9500

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4320  RISE       4
I__193/I                        LocalMux                       0              2921   5961  RISE       1
I__193/O                        LocalMux                     330              3251   5961  RISE       1
I__196/I                        InMux                          0              3251   5989  RISE       1
I__196/O                        InMux                        259              3510   5989  RISE       1
I__199/I                        CascadeMux                     0              3510   5989  RISE       1
I__199/O                        CascadeMux                     0              3510   5989  RISE       1
uart_tx.index_3_LC_9_8_6/in2    LogicCell40_SEQ_MODE_1000      0              3510   5989  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.tready_LC_9_6_4/in3
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Setup Constraint : 7490p
Path slack       : 6088p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__235/I                        LocalMux                       0              2921   5723  RISE       1
I__235/O                        LocalMux                     330              3251   5723  RISE       1
I__244/I                        InMux                          0              3251   6087  RISE       1
I__244/O                        InMux                        259              3510   6087  RISE       1
uart_tx.tready_LC_9_6_4/in3     LogicCell40_SEQ_MODE_1000      0              3510   6087  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_9_8_6/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in3
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Setup Constraint : 7490p
Path slack       : 6088p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4692  RISE       3
I__211/I                        LocalMux                       0              2921   6087  RISE       1
I__211/O                        LocalMux                     330              3251   6087  RISE       1
I__214/I                        InMux                          0              3251   6087  RISE       1
I__214/O                        InMux                        259              3510   6087  RISE       1
uart_tx.index_3_LC_9_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   6087  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in3
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Setup Constraint : 7490p
Path slack       : 6088p

Capture Clock Arrival Time (top|i_Clk:R#2)   7490
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9598

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1963  RISE      10
I__234/I                        LocalMux                       0              2921   4495  RISE       1
I__234/O                        LocalMux                     330              3251   4495  RISE       1
I__241/I                        InMux                          0              3251   6087  RISE       1
I__241/O                        InMux                        259              3510   6087  RISE       1
uart_tx.out_data_LC_9_7_4/in3   LogicCell40_SEQ_MODE_1000      0              3510   6087  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_tx.r_data_0_LC_9_7_5/in0
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2565
---------------------------------------   ---- 
End-of-path arrival time (ps)             2565
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__271/I                             Odrv4                          0               973   +INF  FALL       1
I__271/O                             Odrv4                        372              1345   +INF  FALL       1
I__272/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__272/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__274/I                             Span4Mux_v                     0              1667   +INF  FALL       1
I__274/O                             Span4Mux_v                   372              2039   +INF  FALL       1
I__276/I                             LocalMux                       0              2039   +INF  FALL       1
I__276/O                             LocalMux                     309              2348   +INF  FALL       1
I__277/I                             InMux                          0              2348   +INF  FALL       1
I__277/O                             InMux                        217              2565   +INF  FALL       1
uart_tx.r_data_0_LC_9_7_5/in0        LogicCell40_SEQ_MODE_1000      0              2565   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.out_data_LC_9_7_4/lcout
Path End         : o_UART_TX
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           6198
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9119
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.out_data_LC_9_7_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__278/I                             Odrv4                          0              2921   +INF  RISE       1
I__278/O                             Odrv4                        351              3272   +INF  RISE       1
I__279/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__279/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__280/I                             Span4Mux_v                     0              3623   +INF  RISE       1
I__280/O                             Span4Mux_v                   351              3973   +INF  RISE       1
I__281/I                             Span4Mux_s3_h                  0              3973   +INF  RISE       1
I__281/O                             Span4Mux_s3_h                231              4205   +INF  RISE       1
I__282/I                             LocalMux                       0              4205   +INF  RISE       1
I__282/O                             LocalMux                     330              4534   +INF  RISE       1
I__283/I                             IoInMux                        0              4534   +INF  RISE       1
I__283/O                             IoInMux                      259              4794   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4794   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7031   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              7031   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9119   +INF  FALL       1
o_UART_TX                            top                            0              9119   +INF  FALL       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_9_6_4/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__137/I                           Odrv12                         0              2921   +INF  RISE       1
I__137/O                           Odrv12                       491              3412   +INF  RISE       1
I__139/I                           LocalMux                       0              3412   +INF  RISE       1
I__139/O                           LocalMux                     330              3742   +INF  RISE       1
I__140/I                           IoInMux                        0              3742   +INF  RISE       1
I__140/O                           IoInMux                      259              4001   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_LED_1                            top                            0              8327   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in1
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__193/I                        LocalMux                       0              2921   1066  FALL       1
I__193/O                        LocalMux                     309              3230   1066  FALL       1
I__195/I                        InMux                          0              3230   1066  FALL       1
I__195/O                        InMux                        217              3447   1066  FALL       1
uart_tx.index_2_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_9_8_6/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in3
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_9_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__211/I                        LocalMux                       0              2921   1066  FALL       1
I__211/O                        LocalMux                     309              3230   1066  FALL       1
I__214/I                        InMux                          0              3230   1066  FALL       1
I__214/O                        InMux                        217              3447   1066  FALL       1
uart_tx.index_3_LC_9_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_9_8_3/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in0
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_9_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__219/I                        LocalMux                       0              2921   1066  FALL       1
I__219/O                        LocalMux                     309              3230   1066  FALL       1
I__223/I                        InMux                          0              3230   1066  FALL       1
I__223/O                        InMux                        217              3447   1066  FALL       1
uart_tx.index_1_LC_9_8_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.r_data_0_LC_9_7_5/lcout
Path End         : uart_tx.r_data_0_LC_9_7_5/in1
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.r_data_0_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__268/I                         LocalMux                       0              2921   1066  FALL       1
I__268/O                         LocalMux                     309              3230   1066  FALL       1
I__270/I                         InMux                          0              3230   1066  FALL       1
I__270/O                         InMux                        217              3447   1066  FALL       1
uart_tx.r_data_0_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_9_6_4/lcout
Path End         : uart_tx.tready_LC_9_6_4/in0
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__136/I                       LocalMux                       0              2921   1066  FALL       1
I__136/O                       LocalMux                     309              3230   1066  FALL       1
I__138/I                       InMux                          0              3230   1066  FALL       1
I__138/O                       InMux                        217              3447   1066  FALL       1
uart_tx.tready_LC_9_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in3
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                        LocalMux                       0              2921   1066  FALL       1
I__234/O                        LocalMux                     309              3230   1066  FALL       1
I__241/I                        InMux                          0              3230   1066  FALL       1
I__241/O                        InMux                        217              3447   1066  FALL       1
uart_tx.out_data_LC_9_7_4/in3   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in1
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__251/I                        LocalMux                       0              2921   1066  FALL       1
I__251/O                        LocalMux                     309              3230   1066  FALL       1
I__259/I                        InMux                          0              3230   1066  FALL       1
I__259/O                        InMux                        217              3447   1066  FALL       1
uart_tx.out_data_LC_9_7_4/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_0_LC_8_7_7/in1
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__226/I                        LocalMux                       0              2921   1066  FALL       1
I__226/O                        LocalMux                     309              3230   1066  FALL       1
I__231/I                        InMux                          0              3230   1066  FALL       1
I__231/O                        InMux                        217              3447   1066  FALL       1
uart_tx.index_0_LC_8_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_9_LC_8_6_1/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in1
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_9_LC_8_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__153/I                          LocalMux                       0              2921   1066  FALL       1
I__153/O                          LocalMux                     309              3230   1066  FALL       1
I__156/I                          InMux                          0              3230   1066  FALL       1
I__156/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_9_LC_8_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_8_6_0/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/in1
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__114/I                          LocalMux                       0              2921   1066  FALL       1
I__114/O                          LocalMux                     309              3230   1066  FALL       1
I__118/I                          InMux                          0              3230   1066  FALL       1
I__118/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_8_LC_8_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/in1
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__129/I                          LocalMux                       0              2921   1066  FALL       1
I__129/O                          LocalMux                     309              3230   1066  FALL       1
I__133/I                          InMux                          0              3230   1066  FALL       1
I__133/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_7_LC_8_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_8_5_6/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/in1
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_8_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__88/I                           LocalMux                       0              2921   1066  FALL       1
I__88/O                           LocalMux                     309              3230   1066  FALL       1
I__92/I                           InMux                          0              3230   1066  FALL       1
I__92/O                           InMux                        217              3447   1066  FALL       1
uart_tx.counter_6_LC_8_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/in1
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__169/I                          LocalMux                       0              2921   1066  FALL       1
I__169/O                          LocalMux                     309              3230   1066  FALL       1
I__172/I                          InMux                          0              3230   1066  FALL       1
I__172/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_5_LC_8_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/in1
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__98/I                           LocalMux                       0              2921   1066  FALL       1
I__98/O                           LocalMux                     309              3230   1066  FALL       1
I__102/I                          InMux                          0              3230   1066  FALL       1
I__102/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_4_LC_8_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_8_5_3/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/in1
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__162/I                          LocalMux                       0              2921   1066  FALL       1
I__162/O                          LocalMux                     309              3230   1066  FALL       1
I__165/I                          InMux                          0              3230   1066  FALL       1
I__165/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_3_LC_8_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_8_5_2/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/in1
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__122/I                          LocalMux                       0              2921   1066  FALL       1
I__122/O                          LocalMux                     309              3230   1066  FALL       1
I__126/I                          InMux                          0              3230   1066  FALL       1
I__126/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_2_LC_8_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_8_5_1/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/in1
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__107/I                          LocalMux                       0              2921   1066  FALL       1
I__107/O                          LocalMux                     309              3230   1066  FALL       1
I__111/I                          InMux                          0              3230   1066  FALL       1
I__111/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_1_LC_8_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in1
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__147/I                          LocalMux                       0              2921   1066  FALL       1
I__147/O                          LocalMux                     309              3230   1066  FALL       1
I__150/I                          InMux                          0              3230   1066  FALL       1
I__150/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_0_LC_8_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_9_8_7/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in2
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__193/I                        LocalMux                       0              2921   1066  FALL       1
I__193/O                        LocalMux                     309              3230   1066  FALL       1
I__196/I                        InMux                          0              3230   1066  FALL       1
I__196/O                        InMux                        217              3447   1066  FALL       1
I__199/I                        CascadeMux                     0              3447   1066  FALL       1
I__199/O                        CascadeMux                     0              3447   1066  FALL       1
uart_tx.index_3_LC_9_8_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in1
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__227/I                        LocalMux                       0              2921   1066  FALL       1
I__227/O                        LocalMux                     309              3230   1066  FALL       1
I__232/I                        InMux                          0              3230   1066  FALL       1
I__232/O                        InMux                        217              3447   1066  FALL       1
uart_tx.index_1_LC_9_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in0
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__235/I                        LocalMux                       0              2921   1066  FALL       1
I__235/O                        LocalMux                     309              3230   1066  FALL       1
I__243/I                        InMux                          0              3230   1066  FALL       1
I__243/O                        InMux                        217              3447   1066  FALL       1
uart_tx.state_1_LC_9_6_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.tready_LC_9_6_4/in3
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__235/I                        LocalMux                       0              2921   1066  FALL       1
I__235/O                        LocalMux                     309              3230   1066  FALL       1
I__244/I                        InMux                          0              3230   1066  FALL       1
I__244/O                        InMux                        217              3447   1066  FALL       1
uart_tx.tready_LC_9_6_4/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in0
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__253/I                        LocalMux                       0              2921   1066  FALL       1
I__253/O                        LocalMux                     309              3230   1066  FALL       1
I__261/I                        InMux                          0              3230   1066  FALL       1
I__261/O                        InMux                        217              3447   1066  FALL       1
uart_tx.state_0_LC_9_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in2
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__146/I                                  LocalMux                       0              2921   1333  FALL       1
I__146/O                                  LocalMux                     309              3230   1333  FALL       1
I__149/I                                  InMux                          0              3230   1333  FALL       1
I__149/O                                  InMux                        217              3447   1333  FALL       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__141/I                                  CascadeMux                     0              3714   1333  RISE       1
I__141/O                                  CascadeMux                     0              3714   1333  RISE       1
uart_tx.state_1_LC_9_6_3/in2              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in2
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__235/I                              LocalMux                       0              2921   1066  FALL       1
I__235/O                              LocalMux                     309              3230   1066  FALL       1
I__242/I                              InMux                          0              3230   1333  FALL       1
I__242/O                              InMux                        217              3447   1333  FALL       1
uart_tx.state_RNO_0_0_LC_9_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_tx.state_RNO_0_0_LC_9_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__173/I                              CascadeMux                     0              3714   1333  RISE       1
I__173/O                              CascadeMux                     0              3714   1333  RISE       1
uart_tx.state_0_LC_9_6_1/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.r_data_0_LC_9_7_5/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in2
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.r_data_0_LC_9_7_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__268/I                               LocalMux                       0              2921   1066  FALL       1
I__268/O                               LocalMux                     309              3230   1066  FALL       1
I__269/I                               InMux                          0              3230   1333  FALL       1
I__269/O                               InMux                        217              3447   1333  FALL       1
uart_tx.out_data_RNO_0_LC_9_7_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_tx.out_data_RNO_0_LC_9_7_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__284/I                               CascadeMux                     0              3714   1333  RISE       1
I__284/O                               CascadeMux                     0              3714   1333  RISE       1
uart_tx.out_data_LC_9_7_4/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_9_6_1/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in3
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__252/I                        Odrv4                          0              2921   1438  FALL       1
I__252/O                        Odrv4                        372              3293   1438  FALL       1
I__260/I                        LocalMux                       0              3293   1438  FALL       1
I__260/O                        LocalMux                     309              3602   1438  FALL       1
I__263/I                        InMux                          0              3602   1438  FALL       1
I__263/O                        InMux                        217              3819   1438  FALL       1
uart_tx.state_1_LC_9_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_8_6_0/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/in3
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_8_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__114/I                             LocalMux                       0              2921   1066  FALL       1
I__114/O                             LocalMux                     309              3230   1066  FALL       1
I__118/I                             InMux                          0              3230   1066  FALL       1
I__118/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_8_LC_8_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_8_LC_8_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__47/I                              InMux                          0              3693   1529  FALL       1
I__47/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_9_LC_8_6_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_8_5_6/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/in3
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_8_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__88/I                              LocalMux                       0              2921   1066  FALL       1
I__88/O                              LocalMux                     309              3230   1066  FALL       1
I__92/I                              InMux                          0              3230   1066  FALL       1
I__92/O                              InMux                        217              3447   1066  FALL       1
uart_tx.counter_6_LC_8_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_6_LC_8_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__49/I                              InMux                          0              3693   1529  FALL       1
I__49/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_7_LC_8_5_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_8_5_5/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/in3
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_8_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__169/I                             LocalMux                       0              2921   1066  FALL       1
I__169/O                             LocalMux                     309              3230   1066  FALL       1
I__172/I                             InMux                          0              3230   1066  FALL       1
I__172/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_5_LC_8_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_5_LC_8_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__50/I                              InMux                          0              3693   1529  FALL       1
I__50/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_6_LC_8_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/in3
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__98/I                              LocalMux                       0              2921   1066  FALL       1
I__98/O                              LocalMux                     309              3230   1066  FALL       1
I__102/I                             InMux                          0              3230   1066  FALL       1
I__102/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_4_LC_8_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_4_LC_8_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__51/I                              InMux                          0              3693   1529  FALL       1
I__51/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_5_LC_8_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_8_5_3/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/in3
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_8_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__162/I                             LocalMux                       0              2921   1066  FALL       1
I__162/O                             LocalMux                     309              3230   1066  FALL       1
I__165/I                             InMux                          0              3230   1066  FALL       1
I__165/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_3_LC_8_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_3_LC_8_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__52/I                              InMux                          0              3693   1529  FALL       1
I__52/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_4_LC_8_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_8_5_2/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/in3
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_8_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__122/I                             LocalMux                       0              2921   1066  FALL       1
I__122/O                             LocalMux                     309              3230   1066  FALL       1
I__126/I                             InMux                          0              3230   1066  FALL       1
I__126/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_2_LC_8_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_2_LC_8_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__53/I                              InMux                          0              3693   1529  FALL       1
I__53/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_3_LC_8_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_8_5_1/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/in3
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_8_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__107/I                             LocalMux                       0              2921   1066  FALL       1
I__107/O                             LocalMux                     309              3230   1066  FALL       1
I__111/I                             InMux                          0              3230   1066  FALL       1
I__111/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_1_LC_8_5_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_1_LC_8_5_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__54/I                              InMux                          0              3693   1529  FALL       1
I__54/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_2_LC_8_5_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/in3
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__147/I                             LocalMux                       0              2921   1066  FALL       1
I__147/O                             LocalMux                     309              3230   1066  FALL       1
I__150/I                             InMux                          0              3230   1066  FALL       1
I__150/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_0_LC_8_5_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_0_LC_8_5_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__46/I                              InMux                          0              3693   1529  FALL       1
I__46/O                              InMux                        217              3910   1529  FALL       1
uart_tx.counter_1_LC_8_5_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_8_5_7/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/in3
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_8_5_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__129/I                             LocalMux                       0              2921   1066  FALL       1
I__129/O                             LocalMux                     309              3230   1066  FALL       1
I__133/I                             InMux                          0              3230   1066  FALL       1
I__133/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_7_LC_8_5_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
uart_tx.counter_7_LC_8_5_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_8_6_0_/carryinitin        ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_8_6_0_/carryinitout       ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__48/I                              InMux                          0              3868   1704  FALL       1
I__48/O                              InMux                        217              4086   1704  FALL       1
uart_tx.counter_8_LC_8_6_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in1
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__146/I                                  LocalMux                       0              2921   1333  FALL       1
I__146/O                                  LocalMux                     309              3230   1333  FALL       1
I__149/I                                  InMux                          0              3230   1333  FALL       1
I__149/O                                  InMux                        217              3447   1333  FALL       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_tx.counter_RNI5L34_9_LC_9_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__78/I                                   LocalMux                       0              3735   1880  FALL       1
I__78/O                                   LocalMux                     309              4044   1880  FALL       1
I__81/I                                   InMux                          0              4044   1880  FALL       1
I__81/O                                   InMux                        217              4261   1880  FALL       1
uart_tx.state_0_LC_9_6_1/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.state_1_LC_9_6_3/in1
Capture Clock    : uart_tx.state_1_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__142/I                                  LocalMux                       0              3735   1880  FALL       1
I__142/O                                  LocalMux                     309              4044   1880  FALL       1
I__143/I                                  InMux                          0              4044   1880  FALL       1
I__143/O                                  InMux                        217              4261   1880  FALL       1
uart_tx.state_1_LC_9_6_3/in1              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.state_0_LC_9_6_1/in3
Capture Clock    : uart_tx.state_0_LC_9_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__142/I                                  LocalMux                       0              3735   1880  FALL       1
I__142/O                                  LocalMux                     309              4044   1880  FALL       1
I__144/I                                  InMux                          0              4044   1880  FALL       1
I__144/O                                  InMux                        217              4261   1880  FALL       1
uart_tx.state_0_LC_9_6_1/in3              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_9_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.out_data_LC_9_7_4/in0
Capture Clock    : uart_tx.out_data_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__224/I                                LocalMux                       0              2921   1641  FALL       1
I__224/O                                LocalMux                     309              3230   1641  FALL       1
I__228/I                                InMux                          0              3230   1880  FALL       1
I__228/O                                InMux                        217              3447   1880  FALL       1
uart_tx.index_RNIQG82_3_LC_9_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.index_RNIQG82_3_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__265/I                                LocalMux                       0              3735   1880  FALL       1
I__265/O                                LocalMux                     309              4044   1880  FALL       1
I__267/I                                InMux                          0              4044   1880  FALL       1
I__267/O                                InMux                        217              4261   1880  FALL       1
uart_tx.out_data_LC_9_7_4/in0           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.r_data_0_LC_9_7_5/in3
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1403
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__174/I                                  LocalMux                       0              3798   1943  FALL       1
I__174/O                                  LocalMux                     309              4107   1943  FALL       1
I__178/I                                  InMux                          0              4107   1943  FALL       1
I__178/O                                  InMux                        217              4324   1943  FALL       1
uart_tx.r_data_0_LC_9_7_5/in3             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.tready_LC_9_6_4/in1
Capture Clock    : uart_tx.tready_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1403
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__175/I                                  LocalMux                       0              3798   1943  FALL       1
I__175/O                                  LocalMux                     309              4107   1943  FALL       1
I__179/I                                  InMux                          0              4107   1943  FALL       1
I__179/O                                  InMux                        217              4324   1943  FALL       1
uart_tx.tready_LC_9_6_4/in1               LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_0_LC_8_7_7/in3
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                 LocalMux                       0              2921   1066  FALL       1
I__234/O                                 LocalMux                     309              3230   1066  FALL       1
I__240/I                                 InMux                          0              3230   1978  FALL       1
I__240/O                                 InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       4
I__200/I                                 LocalMux                       0              3833   1978  FALL       1
I__200/O                                 LocalMux                     309              4142   1978  FALL       1
I__202/I                                 InMux                          0              4142   1978  FALL       1
I__202/O                                 InMux                        217              4359   1978  FALL       1
uart_tx.index_0_LC_8_7_7/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_1_LC_9_8_3/in3
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                 LocalMux                       0              2921   1066  FALL       1
I__234/O                                 LocalMux                     309              3230   1066  FALL       1
I__240/I                                 InMux                          0              3230   1978  FALL       1
I__240/O                                 InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       4
I__201/I                                 LocalMux                       0              3833   1978  FALL       1
I__201/O                                 LocalMux                     309              4142   1978  FALL       1
I__203/I                                 InMux                          0              4142   1978  FALL       1
I__203/O                                 InMux                        217              4359   1978  FALL       1
uart_tx.index_1_LC_9_8_3/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in3
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                 LocalMux                       0              2921   1066  FALL       1
I__234/O                                 LocalMux                     309              3230   1066  FALL       1
I__240/I                                 InMux                          0              3230   1978  FALL       1
I__240/O                                 InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       4
I__201/I                                 LocalMux                       0              3833   1978  FALL       1
I__201/O                                 LocalMux                     309              4142   1978  FALL       1
I__204/I                                 InMux                          0              4142   1978  FALL       1
I__204/O                                 InMux                        217              4359   1978  FALL       1
uart_tx.index_2_LC_9_8_7/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in0
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                 LocalMux                       0              2921   1066  FALL       1
I__234/O                                 LocalMux                     309              3230   1066  FALL       1
I__240/I                                 InMux                          0              3230   1978  FALL       1
I__240/O                                 InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIBCLB1_1_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       4
I__201/I                                 LocalMux                       0              3833   1978  FALL       1
I__201/O                                 LocalMux                     309              4142   1978  FALL       1
I__205/I                                 InMux                          0              4142   1978  FALL       1
I__205/O                                 InMux                        217              4359   1978  FALL       1
uart_tx.index_3_LC_9_8_6/in0             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in2
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                                    LocalMux                       0              2921   2209  FALL       1
I__145/O                                    LocalMux                     309              3230   2209  FALL       1
I__148/I                                    InMux                          0              3230   2209  FALL       1
I__148/O                                    InMux                        217              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_9_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_9_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__75/I                                     CascadeMux                     0              3714   2209  RISE       1
I__75/O                                     CascadeMux                     0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__70/I                                     LocalMux                       0              4065   2209  FALL       1
I__70/O                                     LocalMux                     309              4373   2209  FALL       1
I__72/I                                     InMux                          0              4373   2209  FALL       1
I__72/O                                     InMux                        217              4591   2209  FALL       1
I__74/I                                     CascadeMux                     0              4591   2209  FALL       1
I__74/O                                     CascadeMux                     0              4591   2209  FALL       1
uart_tx.counter_0_LC_8_5_0/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_8_5_0/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/in3
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_8_5_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                                    LocalMux                       0              2921   2209  FALL       1
I__145/O                                    LocalMux                     309              3230   2209  FALL       1
I__148/I                                    InMux                          0              3230   2209  FALL       1
I__148/O                                    InMux                        217              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_9_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_9_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__75/I                                     CascadeMux                     0              3714   2209  RISE       1
I__75/O                                     CascadeMux                     0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_9_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__71/I                                     LocalMux                       0              4065   2209  FALL       1
I__71/O                                     LocalMux                     309              4373   2209  FALL       1
I__73/I                                     InMux                          0              4373   2209  FALL       1
I__73/O                                     InMux                        217              4591   2209  FALL       1
uart_tx.counter_0_LC_8_5_0/in3              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_2_LC_9_8_7/in0
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__225/I                                LocalMux                       0              2921   2251  FALL       1
I__225/O                                LocalMux                     309              3230   2251  FALL       1
I__230/I                                InMux                          0              3230   2251  FALL       1
I__230/O                                InMux                        217              3447   2251  FALL       1
uart_tx.index_RNIB641_1_LC_8_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_tx.index_RNIB641_1_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__206/I                                Odrv4                          0              3735   2251  FALL       1
I__206/O                                Odrv4                        372              4107   2251  FALL       1
I__207/I                                LocalMux                       0              4107   2251  FALL       1
I__207/O                                LocalMux                     309              4415   2251  FALL       1
I__208/I                                InMux                          0              4415   2251  FALL       1
I__208/O                                InMux                        217              4633   2251  FALL       1
uart_tx.index_2_LC_9_8_7/in0            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_8_7_7/lcout
Path End         : uart_tx.index_3_LC_9_8_6/in1
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_8_7_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__225/I                                LocalMux                       0              2921   2251  FALL       1
I__225/O                                LocalMux                     309              3230   2251  FALL       1
I__230/I                                InMux                          0              3230   2251  FALL       1
I__230/O                                InMux                        217              3447   2251  FALL       1
uart_tx.index_RNIB641_1_LC_8_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_tx.index_RNIB641_1_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__206/I                                Odrv4                          0              3735   2251  FALL       1
I__206/O                                Odrv4                        372              4107   2251  FALL       1
I__207/I                                LocalMux                       0              4107   2251  FALL       1
I__207/O                                LocalMux                     309              4415   2251  FALL       1
I__209/I                                InMux                          0              4415   2251  FALL       1
I__209/O                                InMux                        217              4633   2251  FALL       1
uart_tx.index_3_LC_9_8_6/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_0_LC_8_7_7/sr
Capture Clock    : uart_tx.index_0_LC_8_7_7/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2083
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__176/I                                  Odrv12                         0              3798   2820  FALL       1
I__176/O                                  Odrv12                       540              4338   2820  FALL       1
I__180/I                                  LocalMux                       0              4338   2820  FALL       1
I__180/O                                  LocalMux                     309              4647   2820  FALL       1
I__182/I                                  SRMux                          0              4647   2820  FALL       1
I__182/O                                  SRMux                        358              5004   2820  FALL       1
uart_tx.index_0_LC_8_7_7/sr               LogicCell40_SEQ_MODE_1000      0              5004   2820  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__187/I                                            ClkMux                         0              2073  RISE       1
I__187/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_8_7_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_2_LC_9_8_7/sr
Capture Clock    : uart_tx.index_2_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2083
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__177/I                                  Odrv12                         0              3798   2820  FALL       1
I__177/O                                  Odrv12                       540              4338   2820  FALL       1
I__181/I                                  LocalMux                       0              4338   2820  FALL       1
I__181/O                                  LocalMux                     309              4647   2820  FALL       1
I__183/I                                  SRMux                          0              4647   2820  FALL       1
I__183/O                                  SRMux                        358              5004   2820  FALL       1
uart_tx.index_2_LC_9_8_7/sr               LogicCell40_SEQ_MODE_1000      0              5004   2820  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_9_8_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_3_LC_9_8_6/sr
Capture Clock    : uart_tx.index_3_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2083
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__177/I                                  Odrv12                         0              3798   2820  FALL       1
I__177/O                                  Odrv12                       540              4338   2820  FALL       1
I__181/I                                  LocalMux                       0              4338   2820  FALL       1
I__181/O                                  LocalMux                     309              4647   2820  FALL       1
I__183/I                                  SRMux                          0              4647   2820  FALL       1
I__183/O                                  SRMux                        358              5004   2820  FALL       1
uart_tx.index_3_LC_9_8_6/sr               LogicCell40_SEQ_MODE_1000      0              5004   2820  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_9_8_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_9_6_3/lcout
Path End         : uart_tx.index_1_LC_9_8_3/sr
Capture Clock    : uart_tx.index_1_LC_9_8_3/clk
Hold Constraint  : 0p
Path slack       : 2820p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2083
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_9_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_9_6_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__234/I                                  LocalMux                       0              2921   1066  FALL       1
I__234/O                                  LocalMux                     309              3230   1066  FALL       1
I__238/I                                  InMux                          0              3230   1943  FALL       1
I__238/O                                  InMux                        217              3447   1943  FALL       1
I__248/I                                  CascadeMux                     0              3447   1943  FALL       1
I__248/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_tx.state_RNIT28M_0_0_LC_9_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       6
I__177/I                                  Odrv12                         0              3798   2820  FALL       1
I__177/O                                  Odrv12                       540              4338   2820  FALL       1
I__181/I                                  LocalMux                       0              4338   2820  FALL       1
I__181/O                                  LocalMux                     309              4647   2820  FALL       1
I__183/I                                  SRMux                          0              4647   2820  FALL       1
I__183/O                                  SRMux                        358              5004   2820  FALL       1
uart_tx.index_1_LC_9_8_3/sr               LogicCell40_SEQ_MODE_1000      0              5004   2820  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__186/I                                            ClkMux                         0              2073  RISE       1
I__186/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_9_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_9_LC_8_6_1/sr
Capture Clock    : uart_tx.counter_9_LC_8_6_1/clk
Hold Constraint  : 0p
Path slack       : 3234p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__57/I                                   LocalMux                       0              4752   3234  FALL       1
I__57/O                                   LocalMux                     309              5060   3234  FALL       1
I__59/I                                   SRMux                          0              5060   3234  FALL       1
I__59/O                                   SRMux                        358              5418   3234  FALL       1
uart_tx.counter_9_LC_8_6_1/sr             LogicCell40_SEQ_MODE_1000      0              5418   3234  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_8_6_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_8_LC_8_6_0/sr
Capture Clock    : uart_tx.counter_8_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 3234p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__57/I                                   LocalMux                       0              4752   3234  FALL       1
I__57/O                                   LocalMux                     309              5060   3234  FALL       1
I__59/I                                   SRMux                          0              5060   3234  FALL       1
I__59/O                                   SRMux                        358              5418   3234  FALL       1
uart_tx.counter_8_LC_8_6_0/sr             LogicCell40_SEQ_MODE_1000      0              5418   3234  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__188/I                                            ClkMux                         0              2073  RISE       1
I__188/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_8_6_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_7_LC_8_5_7/sr
Capture Clock    : uart_tx.counter_7_LC_8_5_7/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_7_LC_8_5_7/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_8_5_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_6_LC_8_5_6/sr
Capture Clock    : uart_tx.counter_6_LC_8_5_6/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_6_LC_8_5_6/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_8_5_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_5_LC_8_5_5/sr
Capture Clock    : uart_tx.counter_5_LC_8_5_5/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_5_LC_8_5_5/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_8_5_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_4_LC_8_5_4/sr
Capture Clock    : uart_tx.counter_4_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_4_LC_8_5_4/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_3_LC_8_5_3/sr
Capture Clock    : uart_tx.counter_3_LC_8_5_3/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_3_LC_8_5_3/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_8_5_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_2_LC_8_5_2/sr
Capture Clock    : uart_tx.counter_2_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_2_LC_8_5_2/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_8_5_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_1_LC_8_5_1/sr
Capture Clock    : uart_tx.counter_1_LC_8_5_1/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_1_LC_8_5_1/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_8_5_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_8_5_4/lcout
Path End         : uart_tx.counter_0_LC_8_5_0/sr
Capture Clock    : uart_tx.counter_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 3606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2869
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_8_5_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_8_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__96/I                                   LocalMux                       0              2921   1880  FALL       1
I__96/O                                   LocalMux                     309              3230   1880  FALL       1
I__100/I                                  InMux                          0              3230   1880  FALL       1
I__100/O                                  InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNIAI56_1_LC_9_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   3234  RISE       1
I__62/I                                   CascadeMux                     0              3714   3234  RISE       1
I__62/O                                   CascadeMux                     0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/in2     LogicCell40_SEQ_MODE_0000      0              3714   3234  RISE       1
uart_tx.state_RNICAH01_0_LC_9_5_7/lcout   LogicCell40_SEQ_MODE_0000    351              4065   3234  FALL      10
I__55/I                                   Odrv4                          0              4065   3234  FALL       1
I__55/O                                   Odrv4                        372              4436   3234  FALL       1
I__56/I                                   Span4Mux_h                     0              4436   3234  FALL       1
I__56/O                                   Span4Mux_h                   316              4752   3234  FALL       1
I__58/I                                   Span4Mux_v                     0              4752   3606  FALL       1
I__58/O                                   Span4Mux_v                   372              5124   3606  FALL       1
I__60/I                                   LocalMux                       0              5124   3606  FALL       1
I__60/O                                   LocalMux                     309              5432   3606  FALL       1
I__61/I                                   SRMux                          0              5432   3606  FALL       1
I__61/O                                   SRMux                        358              5790   3606  FALL       1
uart_tx.counter_0_LC_8_5_0/sr             LogicCell40_SEQ_MODE_1000      0              5790   3606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__190/I                                            ClkMux                         0              2073  RISE       1
I__190/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_8_5_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_tx.r_data_0_LC_9_7_5/in0
Capture Clock    : uart_tx.r_data_0_LC_9_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2565
---------------------------------------   ---- 
End-of-path arrival time (ps)             2565
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__271/I                             Odrv4                          0               973   +INF  FALL       1
I__271/O                             Odrv4                        372              1345   +INF  FALL       1
I__272/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__272/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__274/I                             Span4Mux_v                     0              1667   +INF  FALL       1
I__274/O                             Span4Mux_v                   372              2039   +INF  FALL       1
I__276/I                             LocalMux                       0              2039   +INF  FALL       1
I__276/O                             LocalMux                     309              2348   +INF  FALL       1
I__277/I                             InMux                          0              2348   +INF  FALL       1
I__277/O                             InMux                        217              2565   +INF  FALL       1
uart_tx.r_data_0_LC_9_7_5/in0        LogicCell40_SEQ_MODE_1000      0              2565   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.out_data_LC_9_7_4/lcout
Path End         : o_UART_TX
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           6198
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9119
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__189/I                                            ClkMux                         0              2073  RISE       1
I__189/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.out_data_LC_9_7_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__278/I                             Odrv4                          0              2921   +INF  RISE       1
I__278/O                             Odrv4                        351              3272   +INF  RISE       1
I__279/I                             Span4Mux_v                     0              3272   +INF  RISE       1
I__279/O                             Span4Mux_v                   351              3623   +INF  RISE       1
I__280/I                             Span4Mux_v                     0              3623   +INF  RISE       1
I__280/O                             Span4Mux_v                   351              3973   +INF  RISE       1
I__281/I                             Span4Mux_s3_h                  0              3973   +INF  RISE       1
I__281/O                             Span4Mux_s3_h                231              4205   +INF  RISE       1
I__282/I                             LocalMux                       0              4205   +INF  RISE       1
I__282/O                             LocalMux                     330              4534   +INF  RISE       1
I__283/I                             IoInMux                        0              4534   +INF  RISE       1
I__283/O                             IoInMux                      259              4794   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4794   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7031   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              7031   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9119   +INF  FALL       1
o_UART_TX                            top                            0              9119   +INF  FALL       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_9_6_4/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__184/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__184/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__185/I                                            GlobalMux                      0              1918  RISE       1
I__185/O                                            GlobalMux                    154              2073  RISE       1
I__191/I                                            ClkMux                         0              2073  RISE       1
I__191/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_9_6_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__137/I                           Odrv12                         0              2921   +INF  RISE       1
I__137/O                           Odrv12                       491              3412   +INF  RISE       1
I__139/I                           LocalMux                       0              3412   +INF  RISE       1
I__139/O                           LocalMux                     330              3742   +INF  RISE       1
I__140/I                           IoInMux                        0              3742   +INF  RISE       1
I__140/O                           IoInMux                      259              4001   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_LED_1                            top                            0              8327   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

