Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/lzq123/co/P4/mips/tb_isim_beh.exe" -prj "D:/lzq123/co/P4/mips/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lzq123/co/P4/mips/RF.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/PC.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/NPC.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/IM.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/EXT.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/DM.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/Controller.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/ALU.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/mips.v" into library work
Analyzing Verilog file "D:/lzq123/co/P4/mips/tb.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Controller
Compiling module PC
Compiling module IM
Compiling module EXT
Compiling module RF
Compiling module ALU
Compiling module DM
Compiling module NPC
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable D:/lzq123/co/P4/mips/tb_isim_beh.exe
Fuse Memory Usage: 30584 KB
Fuse CPU Usage: 125 ms
