Fitter report for LAB3
Mon Jun 24 02:58:14 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 24 02:58:13 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; LAB3                                        ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,310 / 32,070 ( 4 % )                      ;
; Total registers                 ; 1295                                        ;
; Total pins                      ; 67 / 457 ( 15 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864 / 4,065,280 ( 39 % )              ;
; Total RAM Blocks                ; 192 / 397 ( 48 % )                          ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   7.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N      ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN       ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT      ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK      ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCDAT    ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50     ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50     ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50     ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50      ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12] ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]    ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]    ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SCLK ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SDAT ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AB30      ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2      ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2      ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27      ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N    ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N   ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N    ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D11       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3266 ) ; 0.00 % ( 0 / 3266 )        ; 0.00 % ( 0 / 3266 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3266 ) ; 0.00 % ( 0 / 3266 )        ; 0.00 % ( 0 / 3266 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3032 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 225 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Edmundo/Desktop/processador/output_files/LAB3.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,310 / 32,070        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,310                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,606 / 32,070        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 172                   ;       ;
;         [b] ALMs used for LUT logic                         ; 970                   ;       ;
;         [c] ALMs used for registers                         ; 464                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 322 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 26 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ;       ;
;         [c] Due to LAB input limits                         ; 15                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 275 / 3,207           ; 9 %   ;
;     -- Logic LABs                                           ; 275                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,648                 ;       ;
;     -- 7 input functions                                    ; 42                    ;       ;
;     -- 6 input functions                                    ; 891                   ;       ;
;     -- 5 input functions                                    ; 313                   ;       ;
;     -- 4 input functions                                    ; 79                    ;       ;
;     -- <=3 input functions                                  ; 323                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 335                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,295                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,271 / 64,140        ; 2 %   ;
;         -- Secondary logic registers                        ; 24 / 64,140           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,283                 ;       ;
;         -- Routing optimization registers                   ; 12                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 67 / 457              ; 15 %  ;
;     -- Clock pins                                           ; 3 / 8                 ; 38 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 192 / 397             ; 48 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,572,864 / 4,065,280 ; 39 %  ;
; Total block memory implementation bits                      ; 1,966,080 / 4,065,280 ; 48 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 0                     ;       ;
;     -- Global clocks                                        ; 0 / 16                ; 0 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.3% / 3.4% / 2.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 18.5% / 20.5% / 16.2% ;       ;
; Maximum fan-out                                             ; 2882                  ;       ;
; Highest non-global fan-out                                  ; 2882                  ;       ;
; Total fan-out                                               ; 19274                 ;       ;
; Average fan-out                                             ; 5.33                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1222 / 32070 ( 4 % )  ; 88 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1222                  ; 88                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1499 / 32070 ( 5 % )  ; 108 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 150                   ; 22                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 920                   ; 50                    ; 0                              ;
;         [c] ALMs used for registers                         ; 429                   ; 36                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 303 / 32070 ( < 1 % ) ; 20 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 26 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 11                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 15                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 260 / 3207 ( 8 % )    ; 16 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 260                   ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1537                  ; 111                   ; 0                              ;
;     -- 7 input functions                                    ; 40                    ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 867                   ; 24                    ; 0                              ;
;     -- 5 input functions                                    ; 284                   ; 29                    ; 0                              ;
;     -- 4 input functions                                    ; 67                    ; 12                    ; 0                              ;
;     -- <=3 input functions                                  ; 279                   ; 44                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 280                   ; 55                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 1157 / 64140 ( 2 % )  ; 114 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 15 / 64140 ( < 1 % )  ; 9 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 1169                  ; 114                   ; 0                              ;
;         -- Routing optimization registers                   ; 3                     ; 9                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                                    ; 67                    ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 1572864               ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 1966080               ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 192 / 397 ( 48 % )    ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 755                   ; 181                   ; 1                              ;
;     -- Registered Input Connections                         ; 228                   ; 130                   ; 0                              ;
;     -- Output Connections                                   ; 21                    ; 378                   ; 538                            ;
;     -- Registered Output Connections                        ; 16                    ; 378                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 24896                 ; 1372                  ; 547                            ;
;     -- Registered Connections                               ; 10101                 ; 1050                  ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 398                   ; 378                            ;
;     -- sld_hub:auto_hub                                     ; 398                   ; 0                     ; 161                            ;
;     -- hard_block:auto_generated_inst                       ; 378                   ; 161                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 54                    ; 74                    ; 4                              ;
;     -- Output Ports                                         ; 71                    ; 91                    ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 53                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 46                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 51                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 60                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; KEY[0]  ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1023                  ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]  ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]  ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]  ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]   ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]   ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]   ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]   ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]   ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]   ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 120                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]   ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 120                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]   ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 122                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]   ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 122                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]   ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; iCLK_50 ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0] ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1] ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2] ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3] ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4] ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5] ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6] ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0] ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1] ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2] ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3] ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4] ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5] ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6] ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0] ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1] ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2] ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3] ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4] ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5] ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6] ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0] ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1] ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2] ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3] ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4] ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5] ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6] ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0] ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1] ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2] ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3] ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4] ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5] ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6] ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0] ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1] ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2] ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3] ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4] ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5] ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6] ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4] ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5] ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7] ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8] ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9] ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 4 / 48 ( 8 % )    ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 8 / 80 ( 10 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; iCLK_50                         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; iCLK_50  ; Incomplete set of assignments ;
; KEY[1]   ; Incomplete set of assignments ;
; HEX0[0]  ; Incomplete set of assignments ;
; HEX0[1]  ; Incomplete set of assignments ;
; HEX0[2]  ; Incomplete set of assignments ;
; HEX0[3]  ; Incomplete set of assignments ;
; HEX0[4]  ; Incomplete set of assignments ;
; HEX0[5]  ; Incomplete set of assignments ;
; HEX0[6]  ; Incomplete set of assignments ;
; HEX1[0]  ; Incomplete set of assignments ;
; HEX1[1]  ; Incomplete set of assignments ;
; HEX1[2]  ; Incomplete set of assignments ;
; HEX1[3]  ; Incomplete set of assignments ;
; HEX1[4]  ; Incomplete set of assignments ;
; HEX1[5]  ; Incomplete set of assignments ;
; HEX1[6]  ; Incomplete set of assignments ;
; HEX2[0]  ; Incomplete set of assignments ;
; HEX2[1]  ; Incomplete set of assignments ;
; HEX2[2]  ; Incomplete set of assignments ;
; HEX2[3]  ; Incomplete set of assignments ;
; HEX2[4]  ; Incomplete set of assignments ;
; HEX2[5]  ; Incomplete set of assignments ;
; HEX2[6]  ; Incomplete set of assignments ;
; HEX3[0]  ; Incomplete set of assignments ;
; HEX3[1]  ; Incomplete set of assignments ;
; HEX3[2]  ; Incomplete set of assignments ;
; HEX3[3]  ; Incomplete set of assignments ;
; HEX3[4]  ; Incomplete set of assignments ;
; HEX3[5]  ; Incomplete set of assignments ;
; HEX3[6]  ; Incomplete set of assignments ;
; HEX4[0]  ; Incomplete set of assignments ;
; HEX4[1]  ; Incomplete set of assignments ;
; HEX4[2]  ; Incomplete set of assignments ;
; HEX4[3]  ; Incomplete set of assignments ;
; HEX4[4]  ; Incomplete set of assignments ;
; HEX4[5]  ; Incomplete set of assignments ;
; HEX4[6]  ; Incomplete set of assignments ;
; HEX5[0]  ; Incomplete set of assignments ;
; HEX5[1]  ; Incomplete set of assignments ;
; HEX5[2]  ; Incomplete set of assignments ;
; HEX5[3]  ; Incomplete set of assignments ;
; HEX5[4]  ; Incomplete set of assignments ;
; HEX5[5]  ; Incomplete set of assignments ;
; HEX5[6]  ; Incomplete set of assignments ;
; LEDR[0]  ; Incomplete set of assignments ;
; LEDR[1]  ; Incomplete set of assignments ;
; LEDR[2]  ; Incomplete set of assignments ;
; LEDR[3]  ; Incomplete set of assignments ;
; LEDR[4]  ; Incomplete set of assignments ;
; LEDR[5]  ; Incomplete set of assignments ;
; LEDR[6]  ; Incomplete set of assignments ;
; LEDR[7]  ; Incomplete set of assignments ;
; LEDR[8]  ; Incomplete set of assignments ;
; LEDR[9]  ; Incomplete set of assignments ;
; SW[3]    ; Incomplete set of assignments ;
; SW[4]    ; Incomplete set of assignments ;
; SW[8]    ; Incomplete set of assignments ;
; SW[5]    ; Incomplete set of assignments ;
; SW[6]    ; Incomplete set of assignments ;
; SW[7]    ; Incomplete set of assignments ;
; SW[9]    ; Incomplete set of assignments ;
; SW[0]    ; Incomplete set of assignments ;
; SW[1]    ; Incomplete set of assignments ;
; SW[2]    ; Incomplete set of assignments ;
; KEY[0]   ; Incomplete set of assignments ;
; KEY[3]   ; Incomplete set of assignments ;
; KEY[2]   ; Incomplete set of assignments ;
; iCLK_50  ; Missing location assignment   ;
+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 1309.5 (186.2)       ; 1605.5 (216.5)                   ; 321.5 (32.2)                                      ; 25.5 (1.8)                       ; 0.0 (0.0)            ; 1648 (296)          ; 1295 (2)                  ; 0 (0)         ; 1572864           ; 192   ; 0          ; 67   ; 0            ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |Decoder7:Dec0|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec0                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec1|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec1                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec2|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec2                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec3|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec3                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec4|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec4                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |Decoder7:Dec5|                                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Decoder7:Dec5                                                                                                                                                                                                                                                                                                                              ; Decoder7                          ; work         ;
;    |datapath:Datapath0|                                                                                                                 ; 1014.8 (25.3)        ; 1261.0 (28.3)                    ; 269.8 (3.3)                                       ; 23.7 (0.3)                       ; 0.0 (0.0)            ; 1199 (46)           ; 1170 (0)                  ; 0 (0)         ; 1572864           ; 192   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0                                                                                                                                                                                                                                                                                                                         ; datapath                          ; work         ;
;       |CodeMemory:memInstr|                                                                                                             ; 62.0 (0.0)           ; 70.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 72 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr                                                                                                                                                                                                                                                                                                     ; CodeMemory                        ; work         ;
;          |UserCodeBlock:MB0|                                                                                                            ; 62.0 (0.0)           ; 70.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 72 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                   ; UserCodeBlock                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 62.0 (0.0)           ; 70.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 72 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_1bm1:auto_generated|                                                                                         ; 62.0 (0.0)           ; 70.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 72 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated                                                                                                                                                                                                                    ; altsyncram_1bm1                   ; work         ;
;                   |altsyncram_nrh2:altsyncram1|                                                                                         ; 1.5 (0.0)            ; 2.5 (0.5)                        ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1                                                                                                                                                                                        ; altsyncram_nrh2                   ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|decode_5la:decode5                                                                                                                                                                     ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 60.5 (51.5)          ; 68.0 (58.0)                      ; 7.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (65)             ; 71 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |DataMemory:memData|                                                                                                              ; 100.8 (4.2)          ; 128.0 (4.3)                      ; 29.2 (0.2)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 189 (6)             ; 106 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData                                                                                                                                                                                                                                                                                                      ; DataMemory                        ; work         ;
;          |UserDataBlock:MB0|                                                                                                            ; 96.7 (0.0)           ; 123.7 (0.0)                      ; 29.0 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 106 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0                                                                                                                                                                                                                                                                                    ; UserDataBlock                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 96.7 (0.0)           ; 123.7 (0.0)                      ; 29.0 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 106 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_0ni1:auto_generated|                                                                                         ; 96.7 (0.0)           ; 123.7 (0.0)                      ; 29.0 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 106 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated                                                                                                                                                                                                                     ; altsyncram_0ni1                   ; work         ;
;                   |altsyncram_q7e2:altsyncram1|                                                                                         ; 4.3 (0.4)            ; 4.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 1 (1)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1                                                                                                                                                                                         ; altsyncram_q7e2                   ; work         ;
;                      |decode_5la:decode4|                                                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode4                                                                                                                                                                      ; decode_5la                        ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode5                                                                                                                                                                      ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 92.4 (83.4)          ; 119.5 (109.5)                    ; 29.0 (28.0)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 178 (162)           ; 105 (95)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |ULA:ALUunit|                                                                                                                     ; 68.0 (68.0)          ; 69.3 (69.3)                      ; 3.7 (3.7)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 126 (126)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|ULA:ALUunit                                                                                                                                                                                                                                                                                                             ; ULA                               ; work         ;
;       |ULAControl:ALUControlUnit|                                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|ULAControl:ALUControlUnit                                                                                                                                                                                                                                                                                               ; ULAControl                        ; work         ;
;       |control:ControlUnit|                                                                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|control:ControlUnit                                                                                                                                                                                                                                                                                                     ; control                           ; work         ;
;       |registers:memReg|                                                                                                                ; 746.3 (746.3)        ; 952.3 (952.3)                    ; 225.2 (225.2)                                     ; 19.1 (19.1)                      ; 0.0 (0.0)            ; 732 (732)           ; 992 (992)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|datapath:Datapath0|registers:memReg                                                                                                                                                                                                                                                                                                        ; registers                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 87.5 (0.5)           ; 107.0 (0.5)                      ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 87.0 (0.0)           ; 106.5 (0.0)                      ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 87.0 (0.0)           ; 106.5 (0.0)                      ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 87.0 (1.3)           ; 106.5 (2.8)                      ; 19.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (1)             ; 123 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 85.7 (0.0)           ; 103.7 (0.0)                      ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 85.7 (66.2)          ; 103.7 (78.7)                     ; 18.0 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (76)            ; 117 (86)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.8 (8.8)            ; 10.7 (10.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.6 (10.6)          ; 14.3 (14.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                    ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name    ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; iCLK_50 ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX0[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                ;
+-----------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------+-------------------+---------+
; iCLK_50                                                         ;                   ;         ;
; KEY[1]                                                          ;                   ;         ;
; SW[3]                                                           ;                   ;         ;
; SW[4]                                                           ;                   ;         ;
; SW[8]                                                           ;                   ;         ;
;      - Mux0~3                                                   ; 1                 ; 0       ;
;      - Mux19~0                                                  ; 1                 ; 0       ;
;      - Mux19~1                                                  ; 1                 ; 0       ;
;      - Mux0~4                                                   ; 1                 ; 0       ;
;      - Mux0~5                                                   ; 1                 ; 0       ;
;      - Mux0~6                                                   ; 1                 ; 0       ;
;      - Mux0~7                                                   ; 1                 ; 0       ;
;      - Mux2~3                                                   ; 1                 ; 0       ;
;      - Mux2~4                                                   ; 1                 ; 0       ;
;      - Mux2~5                                                   ; 1                 ; 0       ;
;      - Mux2~6                                                   ; 1                 ; 0       ;
;      - Mux2~7                                                   ; 1                 ; 0       ;
;      - Mux3~3                                                   ; 1                 ; 0       ;
;      - Mux3~4                                                   ; 1                 ; 0       ;
;      - Mux3~5                                                   ; 1                 ; 0       ;
;      - Mux3~6                                                   ; 1                 ; 0       ;
;      - Mux3~7                                                   ; 1                 ; 0       ;
;      - Mux4~3                                                   ; 1                 ; 0       ;
;      - Mux4~4                                                   ; 1                 ; 0       ;
;      - Mux4~5                                                   ; 1                 ; 0       ;
;      - Mux4~6                                                   ; 1                 ; 0       ;
;      - Mux4~7                                                   ; 1                 ; 0       ;
;      - Mux5~3                                                   ; 1                 ; 0       ;
;      - Mux5~4                                                   ; 1                 ; 0       ;
;      - Mux5~5                                                   ; 1                 ; 0       ;
;      - Mux5~6                                                   ; 1                 ; 0       ;
;      - Mux5~7                                                   ; 1                 ; 0       ;
;      - Mux6~3                                                   ; 1                 ; 0       ;
;      - Mux6~4                                                   ; 1                 ; 0       ;
;      - Mux6~5                                                   ; 1                 ; 0       ;
;      - Mux6~6                                                   ; 1                 ; 0       ;
;      - Mux6~7                                                   ; 1                 ; 0       ;
;      - Mux7~3                                                   ; 1                 ; 0       ;
;      - Mux7~4                                                   ; 1                 ; 0       ;
;      - Mux7~5                                                   ; 1                 ; 0       ;
;      - Mux7~6                                                   ; 1                 ; 0       ;
;      - Mux7~7                                                   ; 1                 ; 0       ;
;      - Mux8~3                                                   ; 1                 ; 0       ;
;      - Mux8~4                                                   ; 1                 ; 0       ;
;      - Mux8~5                                                   ; 1                 ; 0       ;
;      - Mux8~6                                                   ; 1                 ; 0       ;
;      - Mux8~7                                                   ; 1                 ; 0       ;
;      - Mux9~3                                                   ; 1                 ; 0       ;
;      - Mux9~4                                                   ; 1                 ; 0       ;
;      - Mux9~5                                                   ; 1                 ; 0       ;
;      - Mux9~6                                                   ; 1                 ; 0       ;
;      - Mux9~7                                                   ; 1                 ; 0       ;
;      - Mux10~3                                                  ; 1                 ; 0       ;
;      - Mux10~4                                                  ; 1                 ; 0       ;
;      - Mux10~5                                                  ; 1                 ; 0       ;
;      - Mux10~6                                                  ; 1                 ; 0       ;
;      - Mux10~7                                                  ; 1                 ; 0       ;
;      - Mux11~3                                                  ; 1                 ; 0       ;
;      - Mux11~4                                                  ; 1                 ; 0       ;
;      - Mux11~5                                                  ; 1                 ; 0       ;
;      - Mux11~6                                                  ; 1                 ; 0       ;
;      - Mux11~7                                                  ; 1                 ; 0       ;
;      - Mux12~3                                                  ; 1                 ; 0       ;
;      - Mux12~4                                                  ; 1                 ; 0       ;
;      - Mux12~5                                                  ; 1                 ; 0       ;
;      - Mux12~6                                                  ; 1                 ; 0       ;
;      - Mux12~7                                                  ; 1                 ; 0       ;
;      - Mux13~3                                                  ; 1                 ; 0       ;
;      - Mux13~4                                                  ; 1                 ; 0       ;
;      - Mux13~5                                                  ; 1                 ; 0       ;
;      - Mux13~6                                                  ; 1                 ; 0       ;
;      - Mux13~7                                                  ; 1                 ; 0       ;
;      - Mux14~3                                                  ; 1                 ; 0       ;
;      - Mux14~4                                                  ; 1                 ; 0       ;
;      - Mux14~5                                                  ; 1                 ; 0       ;
;      - Mux14~6                                                  ; 1                 ; 0       ;
;      - Mux14~7                                                  ; 1                 ; 0       ;
;      - Mux15~3                                                  ; 1                 ; 0       ;
;      - Mux15~4                                                  ; 1                 ; 0       ;
;      - Mux15~5                                                  ; 1                 ; 0       ;
;      - Mux15~6                                                  ; 1                 ; 0       ;
;      - Mux15~7                                                  ; 1                 ; 0       ;
;      - Mux16~3                                                  ; 1                 ; 0       ;
;      - Mux16~4                                                  ; 1                 ; 0       ;
;      - Mux16~5                                                  ; 1                 ; 0       ;
;      - Mux16~6                                                  ; 1                 ; 0       ;
;      - Mux16~7                                                  ; 1                 ; 0       ;
;      - Mux17~3                                                  ; 1                 ; 0       ;
;      - Mux17~4                                                  ; 1                 ; 0       ;
;      - Mux17~5                                                  ; 1                 ; 0       ;
;      - Mux17~6                                                  ; 1                 ; 0       ;
;      - Mux17~7                                                  ; 1                 ; 0       ;
;      - Mux18~3                                                  ; 1                 ; 0       ;
;      - Mux18~4                                                  ; 1                 ; 0       ;
;      - Mux18~5                                                  ; 1                 ; 0       ;
;      - Mux18~6                                                  ; 1                 ; 0       ;
;      - Mux18~7                                                  ; 1                 ; 0       ;
;      - Mux19~5                                                  ; 1                 ; 0       ;
;      - Mux19~6                                                  ; 1                 ; 0       ;
;      - Mux19~7                                                  ; 1                 ; 0       ;
;      - Mux19~8                                                  ; 1                 ; 0       ;
;      - Mux19~9                                                  ; 1                 ; 0       ;
;      - Mux20~3                                                  ; 1                 ; 0       ;
;      - Mux20~4                                                  ; 1                 ; 0       ;
;      - Mux20~5                                                  ; 1                 ; 0       ;
;      - Mux20~6                                                  ; 1                 ; 0       ;
;      - Mux20~7                                                  ; 1                 ; 0       ;
;      - Mux21~3                                                  ; 1                 ; 0       ;
;      - Mux21~4                                                  ; 1                 ; 0       ;
;      - Mux21~5                                                  ; 1                 ; 0       ;
;      - Mux21~6                                                  ; 1                 ; 0       ;
;      - Mux21~7                                                  ; 1                 ; 0       ;
;      - Mux22~3                                                  ; 1                 ; 0       ;
;      - Mux22~4                                                  ; 1                 ; 0       ;
;      - Mux22~5                                                  ; 1                 ; 0       ;
;      - Mux22~6                                                  ; 1                 ; 0       ;
;      - Mux22~7                                                  ; 1                 ; 0       ;
;      - Mux23~3                                                  ; 1                 ; 0       ;
;      - Mux23~4                                                  ; 1                 ; 0       ;
;      - Mux23~5                                                  ; 1                 ; 0       ;
;      - Mux23~6                                                  ; 1                 ; 0       ;
;      - Mux23~7                                                  ; 1                 ; 0       ;
;      - Mux24~3                                                  ; 1                 ; 0       ;
;      - Mux24~4                                                  ; 1                 ; 0       ;
;      - Mux24~5                                                  ; 1                 ; 0       ;
;      - Mux24~6                                                  ; 1                 ; 0       ;
;      - Mux24~7                                                  ; 1                 ; 0       ;
; SW[5]                                                           ;                   ;         ;
;      - Mux0~0                                                   ; 1                 ; 0       ;
;      - Mux0~1                                                   ; 1                 ; 0       ;
;      - Mux0~2                                                   ; 1                 ; 0       ;
;      - Mux0~8                                                   ; 1                 ; 0       ;
;      - Mux0~9                                                   ; 1                 ; 0       ;
;      - Mux2~0                                                   ; 1                 ; 0       ;
;      - Mux2~1                                                   ; 1                 ; 0       ;
;      - Mux2~2                                                   ; 1                 ; 0       ;
;      - Mux2~8                                                   ; 1                 ; 0       ;
;      - Mux2~9                                                   ; 1                 ; 0       ;
;      - Mux3~0                                                   ; 1                 ; 0       ;
;      - Mux3~1                                                   ; 1                 ; 0       ;
;      - Mux3~2                                                   ; 1                 ; 0       ;
;      - Mux3~8                                                   ; 1                 ; 0       ;
;      - Mux3~9                                                   ; 1                 ; 0       ;
;      - Mux4~0                                                   ; 1                 ; 0       ;
;      - Mux4~1                                                   ; 1                 ; 0       ;
;      - Mux4~2                                                   ; 1                 ; 0       ;
;      - Mux4~8                                                   ; 1                 ; 0       ;
;      - Mux4~9                                                   ; 1                 ; 0       ;
;      - Mux5~0                                                   ; 1                 ; 0       ;
;      - Mux5~1                                                   ; 1                 ; 0       ;
;      - Mux5~2                                                   ; 1                 ; 0       ;
;      - Mux5~8                                                   ; 1                 ; 0       ;
;      - Mux5~9                                                   ; 1                 ; 0       ;
;      - Mux6~0                                                   ; 1                 ; 0       ;
;      - Mux6~1                                                   ; 1                 ; 0       ;
;      - Mux6~2                                                   ; 1                 ; 0       ;
;      - Mux6~8                                                   ; 1                 ; 0       ;
;      - Mux6~9                                                   ; 1                 ; 0       ;
;      - Mux7~0                                                   ; 1                 ; 0       ;
;      - Mux7~1                                                   ; 1                 ; 0       ;
;      - Mux7~2                                                   ; 1                 ; 0       ;
;      - Mux7~8                                                   ; 1                 ; 0       ;
;      - Mux7~9                                                   ; 1                 ; 0       ;
;      - Mux8~0                                                   ; 1                 ; 0       ;
;      - Mux8~1                                                   ; 1                 ; 0       ;
;      - Mux8~2                                                   ; 1                 ; 0       ;
;      - Mux8~8                                                   ; 1                 ; 0       ;
;      - Mux8~9                                                   ; 1                 ; 0       ;
;      - Mux9~0                                                   ; 1                 ; 0       ;
;      - Mux9~1                                                   ; 1                 ; 0       ;
;      - Mux9~2                                                   ; 1                 ; 0       ;
;      - Mux9~8                                                   ; 1                 ; 0       ;
;      - Mux9~9                                                   ; 1                 ; 0       ;
;      - Mux10~0                                                  ; 1                 ; 0       ;
;      - Mux10~1                                                  ; 1                 ; 0       ;
;      - Mux10~2                                                  ; 1                 ; 0       ;
;      - Mux10~8                                                  ; 1                 ; 0       ;
;      - Mux10~9                                                  ; 1                 ; 0       ;
;      - Mux11~0                                                  ; 1                 ; 0       ;
;      - Mux11~1                                                  ; 1                 ; 0       ;
;      - Mux11~2                                                  ; 1                 ; 0       ;
;      - Mux11~8                                                  ; 1                 ; 0       ;
;      - Mux11~9                                                  ; 1                 ; 0       ;
;      - Mux12~0                                                  ; 1                 ; 0       ;
;      - Mux12~1                                                  ; 1                 ; 0       ;
;      - Mux12~2                                                  ; 1                 ; 0       ;
;      - Mux12~8                                                  ; 1                 ; 0       ;
;      - Mux12~9                                                  ; 1                 ; 0       ;
;      - Mux13~0                                                  ; 1                 ; 0       ;
;      - Mux13~1                                                  ; 1                 ; 0       ;
;      - Mux13~2                                                  ; 1                 ; 0       ;
;      - Mux13~8                                                  ; 1                 ; 0       ;
;      - Mux13~9                                                  ; 1                 ; 0       ;
;      - Mux14~0                                                  ; 1                 ; 0       ;
;      - Mux14~1                                                  ; 1                 ; 0       ;
;      - Mux14~2                                                  ; 1                 ; 0       ;
;      - Mux14~8                                                  ; 1                 ; 0       ;
;      - Mux14~9                                                  ; 1                 ; 0       ;
;      - Mux15~0                                                  ; 1                 ; 0       ;
;      - Mux15~1                                                  ; 1                 ; 0       ;
;      - Mux15~2                                                  ; 1                 ; 0       ;
;      - Mux15~8                                                  ; 1                 ; 0       ;
;      - Mux15~9                                                  ; 1                 ; 0       ;
;      - Mux16~0                                                  ; 1                 ; 0       ;
;      - Mux16~1                                                  ; 1                 ; 0       ;
;      - Mux16~2                                                  ; 1                 ; 0       ;
;      - Mux16~8                                                  ; 1                 ; 0       ;
;      - Mux16~9                                                  ; 1                 ; 0       ;
;      - Mux17~0                                                  ; 1                 ; 0       ;
;      - Mux17~1                                                  ; 1                 ; 0       ;
;      - Mux17~2                                                  ; 1                 ; 0       ;
;      - Mux17~8                                                  ; 1                 ; 0       ;
;      - Mux17~9                                                  ; 1                 ; 0       ;
;      - Mux18~0                                                  ; 1                 ; 0       ;
;      - Mux18~1                                                  ; 1                 ; 0       ;
;      - Mux18~2                                                  ; 1                 ; 0       ;
;      - Mux18~8                                                  ; 1                 ; 0       ;
;      - Mux18~9                                                  ; 1                 ; 0       ;
;      - Mux19~2                                                  ; 1                 ; 0       ;
;      - Mux19~3                                                  ; 1                 ; 0       ;
;      - Mux19~4                                                  ; 1                 ; 0       ;
;      - Mux19~10                                                 ; 1                 ; 0       ;
;      - Mux19~11                                                 ; 1                 ; 0       ;
;      - Mux20~0                                                  ; 1                 ; 0       ;
;      - Mux20~1                                                  ; 1                 ; 0       ;
;      - Mux20~2                                                  ; 1                 ; 0       ;
;      - Mux20~8                                                  ; 1                 ; 0       ;
;      - Mux20~9                                                  ; 1                 ; 0       ;
;      - Mux21~0                                                  ; 1                 ; 0       ;
;      - Mux21~1                                                  ; 1                 ; 0       ;
;      - Mux21~2                                                  ; 1                 ; 0       ;
;      - Mux21~8                                                  ; 1                 ; 0       ;
;      - Mux21~9                                                  ; 1                 ; 0       ;
;      - Mux22~0                                                  ; 1                 ; 0       ;
;      - Mux22~1                                                  ; 1                 ; 0       ;
;      - Mux22~2                                                  ; 1                 ; 0       ;
;      - Mux22~8                                                  ; 1                 ; 0       ;
;      - Mux22~9                                                  ; 1                 ; 0       ;
;      - Mux23~0                                                  ; 1                 ; 0       ;
;      - Mux23~1                                                  ; 1                 ; 0       ;
;      - Mux23~2                                                  ; 1                 ; 0       ;
;      - Mux23~8                                                  ; 1                 ; 0       ;
;      - Mux23~9                                                  ; 1                 ; 0       ;
;      - Mux24~0                                                  ; 1                 ; 0       ;
;      - Mux24~1                                                  ; 1                 ; 0       ;
;      - Mux24~2                                                  ; 1                 ; 0       ;
;      - Mux24~8                                                  ; 1                 ; 0       ;
;      - Mux24~9                                                  ; 1                 ; 0       ;
; SW[6]                                                           ;                   ;         ;
;      - Mux0~0                                                   ; 0                 ; 0       ;
;      - Mux0~1                                                   ; 0                 ; 0       ;
;      - Mux0~2                                                   ; 0                 ; 0       ;
;      - Mux0~8                                                   ; 0                 ; 0       ;
;      - Mux0~9                                                   ; 0                 ; 0       ;
;      - Mux2~0                                                   ; 0                 ; 0       ;
;      - Mux2~1                                                   ; 0                 ; 0       ;
;      - Mux2~2                                                   ; 0                 ; 0       ;
;      - Mux2~8                                                   ; 0                 ; 0       ;
;      - Mux2~9                                                   ; 0                 ; 0       ;
;      - Mux3~0                                                   ; 0                 ; 0       ;
;      - Mux3~1                                                   ; 0                 ; 0       ;
;      - Mux3~2                                                   ; 0                 ; 0       ;
;      - Mux3~8                                                   ; 0                 ; 0       ;
;      - Mux3~9                                                   ; 0                 ; 0       ;
;      - Mux4~0                                                   ; 0                 ; 0       ;
;      - Mux4~1                                                   ; 0                 ; 0       ;
;      - Mux4~2                                                   ; 0                 ; 0       ;
;      - Mux4~8                                                   ; 0                 ; 0       ;
;      - Mux4~9                                                   ; 0                 ; 0       ;
;      - Mux5~0                                                   ; 0                 ; 0       ;
;      - Mux5~1                                                   ; 0                 ; 0       ;
;      - Mux5~2                                                   ; 0                 ; 0       ;
;      - Mux5~8                                                   ; 0                 ; 0       ;
;      - Mux5~9                                                   ; 0                 ; 0       ;
;      - Mux6~0                                                   ; 0                 ; 0       ;
;      - Mux6~1                                                   ; 0                 ; 0       ;
;      - Mux6~2                                                   ; 0                 ; 0       ;
;      - Mux6~8                                                   ; 0                 ; 0       ;
;      - Mux6~9                                                   ; 0                 ; 0       ;
;      - Mux7~0                                                   ; 0                 ; 0       ;
;      - Mux7~1                                                   ; 0                 ; 0       ;
;      - Mux7~2                                                   ; 0                 ; 0       ;
;      - Mux7~8                                                   ; 0                 ; 0       ;
;      - Mux7~9                                                   ; 0                 ; 0       ;
;      - Mux8~0                                                   ; 0                 ; 0       ;
;      - Mux8~1                                                   ; 0                 ; 0       ;
;      - Mux8~2                                                   ; 0                 ; 0       ;
;      - Mux8~8                                                   ; 0                 ; 0       ;
;      - Mux8~9                                                   ; 0                 ; 0       ;
;      - Mux9~0                                                   ; 0                 ; 0       ;
;      - Mux9~1                                                   ; 0                 ; 0       ;
;      - Mux9~2                                                   ; 0                 ; 0       ;
;      - Mux9~8                                                   ; 0                 ; 0       ;
;      - Mux9~9                                                   ; 0                 ; 0       ;
;      - Mux10~0                                                  ; 0                 ; 0       ;
;      - Mux10~1                                                  ; 0                 ; 0       ;
;      - Mux10~2                                                  ; 0                 ; 0       ;
;      - Mux10~8                                                  ; 0                 ; 0       ;
;      - Mux10~9                                                  ; 0                 ; 0       ;
;      - Mux11~0                                                  ; 0                 ; 0       ;
;      - Mux11~1                                                  ; 0                 ; 0       ;
;      - Mux11~2                                                  ; 0                 ; 0       ;
;      - Mux11~8                                                  ; 0                 ; 0       ;
;      - Mux11~9                                                  ; 0                 ; 0       ;
;      - Mux12~0                                                  ; 0                 ; 0       ;
;      - Mux12~1                                                  ; 0                 ; 0       ;
;      - Mux12~2                                                  ; 0                 ; 0       ;
;      - Mux12~8                                                  ; 0                 ; 0       ;
;      - Mux12~9                                                  ; 0                 ; 0       ;
;      - Mux13~0                                                  ; 0                 ; 0       ;
;      - Mux13~1                                                  ; 0                 ; 0       ;
;      - Mux13~2                                                  ; 0                 ; 0       ;
;      - Mux13~8                                                  ; 0                 ; 0       ;
;      - Mux13~9                                                  ; 0                 ; 0       ;
;      - Mux14~0                                                  ; 0                 ; 0       ;
;      - Mux14~1                                                  ; 0                 ; 0       ;
;      - Mux14~2                                                  ; 0                 ; 0       ;
;      - Mux14~8                                                  ; 0                 ; 0       ;
;      - Mux14~9                                                  ; 0                 ; 0       ;
;      - Mux15~0                                                  ; 0                 ; 0       ;
;      - Mux15~1                                                  ; 0                 ; 0       ;
;      - Mux15~2                                                  ; 0                 ; 0       ;
;      - Mux15~8                                                  ; 0                 ; 0       ;
;      - Mux15~9                                                  ; 0                 ; 0       ;
;      - Mux16~0                                                  ; 0                 ; 0       ;
;      - Mux16~1                                                  ; 0                 ; 0       ;
;      - Mux16~2                                                  ; 0                 ; 0       ;
;      - Mux16~8                                                  ; 0                 ; 0       ;
;      - Mux16~9                                                  ; 0                 ; 0       ;
;      - Mux17~0                                                  ; 0                 ; 0       ;
;      - Mux17~1                                                  ; 0                 ; 0       ;
;      - Mux17~2                                                  ; 0                 ; 0       ;
;      - Mux17~8                                                  ; 0                 ; 0       ;
;      - Mux17~9                                                  ; 0                 ; 0       ;
;      - Mux18~0                                                  ; 0                 ; 0       ;
;      - Mux18~1                                                  ; 0                 ; 0       ;
;      - Mux18~2                                                  ; 0                 ; 0       ;
;      - Mux18~8                                                  ; 0                 ; 0       ;
;      - Mux18~9                                                  ; 0                 ; 0       ;
;      - Mux19~2                                                  ; 0                 ; 0       ;
;      - Mux19~3                                                  ; 0                 ; 0       ;
;      - Mux19~4                                                  ; 0                 ; 0       ;
;      - Mux19~10                                                 ; 0                 ; 0       ;
;      - Mux19~11                                                 ; 0                 ; 0       ;
;      - Mux20~0                                                  ; 0                 ; 0       ;
;      - Mux20~1                                                  ; 0                 ; 0       ;
;      - Mux20~2                                                  ; 0                 ; 0       ;
;      - Mux20~8                                                  ; 0                 ; 0       ;
;      - Mux20~9                                                  ; 0                 ; 0       ;
;      - Mux21~0                                                  ; 0                 ; 0       ;
;      - Mux21~1                                                  ; 0                 ; 0       ;
;      - Mux21~2                                                  ; 0                 ; 0       ;
;      - Mux21~8                                                  ; 0                 ; 0       ;
;      - Mux21~9                                                  ; 0                 ; 0       ;
;      - Mux22~0                                                  ; 0                 ; 0       ;
;      - Mux22~1                                                  ; 0                 ; 0       ;
;      - Mux22~2                                                  ; 0                 ; 0       ;
;      - Mux22~8                                                  ; 0                 ; 0       ;
;      - Mux22~9                                                  ; 0                 ; 0       ;
;      - Mux23~0                                                  ; 0                 ; 0       ;
;      - Mux23~1                                                  ; 0                 ; 0       ;
;      - Mux23~2                                                  ; 0                 ; 0       ;
;      - Mux23~8                                                  ; 0                 ; 0       ;
;      - Mux23~9                                                  ; 0                 ; 0       ;
;      - Mux24~0                                                  ; 0                 ; 0       ;
;      - Mux24~1                                                  ; 0                 ; 0       ;
;      - Mux24~2                                                  ; 0                 ; 0       ;
;      - Mux24~8                                                  ; 0                 ; 0       ;
;      - Mux24~9                                                  ; 0                 ; 0       ;
; SW[7]                                                           ;                   ;         ;
;      - Mux0~3                                                   ; 0                 ; 0       ;
;      - Mux19~0                                                  ; 0                 ; 0       ;
;      - Mux19~1                                                  ; 0                 ; 0       ;
;      - Mux0~4                                                   ; 0                 ; 0       ;
;      - Mux0~5                                                   ; 0                 ; 0       ;
;      - Mux0~6                                                   ; 0                 ; 0       ;
;      - Mux0~7                                                   ; 0                 ; 0       ;
;      - Mux2~3                                                   ; 0                 ; 0       ;
;      - Mux2~4                                                   ; 0                 ; 0       ;
;      - Mux2~5                                                   ; 0                 ; 0       ;
;      - Mux2~6                                                   ; 0                 ; 0       ;
;      - Mux2~7                                                   ; 0                 ; 0       ;
;      - Mux3~3                                                   ; 0                 ; 0       ;
;      - Mux3~4                                                   ; 0                 ; 0       ;
;      - Mux3~5                                                   ; 0                 ; 0       ;
;      - Mux3~6                                                   ; 0                 ; 0       ;
;      - Mux3~7                                                   ; 0                 ; 0       ;
;      - Mux4~3                                                   ; 0                 ; 0       ;
;      - Mux4~4                                                   ; 0                 ; 0       ;
;      - Mux4~5                                                   ; 0                 ; 0       ;
;      - Mux4~6                                                   ; 0                 ; 0       ;
;      - Mux4~7                                                   ; 0                 ; 0       ;
;      - Mux5~3                                                   ; 0                 ; 0       ;
;      - Mux5~4                                                   ; 0                 ; 0       ;
;      - Mux5~5                                                   ; 0                 ; 0       ;
;      - Mux5~6                                                   ; 0                 ; 0       ;
;      - Mux5~7                                                   ; 0                 ; 0       ;
;      - Mux6~3                                                   ; 0                 ; 0       ;
;      - Mux6~4                                                   ; 0                 ; 0       ;
;      - Mux6~5                                                   ; 0                 ; 0       ;
;      - Mux6~6                                                   ; 0                 ; 0       ;
;      - Mux6~7                                                   ; 0                 ; 0       ;
;      - Mux7~3                                                   ; 0                 ; 0       ;
;      - Mux7~4                                                   ; 0                 ; 0       ;
;      - Mux7~5                                                   ; 0                 ; 0       ;
;      - Mux7~6                                                   ; 0                 ; 0       ;
;      - Mux7~7                                                   ; 0                 ; 0       ;
;      - Mux8~3                                                   ; 0                 ; 0       ;
;      - Mux8~4                                                   ; 0                 ; 0       ;
;      - Mux8~5                                                   ; 0                 ; 0       ;
;      - Mux8~6                                                   ; 0                 ; 0       ;
;      - Mux8~7                                                   ; 0                 ; 0       ;
;      - Mux9~3                                                   ; 0                 ; 0       ;
;      - Mux9~4                                                   ; 0                 ; 0       ;
;      - Mux9~5                                                   ; 0                 ; 0       ;
;      - Mux9~6                                                   ; 0                 ; 0       ;
;      - Mux9~7                                                   ; 0                 ; 0       ;
;      - Mux10~3                                                  ; 0                 ; 0       ;
;      - Mux10~4                                                  ; 0                 ; 0       ;
;      - Mux10~5                                                  ; 0                 ; 0       ;
;      - Mux10~6                                                  ; 0                 ; 0       ;
;      - Mux10~7                                                  ; 0                 ; 0       ;
;      - Mux11~3                                                  ; 0                 ; 0       ;
;      - Mux11~4                                                  ; 0                 ; 0       ;
;      - Mux11~5                                                  ; 0                 ; 0       ;
;      - Mux11~6                                                  ; 0                 ; 0       ;
;      - Mux11~7                                                  ; 0                 ; 0       ;
;      - Mux12~3                                                  ; 0                 ; 0       ;
;      - Mux12~4                                                  ; 0                 ; 0       ;
;      - Mux12~5                                                  ; 0                 ; 0       ;
;      - Mux12~6                                                  ; 0                 ; 0       ;
;      - Mux12~7                                                  ; 0                 ; 0       ;
;      - Mux13~3                                                  ; 0                 ; 0       ;
;      - Mux13~4                                                  ; 0                 ; 0       ;
;      - Mux13~5                                                  ; 0                 ; 0       ;
;      - Mux13~6                                                  ; 0                 ; 0       ;
;      - Mux13~7                                                  ; 0                 ; 0       ;
;      - Mux14~3                                                  ; 0                 ; 0       ;
;      - Mux14~4                                                  ; 0                 ; 0       ;
;      - Mux14~5                                                  ; 0                 ; 0       ;
;      - Mux14~6                                                  ; 0                 ; 0       ;
;      - Mux14~7                                                  ; 0                 ; 0       ;
;      - Mux15~3                                                  ; 0                 ; 0       ;
;      - Mux15~4                                                  ; 0                 ; 0       ;
;      - Mux15~5                                                  ; 0                 ; 0       ;
;      - Mux15~6                                                  ; 0                 ; 0       ;
;      - Mux15~7                                                  ; 0                 ; 0       ;
;      - Mux16~3                                                  ; 0                 ; 0       ;
;      - Mux16~4                                                  ; 0                 ; 0       ;
;      - Mux16~5                                                  ; 0                 ; 0       ;
;      - Mux16~6                                                  ; 0                 ; 0       ;
;      - Mux16~7                                                  ; 0                 ; 0       ;
;      - Mux17~3                                                  ; 0                 ; 0       ;
;      - Mux17~4                                                  ; 0                 ; 0       ;
;      - Mux17~5                                                  ; 0                 ; 0       ;
;      - Mux17~6                                                  ; 0                 ; 0       ;
;      - Mux17~7                                                  ; 0                 ; 0       ;
;      - Mux18~3                                                  ; 0                 ; 0       ;
;      - Mux18~4                                                  ; 0                 ; 0       ;
;      - Mux18~5                                                  ; 0                 ; 0       ;
;      - Mux18~6                                                  ; 0                 ; 0       ;
;      - Mux18~7                                                  ; 0                 ; 0       ;
;      - Mux19~5                                                  ; 0                 ; 0       ;
;      - Mux19~6                                                  ; 0                 ; 0       ;
;      - Mux19~7                                                  ; 0                 ; 0       ;
;      - Mux19~8                                                  ; 0                 ; 0       ;
;      - Mux19~9                                                  ; 0                 ; 0       ;
;      - Mux20~3                                                  ; 0                 ; 0       ;
;      - Mux20~4                                                  ; 0                 ; 0       ;
;      - Mux20~5                                                  ; 0                 ; 0       ;
;      - Mux20~6                                                  ; 0                 ; 0       ;
;      - Mux20~7                                                  ; 0                 ; 0       ;
;      - Mux21~3                                                  ; 0                 ; 0       ;
;      - Mux21~4                                                  ; 0                 ; 0       ;
;      - Mux21~5                                                  ; 0                 ; 0       ;
;      - Mux21~6                                                  ; 0                 ; 0       ;
;      - Mux21~7                                                  ; 0                 ; 0       ;
;      - Mux22~3                                                  ; 0                 ; 0       ;
;      - Mux22~4                                                  ; 0                 ; 0       ;
;      - Mux22~5                                                  ; 0                 ; 0       ;
;      - Mux22~6                                                  ; 0                 ; 0       ;
;      - Mux22~7                                                  ; 0                 ; 0       ;
;      - Mux23~3                                                  ; 0                 ; 0       ;
;      - Mux23~4                                                  ; 0                 ; 0       ;
;      - Mux23~5                                                  ; 0                 ; 0       ;
;      - Mux23~6                                                  ; 0                 ; 0       ;
;      - Mux23~7                                                  ; 0                 ; 0       ;
;      - Mux24~3                                                  ; 0                 ; 0       ;
;      - Mux24~4                                                  ; 0                 ; 0       ;
;      - Mux24~5                                                  ; 0                 ; 0       ;
;      - Mux24~6                                                  ; 0                 ; 0       ;
;      - Mux24~7                                                  ; 0                 ; 0       ;
; SW[9]                                                           ;                   ;         ;
;      - Mux19~0                                                  ; 1                 ; 0       ;
;      - Mux19~1                                                  ; 1                 ; 0       ;
; SW[0]                                                           ;                   ;         ;
;      - Mux19~0                                                  ; 1                 ; 0       ;
;      - Mux19~1                                                  ; 1                 ; 0       ;
;      - Mux1~0                                                   ; 1                 ; 0       ;
; SW[1]                                                           ;                   ;         ;
;      - Mux19~0                                                  ; 1                 ; 0       ;
;      - Mux19~1                                                  ; 1                 ; 0       ;
;      - Mux1~0                                                   ; 1                 ; 0       ;
; SW[2]                                                           ;                   ;         ;
;      - Mux19~0                                                  ; 1                 ; 0       ;
;      - Mux19~1                                                  ; 1                 ; 0       ;
;      - Mux1~0                                                   ; 1                 ; 0       ;
; KEY[0]                                                          ;                   ;         ;
;      - datapath:Datapath0|registers:memReg|registers[31][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][16]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][2]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][31]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][13]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][3]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][23]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][25]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][19]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][12]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][11]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][8]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][22]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][30]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][21]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][5]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][10]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][7]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][28]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][18]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][1]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][0]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][24]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][29]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][9]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][4]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][14]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][27]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][20]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][15]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][17]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][6]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][26]    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][7]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][18]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][27]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][17]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][16]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][22]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][0]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][30]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][14]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][13]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][12]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][4]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][11]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][15]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][10]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][24]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][25]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][20]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][9]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][1]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][8]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][5]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][31]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][6]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][3]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][26]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][2]      ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][19]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][29]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][21]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][28]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][23]     ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[12][0]~0   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[13][18]~1  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[14][22]~2  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[15][6]~3   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[4][10]~4   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[5][27]~5   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[6][18]~6   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[7][1]~7    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[2][20]~8   ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[1][7]~9    ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[3][26]~10  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[16][1]~11  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[20][25]~12 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[24][21]~13 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[28][17]~14 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[17][13]~15 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[21][30]~16 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[25][26]~17 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[29][13]~18 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[18][9]~19  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[22][27]~20 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[26][23]~21 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[30][5]~22  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[19][27]~23 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[23][19]~24 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[27][14]~25 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[31][19]~26 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[8][26]~27  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[9][13]~28  ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[10][16]~29 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers[11][11]~30 ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~31         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~32         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~33         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~34         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~35         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~36         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~37         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~38         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~39         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~40         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~41         ; 1                 ; 0       ;
;      - datapath:Datapath0|registers:memReg|registers~42         ; 1                 ; 0       ;
; KEY[3]                                                          ;                   ;         ;
;      - CLKManual                                                ; 0                 ; 0       ;
; KEY[2]                                                          ;                   ;         ;
;      - CLKSelectAuto                                            ; 0                 ; 0       ;
+-----------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location            ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y2_N30  ; 993     ; Clock                    ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA14            ; 1023    ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                     ; PIN_W15             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                     ; PIN_Y16             ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; Mux1~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y9_N42  ; 24      ; Latch enable             ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 493     ; Clock                    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 28      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|decode_5la:decode5|eq_node[0]~0                                                                                                                                                                        ; MLABCELL_X6_Y3_N54  ; 32      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|decode_5la:decode5|eq_node[1]~1                                                                                                                                                                        ; MLABCELL_X6_Y3_N30  ; 32      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                              ; MLABCELL_X6_Y3_N36  ; 7       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                              ; MLABCELL_X6_Y3_N39  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                              ; MLABCELL_X6_Y3_N9   ; 15      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~0                                                                                                                                                                                   ; LABCELL_X7_Y2_N39   ; 14      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                     ; FF_X6_Y2_N41        ; 69      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]~1                                                                                                                                                                                   ; LABCELL_X7_Y2_N48   ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                          ; LABCELL_X2_Y1_N18   ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                                     ; LABCELL_X2_Y1_N33   ; 6       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode4|eq_node[0]                                                                                                                                                                           ; LABCELL_X35_Y15_N12 ; 64      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode5|eq_node[0]~1                                                                                                                                                                         ; LABCELL_X9_Y4_N36   ; 64      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|decode_5la:decode5|eq_node[1]~0                                                                                                                                                                         ; LABCELL_X9_Y4_N27   ; 64      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                               ; MLABCELL_X6_Y4_N45  ; 7       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                               ; LABCELL_X9_Y4_N6    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                               ; MLABCELL_X6_Y4_N48  ; 15      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                      ; FF_X6_Y4_N41        ; 133     ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]~0                                                                                                                                                                                    ; MLABCELL_X6_Y4_N54  ; 14      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[61]~3                                                                                                                                                                                    ; MLABCELL_X3_Y6_N24  ; 64      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0                                                                                                                                                                          ; MLABCELL_X3_Y6_N15  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2                                                                                                                                           ; MLABCELL_X3_Y5_N30  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1                                                                                                                                      ; MLABCELL_X3_Y5_N45  ; 6       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|ULA:ALUunit|Mux48~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y16_N12 ; 130     ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[10][16]~29                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[11][11]~30                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N54 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[12][0]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y14_N21 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[13][18]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y10_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[14][22]~2                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[15][6]~3                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y11_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[16][1]~11                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y10_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[17][13]~15                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y10_N33 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[18][9]~19                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y10_N3  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[19][27]~23                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N45 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[1][7]~9                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y10_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[20][25]~12                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y14_N48 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[21][30]~16                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y10_N21 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[22][27]~20                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y10_N57 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[23][19]~24                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N9  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[24][21]~13                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[25][26]~17                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N51 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[26][23]~21                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y10_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[27][14]~25                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N57 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[28][17]~14                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y14_N54 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[29][13]~18                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y10_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[2][20]~8                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y11_N27 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[30][5]~22                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y10_N54 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[31][19]~26                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y11_N3  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[3][26]~10                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N42 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[4][10]~4                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y14_N51 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[5][27]~5                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y11_N39 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[6][18]~6                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y11_N33 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[7][1]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y11_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[8][26]~27                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N12 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; datapath:Datapath0|registers:memReg|registers[9][13]~28                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N48 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N2         ; 53      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X3_Y2_N45  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y5_N48   ; 6       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X3_Y4_N20        ; 23      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X3_Y2_N30  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; FF_X3_Y3_N2         ; 18      ; Async. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                           ; LABCELL_X1_Y3_N18   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; FF_X3_Y3_N23        ; 42      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; FF_X1_Y4_N50        ; 18      ; Async. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3                           ; LABCELL_X1_Y3_N24   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                             ; FF_X1_Y4_N47        ; 76      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                             ; LABCELL_X2_Y4_N6    ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X4_Y3_N15   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X4_Y2_N30   ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X1_Y5_N54   ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                    ; LABCELL_X1_Y3_N33   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                    ; LABCELL_X1_Y3_N30   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X1_Y5_N45   ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X1_Y5_N33   ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y2_N5         ; 18      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N53        ; 15      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N8         ; 50      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y2_N9    ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y1_N38        ; 54      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y2_N6   ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+--------------+------------------+
; Name         ; Fan-Out          ;
+--------------+------------------+
; ~GND         ; 2882             ;
; KEY[0]~input ; 1023             ;
; CLK          ; 993              ;
+--------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                           ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 524288  ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 64          ; 0     ; None ; M10K_X58_Y9_N0, M10K_X41_Y4_N0, M10K_X38_Y2_N0, M10K_X49_Y7_N0, M10K_X49_Y3_N0, M10K_X58_Y10_N0, M10K_X41_Y6_N0, M10K_X41_Y5_N0, M10K_X41_Y1_N0, M10K_X49_Y4_N0, M10K_X49_Y10_N0, M10K_X14_Y3_N0, M10K_X26_Y10_N0, M10K_X26_Y4_N0, M10K_X38_Y6_N0, M10K_X41_Y7_N0, M10K_X38_Y5_N0, M10K_X38_Y4_N0, M10K_X38_Y8_N0, M10K_X49_Y8_N0, M10K_X38_Y10_N0, M10K_X41_Y10_N0, M10K_X41_Y9_N0, M10K_X69_Y10_N0, M10K_X49_Y2_N0, M10K_X49_Y5_N0, M10K_X38_Y3_N0, M10K_X58_Y8_N0, M10K_X58_Y5_N0, M10K_X5_Y2_N0, M10K_X76_Y4_N0, M10K_X58_Y1_N0, M10K_X69_Y9_N0, M10K_X41_Y2_N0, M10K_X41_Y3_N0, M10K_X76_Y1_N0, M10K_X49_Y6_N0, M10K_X49_Y9_N0, M10K_X26_Y3_N0, M10K_X69_Y6_N0, M10K_X76_Y3_N0, M10K_X26_Y6_N0, M10K_X38_Y7_N0, M10K_X26_Y1_N0, M10K_X26_Y2_N0, M10K_X58_Y6_N0, M10K_X41_Y8_N0, M10K_X38_Y1_N0, M10K_X69_Y8_N0, M10K_X58_Y2_N0, M10K_X69_Y4_N0, M10K_X49_Y1_N0, M10K_X58_Y3_N0, M10K_X58_Y4_N0, M10K_X5_Y3_N0, M10K_X5_Y1_N0, M10K_X69_Y2_N0, M10K_X69_Y1_N0, M10K_X69_Y5_N0, M10K_X69_Y3_N0, M10K_X14_Y2_N0, M10K_X14_Y1_N0, M10K_X58_Y7_N0, M10K_X69_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; Single Clock ; 16384        ; 64           ; 16384        ; 64           ; yes                    ; yes                     ; yes                    ; no                      ; 1048576 ; 16384                       ; 64                          ; 16384                       ; 64                          ; 1048576             ; 128         ; 0     ; None ; M10K_X26_Y9_N0, M10K_X26_Y12_N0, M10K_X38_Y15_N0, M10K_X41_Y15_N0, M10K_X38_Y12_N0, M10K_X41_Y11_N0, M10K_X14_Y16_N0, M10K_X14_Y19_N0, M10K_X38_Y27_N0, M10K_X38_Y29_N0, M10K_X38_Y16_N0, M10K_X38_Y17_N0, M10K_X26_Y17_N0, M10K_X26_Y19_N0, M10K_X41_Y21_N0, M10K_X41_Y22_N0, M10K_X26_Y15_N0, M10K_X26_Y16_N0, M10K_X26_Y29_N0, M10K_X26_Y25_N0, M10K_X26_Y22_N0, M10K_X26_Y23_N0, M10K_X38_Y24_N0, M10K_X41_Y25_N0, M10K_X38_Y18_N0, M10K_X38_Y21_N0, M10K_X14_Y21_N0, M10K_X14_Y15_N0, M10K_X41_Y26_N0, M10K_X38_Y25_N0, M10K_X41_Y17_N0, M10K_X49_Y17_N0, M10K_X5_Y10_N0, M10K_X14_Y10_N0, M10K_X26_Y8_N0, M10K_X14_Y8_N0, M10K_X38_Y11_N0, M10K_X38_Y9_N0, M10K_X26_Y13_N0, M10K_X26_Y14_N0, M10K_X41_Y13_N0, M10K_X38_Y13_N0, M10K_X26_Y26_N0, M10K_X26_Y27_N0, M10K_X26_Y32_N0, M10K_X26_Y33_N0, M10K_X14_Y17_N0, M10K_X14_Y18_N0, M10K_X41_Y19_N0, M10K_X38_Y19_N0, M10K_X49_Y16_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X58_Y14_N0, M10K_X41_Y18_N0, M10K_X41_Y16_N0, M10K_X49_Y20_N0, M10K_X49_Y21_N0, M10K_X49_Y18_N0, M10K_X49_Y19_N0, M10K_X26_Y30_N0, M10K_X26_Y31_N0, M10K_X49_Y13_N0, M10K_X49_Y15_N0, M10K_X38_Y14_N0, M10K_X38_Y20_N0, M10K_X14_Y9_N0, M10K_X14_Y11_N0, M10K_X14_Y27_N0, M10K_X58_Y15_N0, M10K_X14_Y20_N0, M10K_X58_Y11_N0, M10K_X41_Y20_N0, M10K_X49_Y22_N0, M10K_X14_Y28_N0, M10K_X14_Y29_N0, M10K_X14_Y23_N0, M10K_X14_Y25_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X26_Y5_N0, M10K_X14_Y6_N0, M10K_X41_Y14_N0, M10K_X26_Y18_N0, M10K_X26_Y20_N0, M10K_X26_Y21_N0, M10K_X26_Y24_N0, M10K_X14_Y22_N0, M10K_X14_Y4_N0, M10K_X14_Y7_N0, M10K_X38_Y28_N0, M10K_X26_Y28_N0, M10K_X38_Y26_N0, M10K_X38_Y22_N0, M10K_X41_Y12_N0, M10K_X49_Y12_N0, M10K_X14_Y14_N0, M10K_X5_Y14_N0, M10K_X5_Y32_N0, M10K_X5_Y34_N0, M10K_X14_Y13_N0, M10K_X14_Y12_N0, M10K_X38_Y23_N0, M10K_X41_Y23_N0, M10K_X14_Y30_N0, M10K_X14_Y33_N0, M10K_X5_Y4_N0, M10K_X5_Y11_N0, M10K_X5_Y12_N0, M10K_X5_Y13_N0, M10K_X14_Y32_N0, M10K_X5_Y33_N0, M10K_X14_Y24_N0, M10K_X14_Y26_N0, M10K_X41_Y28_N0, M10K_X41_Y27_N0, M10K_X41_Y24_N0, M10K_X58_Y12_N0, M10K_X26_Y11_N0, M10K_X5_Y7_N0, M10K_X49_Y11_N0, M10K_X49_Y14_N0, M10K_X5_Y5_N0, M10K_X5_Y6_N0, M10K_X14_Y31_N0, M10K_X14_Y34_N0, M10K_X14_Y5_N0, M10K_X26_Y7_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 10,878 / 289,320 ( 4 % ) ;
; C12 interconnects                           ; 166 / 13,420 ( 1 % )     ;
; C2 interconnects                            ; 2,936 / 119,108 ( 2 % )  ;
; C4 interconnects                            ; 2,056 / 56,300 ( 4 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 233 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 0 / 16 ( 0 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 917 / 84,580 ( 1 % )     ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 371 / 12,676 ( 3 % )     ;
; R14/C12 interconnect drivers                ; 421 / 20,720 ( 2 % )     ;
; R3 interconnects                            ; 4,025 / 130,992 ( 3 % )  ;
; R6 interconnects                            ; 7,797 / 266,960 ( 3 % )  ;
; Spine clocks                                ; 0 / 360 ( 0 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 66           ; 0            ; 66           ; 0            ; 0            ; 71        ; 66           ; 0            ; 71        ; 71        ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 71           ; 5            ; 71           ; 71           ; 0         ; 5            ; 71           ; 0         ; 0         ; 71           ; 19           ; 71           ; 71           ; 71           ; 71           ; 19           ; 71           ; 71           ; 71           ; 71           ; 19           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; iCLK_50             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3675.6            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 2.222             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 2.220             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 2.188             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 2.148             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 2.108             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                         ; 1.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.643             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ; 1.276             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.267             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.223             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.218             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.213             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.207             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.198             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ; 1.196             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; 1.187             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; 1.187             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                   ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.181             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                   ; 1.178             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                   ; 1.178             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.177             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ; 1.158             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                                                                                                                                                          ; 1.148             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                   ; 1.145             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; 1.144             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; 1.144             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                    ; 1.144             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                    ; 1.139             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; 1.139             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                    ; 1.139             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; 1.139             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                    ; 1.139             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.135             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                   ; 1.134             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                   ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                   ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.119             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.105             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.099             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.099             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                    ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                    ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.096             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.094             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                           ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.082             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                          ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                          ; 1.082             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.080             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                     ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.079             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                                                                                                                                                                    ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[57]                                                                                                                                                                                    ; 1.077             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.077             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                    ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                    ; 1.076             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                           ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                           ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.074             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                     ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                     ; 1.072             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                           ; 1.071             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]                                                                                                                                                                                    ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[32]                                                                                                                                                                                    ; 1.067             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                     ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                     ; 1.063             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.061             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                     ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 1.059             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                           ; 1.059             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                          ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 1.053             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                     ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 1.053             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                           ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.053             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                                                                                                                                                                    ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[33]                                                                                                                                                                                    ; 1.050             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                     ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 1.040             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                          ; 1.038             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_address_reg0                                                                                                                                                                     ; 1.036             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_address_reg0                                                                                                                                                                     ; 1.034             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                    ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_address_reg0                                                                                                                                                                     ; 1.026             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                           ; 1.025             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.021             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                          ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                     ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                                                           ; 1.015             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 1.007             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                     ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a93~portb_address_reg0                                                                                                                                                                      ; 1.007             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a108~portb_datain_reg0                                                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                                    ; 1.004             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a108~portb_we_reg                                                                                                                                                                           ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                                    ; 1.004             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a44~portb_datain_reg0                                                                                                                                                                       ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                                    ; 1.004             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a44~portb_we_reg                                                                                                                                                                            ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                                    ; 1.004             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|address_reg_b[0]                                                                                                                                                                                      ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                                                                                                                                                                    ; 1.004             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                     ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a93~portb_address_reg0                                                                                                                                                                      ; 1.002             ;
; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                     ; datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                          ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.991             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.991             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a80~portb_datain_reg0                                                                                                                                                                       ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; 0.989             ;
; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a80~portb_we_reg                                                                                                                                                                            ; datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                    ; 0.989             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "LAB3"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1158
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 968
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1196
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 854
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 930
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1044
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1082
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1234
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 892
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1006
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1120
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a32" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1272
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 56
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a64" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2360
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 56
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 398
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 322
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 360
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 246
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 284
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 664
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 132
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 94
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 208
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 170
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 702
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 740
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 778
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 816
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a61" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2374
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a56" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2184
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a62" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2412
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a53" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2070
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a55" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2146
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a58" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2260
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a59" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2298
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a63" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2450
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a54" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2108
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a57" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2222
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a60" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2336
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a33" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1310
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a65" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2396
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 92
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a34" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1348
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a66" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2432
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 128
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a41" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1614
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a39" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1538
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a40" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1576
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a37" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1462
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a38" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1500
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a48" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1880
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a36" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1424
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a35" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1386
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a49" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1918
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a50" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1956
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a51" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1994
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a52" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 2032
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a67" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2468
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 164
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a42" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1652
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 436
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a68" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2504
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 200
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a43" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1690
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 474
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a69" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2540
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 236
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a44" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1728
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 512
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a70" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2576
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 272
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a45" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1766
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 550
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a71" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2612
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 308
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a46" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1804
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 588
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a72" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2648
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 344
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a47" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 1842
Warning (15400): WYSIWYG primitive "datapath:Datapath0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_1bm1:auto_generated|altsyncram_nrh2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_nrh2.tdf Line: 626
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a73" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2684
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 380
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a74" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2720
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 416
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a75" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2756
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 452
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a76" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2792
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 488
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a77" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2828
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 524
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a78" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2864
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 560
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a79" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2900
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 596
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a80" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2936
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 632
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a81" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2972
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 668
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a82" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3008
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 704
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a83" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3044
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 740
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a84" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3080
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 776
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a85" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3116
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 812
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a86" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3152
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 848
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a87" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3188
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 884
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a88" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3224
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 920
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a89" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3260
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 956
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a90" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3296
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 992
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a91" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3332
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1028
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a92" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3368
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1064
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a93" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3404
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1100
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a94" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3440
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1136
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a95" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3476
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1172
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a96" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3512
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a32" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1208
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a97" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3548
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a33" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1244
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a98" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3584
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a34" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1280
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a99" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3620
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a35" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1316
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a100" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3656
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a36" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1352
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a101" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3692
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a37" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1388
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a102" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3728
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a38" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1424
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a103" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3764
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a39" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1460
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a104" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3800
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a40" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1496
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a105" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3836
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a41" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1532
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a106" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3872
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a42" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1568
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a107" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3908
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a43" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1604
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a108" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3944
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a44" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1640
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a109" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 3980
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a45" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1676
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a110" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4016
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a46" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1712
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a111" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4052
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a47" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1748
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a112" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4088
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a48" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1784
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a113" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4124
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a49" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1820
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a114" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4160
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a50" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1856
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a115" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4196
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a51" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1892
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a116" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4232
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a52" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1928
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a117" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4268
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a53" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 1964
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a118" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4304
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a54" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2000
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a119" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4340
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a55" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2036
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a120" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4376
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a56" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2072
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a121" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4412
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a57" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2108
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a122" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4448
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a58" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2144
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a123" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4484
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a59" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2180
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a124" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4520
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a60" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2216
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a125" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4556
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a61" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2252
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a126" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4592
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a62" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2288
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a127" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 4628
Warning (15400): WYSIWYG primitive "datapath:Datapath0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_0ni1:auto_generated|altsyncram_q7e2:altsyncram1|ram_block3a63" has a port clk0 that is stuck at GND File: C:/Users/Edmundo/Desktop/processador/db/altsyncram_q7e2.tdf Line: 2324
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:20
Warning (335093): The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLKManual was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register datapath:Datapath0|registers:memReg|registers[3][0] is being clocked by CLKManual
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLKSelectAuto is being clocked by KEY[2]
Warning (332060): Node: KEY[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLKManual is being clocked by KEY[3]
Warning (332060): Node: SW[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch OUT_DISP[4] is being clocked by SW[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:22
Info (11888): Total time spent on timing analysis during the Fitter is 9.90 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:23
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Edmundo/Desktop/processador/output_files/LAB3.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 378 warnings
    Info: Peak virtual memory: 6717 megabytes
    Info: Processing ended: Mon Jun 24 02:58:16 2019
    Info: Elapsed time: 00:02:28
    Info: Total CPU time (on all processors): 00:05:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Edmundo/Desktop/processador/output_files/LAB3.fit.smsg.


