#apex_blk_i/c2c/axi_chip2chip_0_aurora8/inst/apex_blk_axi_chip2chip_0_aurora8_1_core_i/gt_wrapper_i/apex_blk_axi_chip2chip_0_aurora8_1_gt_i/inst/gen_gtwizard_gthe4_top.apex_blk_axi_chip2chip_0_aurora8_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPOLARITY
#apex_blk_i/c2c/axi_chip2chip_0_aurora8/inst/apex_blk_axi_chip2chip_0_aurora8_1_core_i/gt_wrapper_i/apex_blk_axi_chip2chip_0_aurora8_1_gt_i/inst/gen_gtwizard_gthe4_top.apex_blk_axi_chip2chip_0_aurora8_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txpolarity_in[0]

#disconnect_net -prune -objects [get_pins design_1_i/chip2chip_0/axi_chip2chip_0_aurora8/inst/design_1_axi_chip2chip_0_aurora8_0_core_i/gt_wrapper_i/design_1_axi_chip2chip_0_aurora8_0_multi_gt_i/gt0_design_1_axi_chip2chip_0_aurora8_0_i/gtpe2_i/TXPOLARITY]
#connect_net -net design_1_i/chip2chip_0/axi_chip2chip_0_aurora8/inst/design_1_axi_chip2chip_0_aurora8_0_core_i/gt_wrapper_i/design_1_axi_chip2chip_0_aurora8_0_multi_gt_i/gt0_design_1_axi_chip2chip_0_aurora8_0_i/<const1> -objects [get_pins design_1_i/chip2chip_0/axi_chip2chip_0_aurora8/inst/design_1_axi_chip2chip_0_aurora8_0_core_i/gt_wrapper_i/design_1_axi_chip2chip_0_aurora8_0_multi_gt_i/gt0_design_1_axi_chip2chip_0_aurora8_0_i/gtpe2_i/TXPOLARITY]
