{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722819217282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722819217285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 04 21:53:37 2024 " "Processing started: Sun Aug 04 21:53:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722819217285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819217285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819217286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722819217468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722819217468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayControlUnit.v(30) " "Verilog HDL information at DisplayControlUnit.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722819223700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphorecontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphorecontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemaphoreControlUnit " "Found entity 1: SemaphoreControlUnit" {  } { { "SemaphoreControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/SemaphoreControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file timermultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerMultiplexer " "Found entity 1: TimerMultiplexer" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223706 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref Timer.v(2) " "Verilog HDL Declaration warning at Timer.v(2): \"ref\" is SystemVerilog-2005 keyword" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1722819223706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722819223706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722819223709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722819223727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit DisplayControlUnit:inst " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"DisplayControlUnit:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/test.bdf" { { 592 560 816 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722819223736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DisplayControlUnit.v(245) " "Verilog HDL assignment warning at DisplayControlUnit.v(245): truncated value with size 32 to match size of target (7)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 DisplayControlUnit.v(251) " "Verilog HDL assignment warning at DisplayControlUnit.v(251): truncated value with size 8 to match size of target (7)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState DisplayControlUnit.v(175) " "Verilog HDL Always Construct warning at DisplayControlUnit.v(175): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char_index DisplayControlUnit.v(175) " "Verilog HDL Always Construct warning at DisplayControlUnit.v(175): inferring latch(es) for variable \"char_index\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address DisplayControlUnit.v(175) " "Verilog HDL Always Construct warning at DisplayControlUnit.v(175): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[0\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[1\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[2\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[3\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[4\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[5\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[6\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223739 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] DisplayControlUnit.v(175) " "Inferred latch for \"address\[7\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[0\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[0\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[1\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[1\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[2\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[2\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[3\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[3\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[4\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[4\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[5\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[5\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_index\[6\] DisplayControlUnit.v(175) " "Inferred latch for \"char_index\[6\]\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.WriteChar DisplayControlUnit.v(175) " "Inferred latch for \"NextState.WriteChar\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.SetAddress DisplayControlUnit.v(175) " "Inferred latch for \"NextState.SetAddress\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.EntryMode DisplayControlUnit.v(175) " "Inferred latch for \"NextState.EntryMode\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.DisplayControl DisplayControlUnit.v(175) " "Inferred latch for \"NextState.DisplayControl\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.ClearDisplay DisplayControlUnit.v(175) " "Inferred latch for \"NextState.ClearDisplay\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.FS4 DisplayControlUnit.v(175) " "Inferred latch for \"NextState.FS4\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.FS3 DisplayControlUnit.v(175) " "Inferred latch for \"NextState.FS3\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.FS2 DisplayControlUnit.v(175) " "Inferred latch for \"NextState.FS2\" at DisplayControlUnit.v(175)" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819223740 "|DisplayControlUnit"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS2_1685 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS2_1685\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS3_1672 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS3_1672\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS4_1659 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS4_1659\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.ClearDisplay_1646 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.ClearDisplay_1646\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.DisplayControl_1633 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.DisplayControl_1633\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.EntryMode_1620 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.EntryMode_1620\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.WriteChar_1597 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.WriteChar_1597\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.WriteChar_1597 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.WriteChar_1597\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.ClearDisplay_1646 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.ClearDisplay_1646\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.DisplayControl_1633 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.DisplayControl_1633\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.EntryMode_1620 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.EntryMode_1620\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS3_1672 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS3_1672\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS4_1659 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS4_1659\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayControlUnit:inst\|NextState.FS2_1685 " "LATCH primitive \"DisplayControlUnit:inst\|NextState.FS2_1685\" is permanently enabled" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1722819223885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[1\] " "Latch DisplayControlUnit:inst\|char_index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[0\] " "Latch DisplayControlUnit:inst\|char_index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[3\] " "Latch DisplayControlUnit:inst\|char_index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[4\] " "Latch DisplayControlUnit:inst\|char_index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[2\] " "Latch DisplayControlUnit:inst\|char_index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[6\] " "Latch DisplayControlUnit:inst\|char_index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayControlUnit:inst\|char_index\[5\] " "Latch DisplayControlUnit:inst\|char_index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DisplayControlUnit:inst\|PresentState.WriteChar " "Ports D and ENA on the latch are fed by the same signal DisplayControlUnit:inst\|PresentState.WriteChar" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 161 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722819224025 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 175 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722819224025 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/test.bdf" { { 632 816 992 648 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722819224045 "|test|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722819224045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722819224090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722819224445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819224467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722819224529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722819224529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722819224556 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722819224556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722819224556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722819224556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722819224568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 04 21:53:44 2024 " "Processing ended: Sun Aug 04 21:53:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722819224568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722819224568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722819224568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722819224568 ""}
