// Seed: 3849983124
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    input wand id_13
);
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_3
  );
  assign id_0 = 1 & 1 & id_3 & id_1;
  logic [7:0] id_6, id_7;
  integer id_8 (
      .id_0(1'b0),
      .id_1(1)
  );
  final $display;
  assign id_6[1===1'b0] = id_1;
  xor primCall (id_0, id_3, id_2, id_1, id_5);
endmodule
