$date
	Sun Mar 11 14:10:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$scope module t_arbiter_test $end
$var wire 2 ! d_l [1:0] $end
$var wire 2 " d_r [1:0] $end
$var wire 2 # d_u [1:0] $end
$var reg 2 $ sel_l [1:0] $end
$var reg 2 % sel_r [1:0] $end
$var reg 2 & sel_u [1:0] $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#120000
b1 #
#140000
b10 #
#160000
b11 #
#180000
b10 $
b1 "
b0 #
#200000
b1 #
#220000
b10 #
#240000
b11 #
#260000
b10 %
b0 $
b10 "
b0 #
#280000
b1 #
#300000
b10 #
#320000
b11 #
#340000
b0 %
b11 "
b0 #
#360000
b1 #
#380000
b10 #
#400000
b11 #
#420000
b1 $
b1 !
b0 "
b0 #
#440000
b1 #
#460000
b10 #
#480000
b11 #
#500000
b10 %
b1 $
b1 "
b0 #
#520000
b1 #
#540000
b10 #
#560000
b11 #
#580000
b10 %
b1 $
b10 "
b0 #
#600000
b1 #
#620000
b10 #
#640000
b11 #
#660000
b0 %
b1 $
b11 "
b0 #
#680000
b1 #
#700000
b10 #
#720000
b11 #
#740000
b1 %
b0 $
b10 !
b0 "
b0 #
#760000
b1 #
#780000
b10 #
#800000
b11 #
#820000
b10 $
b1 %
b1 "
b0 #
#840000
b1 #
#860000
b10 #
#880000
b11 #
#900000
b10 %
b1 $
b10 "
b0 #
#920000
b1 #
#940000
b10 #
#960000
b11 #
#980000
b1 %
b0 $
b11 "
b0 #
#1000000
b1 #
#1020000
b10 #
#1040000
b11 #
#1060000
b0 %
b11 !
b0 "
b0 #
#1080000
b1 #
#1100000
b10 #
#1120000
b11 #
#1140000
b10 $
b1 "
b0 #
#1160000
b1 #
#1180000
b10 #
#1200000
b11 #
#1220000
b10 %
b0 $
b10 "
b0 #
#1240000
b1 #
#1260000
b10 #
#1280000
b11 #
#1300000
b0 %
b11 "
b0 #
#1320000
b1 #
#1340000
b10 #
#1360000
b11 #
#1380000
b0 !
b0 "
b0 #
#1385000
