FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$10H116$I28$A";
2"CLOCK100_OUTH\I";
3"CLOCK100_OUTL\I";
4"CLOCK200_OUTL\I";
5"EXTTRIG<15..0>\I";
6"TELLIE_DELAY_IN\I";
7"UN$1$10H116$I28$B";
8"UN$1$10H116$I27$A";
9"CLOCK200_OUTH\I";
10"TELLIE_DELAY_OUT\I";
11"SMELLIE_DELAY_IN\I";
12"SMELLIE_DELAY_OUT\I";
13"SMELLIE_PULSE_OUT\I";
14"UN$1$10H116$I27$B";
15"TUB_CLK_IN\I";
16"UN$1$10H103$I2$D2";
17"VTT\G";
18"UN$1$10H103$I2$D1";
19"TELLIE_PULSE_OUT\I";
20"RAWTRIGS<3..0>\I";
21"TUBII_RT\I";
22"GND\g";
23"GND\g";
24"GND\g";
%"GND"
"1","(-350,4475)","0","misc","I10";
;
CDS_LIB"misc"
BODY_TYPE"PLUMBING"
HDL_POWER"GND";
"G\NAC"24;
%"RSMD0805"
"1","(50,3825)","1","resistors","I11";
;
$LOCATION"R9"
CDS_LOCATION"R9"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"8;
%"RSMD0805"
"1","(-100,3825)","1","resistors","I12";
;
$LOCATION"R8"
CDS_LOCATION"R8"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"1;
%"RSMD0805"
"1","(-250,3825)","1","resistors","I13";
;
$LOCATION"R7"
CDS_LOCATION"R7"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"7;
%"TESTPOINT_L"
"1","(-500,4700)","2","misc","I14";
;
$LOCATION"TP22"
CDS_LOCATION"TP22"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"8;
%"TESTPOINT_L"
"1","(-500,4550)","2","misc","I15";
;
$LOCATION"TP23"
CDS_LOCATION"TP23"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"24;
%"TESTPOINT_L"
"1","(-500,4250)","2","misc","I16";
;
$LOCATION"TP24"
CDS_LOCATION"TP24"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"TESTPOINT_L"
"1","(-500,4150)","2","misc","I17";
;
$LOCATION"TP25"
CDS_LOCATION"TP25"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"7;
%"TESTPOINT_L"
"1","(1725,3425)","0","misc","I18";
;
$LOCATION"TP27"
CDS_LOCATION"TP27"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"9;
%"TESTPOINT_L"
"1","(1725,3300)","0","misc","I19";
;
$LOCATION"TP28"
CDS_LOCATION"TP28"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"4;
%"10H103"
"1","(900,4550)","0","ecl","I2";
;
$LOCATION"U37"
CDS_LOCATION"U37"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"PLCC"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"ecl";
"D2"
$PN"7"16;
"D1"
$PN"5"18;
"Q"
$PN"3"15;
%"LATCHEXTTRIG"
"1","(325,1925)","0","tubii_lib","I20";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXTTRIG<15..0>"
VHDL_MODE"OUT"5;
%"TUBII_TRIGGERS"
"1","(525,1175)","2","tubii_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"RAWTRIGS<0..3>"
VHDL_VECTOR_TYPE"std_logic_vector"
VHDL_MODE"inout"20;
"TUBII_RT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"inout"21;
%"ELLIE"
"1","(-2600,3375)","0","tubii_lib","I22";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SMELLIE_DELAY_IN"11;
"SMELLIE_DELAY_OUT"12;
"SMELLIE_PULSE_OUT"13;
"TELLIE_PULSE_OUT"19;
"TELLIE_DELAY_OUT"10;
"TELLIE_DELAY_IN"6;
%"TESTPOINT_L"
"1","(-600,4200)","0","misc","I23";
;
$LOCATION"TP21"
CDS_LOCATION"TP21"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"23;
%"GND"
"1","(-750,4075)","0","misc","I24";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"23;
%"TESTPOINT_L"
"1","(1725,3100)","0","misc","I25";
;
$LOCATION"TP29"
CDS_LOCATION"TP29"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(1725,2975)","0","misc","I26";
;
$LOCATION"TP30"
CDS_LOCATION"TP30"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"3;
%"10H116"
"1","(350,4650)","0","ecl","I27";
;
$LOCATION"U4"
CDS_LOCATION"U4"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"PLCC"
SECTION"1\PARAMETER"
CDS_LMAN_SYM_OUTLINE"-125,100,50,-100"
CDS_LIB"ecl";
"V"
$PN"14"14;
"Y<SIZE-1..0>* \B"
$PN"18"0;
"Y<SIZE-1..0>"
$PN"19"18;
"B<SIZE-1..0>* \B"
$PN"15"14;
"A<SIZE-1..0>"
$PN"17"8;
%"10H116"
"1","(300,4200)","0","ecl","I28";
;
$LOCATION"U4"
CDS_LOCATION"U4"
$SEC"2"
CDS_SEC"2"
PACK_TYPE"PLCC"
SECTION"1\PARAMETER"
CDS_LMAN_SYM_OUTLINE"-125,100,50,-100"
CDS_LIB"ecl";
"V"
$PN"14"14;
"Y<SIZE-1..0>* \B"
$PN"8"0;
"Y<SIZE-1..0>"
$PN"9"16;
"B<SIZE-1..0>* \B"
$PN"12"7;
"A<SIZE-1..0>"
$PN"13"1;
%"GND"
"1","(-250,4400)","0","misc","I29";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"22;
%"RSMD0805"
"1","(1250,3875)","1","resistors","I3";
;
$LOCATION"R13"
CDS_LOCATION"R13"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"15;
%"TESTPOINT_L"
"1","(1625,4350)","0","misc","I30";
;
$LOCATION"TP26"
CDS_LOCATION"TP26"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"15;
%"RSMD0805"
"1","(600,3825)","1","resistors","I5";
;
$LOCATION"R11"
CDS_LOCATION"R11"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(475,3825)","1","resistors","I6";
;
$LOCATION"R10"
CDS_LOCATION"R10"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"16;
%"CSMD0805"
"1","(-75,4500)","0","capacitors","I9";
;
$LOCATION"C1"
CDS_LOCATION"C1"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"22;
END.
