#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Feb 08 10:34:44 2020
# Process ID: 10800
# Current directory: C:/Users/VLSI/Desktop/N150194/LUT4_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1240 C:\Users\VLSI\Desktop\N150194\LUT4_da\LUT4_da.xpr
# Log file: C:/Users/VLSI/Desktop/N150194/LUT4_da/vivado.log
# Journal file: C:/Users/VLSI/Desktop/N150194/LUT4_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VLSI/Desktop/N150194/LUT4_da/LUT4_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 792.320 ; gain = 157.129
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file_early.xdc]
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file_early.xdc]
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/VLSI/Desktop/N150194/LUT4_da/LUT4_da.runs/impl_1/.Xil/Vivado-10356-DESKTOP-D8OTC32/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1492.438 ; gain = 479.551
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1498.277 ; gain = 5.820
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1498.277 ; gain = 5.820
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1593.141 ; gain = 797.660
report_power -name {power_1}
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1623.758 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb 08 10:41:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT4_da/LUT4_da.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1623.758 ; gain = 0.000
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT4_da/LUT4_da.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 10:47:02 2020...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1692.820 ; gain = 0.000
create_project LUT4_obc C:/Users/VLSI/Desktop/N150194/LUT4_obc -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
file mkdir C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new
close [ open C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v w ]
add_files C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v w ]
add_files C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'complex_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
"xvlog -m64 --relax -prj complex_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7f018bc1694d45fcbd7c315d76cd0c81 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_multiplier_behav xil_defaultlib.complex_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obc
Compiling module xil_defaultlib.complex_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_multiplier_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/xsim.dir/complex_multiplier_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 11:09:07 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1692.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "complex_multiplier_behav -key {Behavioral:sim_1:Functional:complex_multiplier} -tclbatch {complex_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source complex_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1692.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'complex_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1692.820 ; gain = 0.000
add_force {/complex_multiplier/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/complex_multiplier/xre1} -radix hex {c0 0ns}
add_force {/complex_multiplier/xre2} -radix hex {20 0ns}
add_force {/complex_multiplier/xre3} -radix hex {40 0ns}
add_force {/complex_multiplier/xre4} -radix hex {60 0ns}
add_force {/complex_multiplier/xim1} -radix hex {20 0ns}
add_force {/complex_multiplier/xim2} -radix hex {40 0ns}
add_force {/complex_multiplier/xim3} -radix hex {20 0ns}
add_force {/complex_multiplier/xim4} -radix hex {60 0ns}
add_force {/complex_multiplier/are1} -radix hex {02800000 0ns}
add_force {/complex_multiplier/are2} -radix hex {fb800000 0ns}
add_force {/complex_multiplier/are3} -radix hex {04000000 0ns}
add_force {/complex_multiplier/are4} -radix hex {04000000 0ns}
add_force {/complex_multiplier/aim1} -radix hex {08000000 0ns}
add_force {/complex_multiplier/aim2} -radix hex {02800000 0ns}
add_force {/complex_multiplier/aim3} -radix hex {01000000 0ns}
add_force {/complex_multiplier/aim4} -radix hex {fe000000 0ns}
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.820 ; gain = 0.000
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list CONFIG.C_NUM_PROBE_IN {2} CONFIG.C_NUM_PROBE_OUT {16} CONFIG.C_PROBE_IN0_WIDTH {32} CONFIG.C_PROBE_IN1_WIDTH {32} CONFIG.C_PROBE_OUT0_WIDTH {8} CONFIG.C_PROBE_OUT1_WIDTH {8} CONFIG.C_PROBE_OUT2_WIDTH {8} CONFIG.C_PROBE_OUT3_WIDTH {8} CONFIG.C_PROBE_OUT4_WIDTH {8} CONFIG.C_PROBE_OUT5_WIDTH {8} CONFIG.C_PROBE_OUT6_WIDTH {8} CONFIG.C_PROBE_OUT7_WIDTH {8} CONFIG.C_PROBE_OUT8_WIDTH {32} CONFIG.C_PROBE_OUT9_WIDTH {32} CONFIG.C_PROBE_OUT10_WIDTH {32} CONFIG.C_PROBE_OUT11_WIDTH {32} CONFIG.C_PROBE_OUT12_WIDTH {32} CONFIG.C_PROBE_OUT13_WIDTH {32} CONFIG.C_PROBE_OUT14_WIDTH {32} CONFIG.C_PROBE_OUT15_WIDTH {32}] [get_ips vio_0]
generate_target {instantiation_template} [get_files c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
export_ip_user_files -of_objects [get_files c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_run -jobs 2 vio_0_synth_1
[Sat Feb 08 11:19:20 2020] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.runs/vio_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1692.820 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.ip_user_files -ipstatic_source_dir C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.ip_user_files/ipstatic -force -quiet
close [ open C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v w ]
add_files C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/complex_multiplier_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vio_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
"xvlog -m64 --relax -prj vio_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7f018bc1694d45fcbd7c315d76cd0c81 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vio_file_behav xil_defaultlib.vio_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.obc
Compiling module xil_defaultlib.complex_multiplier
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.vio_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot vio_file_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav/xsim.dir/vio_file_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 11:25:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1692.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vio_file_behav -key {Behavioral:sim_1:Functional:vio_file} -tclbatch {vio_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source vio_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1692.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vio_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1692.820 ; gain = 0.000
add_force {/vio_file/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/vio_file/xre1} -radix hex {c0 0ns}
add_force {/vio_file/xre2} -radix hex {20 0ns}
add_force {/vio_file/xre3} -radix hex {40 0ns}
add_force {/vio_file/xre4} -radix hex {60 0ns}
add_force {/vio_file/xim1} -radix hex {20 0ns}
add_force {/vio_file/xim2} -radix hex {40 0ns}
add_force {/vio_file/xim3} -radix hex {20 0ns}
add_force {/vio_file/xim4} -radix hex {60 0ns}
add_force {/vio_file/are1} -radix hex {02800000 0ns}
add_force {/vio_file/are2} -radix hex {fb800000 0ns}
add_force {/vio_file/are3} -radix hex {04000000 0ns}
add_force {/vio_file/are4} -radix hex {04000000 0ns}
add_force {/vio_file/aim1} -radix hex {08000000 0ns}
add_force {/vio_file/aim2} -radix hex {02800000 0ns}
add_force {/vio_file/aim3} -radix hex {01000000 0ns}
add_force {/vio_file/aim4} -radix hex {fe000000 0ns}
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.820 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vio_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:48 ; elapsed = 00:56:03 . Memory (MB): peak = 1692.820 ; gain = 1486.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vio_file' [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v:23]
INFO: [Synth 8-638] synthesizing module 'complex_multiplier' [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'obc' [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v:23]
INFO: [Synth 8-256] done synthesizing module 'obc' (1#1) [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/obc.v:23]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier' (2#1) [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/compiex_multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (3#1) [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_file' (4#1) [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:49 ; elapsed = 00:56:04 . Memory (MB): peak = 1692.820 ; gain = 1486.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:49 ; elapsed = 00:56:04 . Memory (MB): peak = 1692.820 ; gain = 1486.160
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'complex_multiplier'
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'complex_multiplier'
Finished Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'complex_multiplier'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:53 ; elapsed = 00:56:08 . Memory (MB): peak = 1805.500 ; gain = 1598.840
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1805.500 ; gain = 112.680
place_ports clk E3
set_property IOSTANDARD LVCMOS25 [get_ports [list clk]]
file mkdir C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new
close [ open C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new/lut4_obc.xdc w ]
add_files -fileset constrs_1 C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new/lut4_obc.xdc
set_property target_constrs_file C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new/lut4_obc.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v" into library work [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/new/vio_file.v:1]
[Sat Feb 08 11:33:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1805.500 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'complex_multiplier'
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'complex_multiplier'
Finished Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'complex_multiplier'
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new/lut4_obc.xdc]
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/constrs_1/new/lut4_obc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.102 ; gain = 92.602
report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.547 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 2015.547 ; gain = 0.000
[Sat Feb 08 11:38:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 2015.547 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file_early.xdc]
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file_early.xdc]
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.runs/impl_1/.Xil/Vivado-12332-DESKTOP-D8OTC32/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/dcp/vio_file.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2141.355 ; gain = 3.441
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2141.355 ; gain = 3.441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.867 ; gain = 195.320
report_power -name {power_1}
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2214.320 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb 08 11:49:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:00 . Memory (MB): peak = 2252.535 ; gain = 7.539
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2252.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2252.535 ; gain = 0.000
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT4_obc/LUT4_obc.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 11:56:12 2020...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2252.535 ; gain = 0.000
create_project LUT2_da C:/Users/VLSI/Desktop/N150194/LUT2_da -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
file mkdir C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new
close [ open C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v w ]
add_files C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vm_2lut' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
"xvlog -m64 --relax -prj vm_2lut_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_2lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 41f0e9ac94ed46ec9428bd5c62e87377 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vm_2lut_behav xil_defaultlib.vm_2lut xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vm_2lut
Compiling module xil_defaultlib.glbl
Built simulation snapshot vm_2lut_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/xsim.dir/vm_2lut_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 12:04:14 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2252.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vm_2lut_behav -key {Behavioral:sim_1:Functional:vm_2lut} -tclbatch {vm_2lut.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source vm_2lut.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2252.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vm_2lut_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 2252.535 ; gain = 0.000
add_force {/vm_2lut/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/vm_2lut/xr1} -radix hex {c0 0ns}
add_force {/vm_2lut/xr2} -radix hex {20 0ns}
add_force {/vm_2lut/xr3} -radix hex {40 0ns}
add_force {/vm_2lut/xr4} -radix hex {60 0ns}
add_force {/vm_2lut/xi1} -radix hex {20 0ns}
add_force {/vm_2lut/xi2} -radix hex {40 0ns}
add_force {/vm_2lut/xi3} -radix hex {20 0ns}
add_force {/vm_2lut/xi4} -radix hex {60 0ns}
add_force {/vm_2lut/ar1} -radix hex {02800000 0ns}
add_force {/vm_2lut/ar2} -radix hex {fb800000 0ns}
add_force {/vm_2lut/ar3} -radix hex {04000000 0ns}
add_force {/vm_2lut/ar4} -radix hex {04000000 0ns}
add_force {/vm_2lut/ai1} -radix hex {08000000 0ns}
add_force {/vm_2lut/ai2} -radix hex {02800000 0ns}
add_force {/vm_2lut/ai3} -radix hex {01000000 0ns}
add_force {/vm_2lut/ai4} -radix hex {fe000000 0ns}
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.535 ; gain = 0.000
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list CONFIG.C_NUM_PROBE_IN {2} CONFIG.C_NUM_PROBE_OUT {16} CONFIG.C_PROBE_IN0_WIDTH {32} CONFIG.C_PROBE_IN1_WIDTH {32} CONFIG.C_PROBE_OUT0_WIDTH {8} CONFIG.C_PROBE_OUT1_WIDTH {8} CONFIG.C_PROBE_OUT2_WIDTH {8} CONFIG.C_PROBE_OUT3_WIDTH {8} CONFIG.C_PROBE_OUT4_WIDTH {8} CONFIG.C_PROBE_OUT5_WIDTH {8} CONFIG.C_PROBE_OUT6_WIDTH {8} CONFIG.C_PROBE_OUT7_WIDTH {8} CONFIG.C_PROBE_OUT8_WIDTH {32} CONFIG.C_PROBE_OUT9_WIDTH {32} CONFIG.C_PROBE_OUT10_WIDTH {32} CONFIG.C_PROBE_OUT11_WIDTH {32} CONFIG.C_PROBE_OUT12_WIDTH {32} CONFIG.C_PROBE_OUT13_WIDTH {32} CONFIG.C_PROBE_OUT14_WIDTH {32} CONFIG.C_PROBE_OUT15_WIDTH {32}] [get_ips vio_0]
generate_target {instantiation_template} [get_files c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
export_ip_user_files -of_objects [get_files c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_run -jobs 2 vio_0_synth_1
[Sat Feb 08 12:16:18 2020] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.runs/vio_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 2252.535 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xci] -directory C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.ip_user_files -ipstatic_source_dir C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.ip_user_files/ipstatic -force -quiet
close [ open C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v w ]
add_files C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/vm_2lut_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vio_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
"xvlog -m64 --relax -prj vio_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_2lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 41f0e9ac94ed46ec9428bd5c62e87377 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vio_file_behav xil_defaultlib.vio_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vm_2lut
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.vio_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot vio_file_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav/xsim.dir/vio_file_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 08 12:23:37 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2252.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vio_file_behav -key {Behavioral:sim_1:Functional:vio_file} -tclbatch {vio_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source vio_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2252.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vio_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2252.535 ; gain = 0.000
add_force {/vio_file/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/vio_file/xr1} -radix hex {c0 0ns}
add_force {/vio_file/xr2} -radix hex {20 0ns}
add_force {/vio_file/xr3} -radix hex {40 0ns}
add_force {/vio_file/xr4} -radix hex {60 0ns}
add_force {/vio_file/xr4} -radix hex {20 0ns}
add_force {/vio_file/xi2} -radix hex {40 0ns}
add_force {/vio_file/xi3} -radix hex {20 0ns}
add_force {/vio_file/xi4} -radix hex {60 0ns}
add_force {/vio_file/ar1} -radix hex {02800000 0ns}
add_force {/vio_file/ar2} -radix hex {fb800000 0ns}
add_force {/vio_file/ar3} -radix hex {04000000 0ns}
add_force {/vio_file/ar4} -radix hex {04000000 0ns}
add_force {/vio_file/ai1} -radix hex {08000000 0ns}
add_force {/vio_file/ai2} -radix hex {02800000 0ns}
add_force {/vio_file/ai1} -radix hex {08000000 0ns}
add_force {/vio_file/ai3} -radix hex {01000000 0ns}
add_force {/vio_file/ai4} -radix hex {fe000000 0ns}
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2252.535 ; gain = 0.000
add_force {/vio_file/xi1} -radix hex {20 0ns}
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2252.535 ; gain = 0.000
add_force {/vio_file/xr4} -radix hex {60 0ns}
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.535 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: vio_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:11 ; elapsed = 01:55:50 . Memory (MB): peak = 2252.535 ; gain = 2045.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vio_file' [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v:23]
INFO: [Synth 8-638] synthesizing module 'vm_2lut' [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v:23]
INFO: [Synth 8-256] done synthesizing module 'vm_2lut' (1#1) [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vm_2lut.v:23]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (2#1) [C:/Users/VLSI/Desktop/N150194/LUT4_da/.Xil/Vivado-10800-DESKTOP-D8OTC32/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_file' (3#1) [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:12 ; elapsed = 01:55:51 . Memory (MB): peak = 2252.535 ; gain = 2045.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:12 ; elapsed = 01:55:51 . Memory (MB): peak = 2252.535 ; gain = 2045.875
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vm_2lut'
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vm_2lut'
Finished Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vm_2lut'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:09:15 ; elapsed = 01:55:54 . Memory (MB): peak = 2252.535 ; gain = 2045.875
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2252.535 ; gain = 0.000
place_ports clk E3
set_property IOSTANDARD LVCMOS25 [get_ports [list clk]]
file mkdir C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new
close [ open C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new/lut2_da.xdc w ]
add_files -fileset constrs_1 C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new/lut2_da.xdc
set_property target_constrs_file C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new/lut2_da.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v" into library work [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/new/vio_file.v:1]
[Sat Feb 08 12:33:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:00 . Memory (MB): peak = 2252.535 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vm_2lut'
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vm_2lut'
Finished Parsing XDC File [c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vm_2lut'
Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new/lut2_da.xdc]
Finished Parsing XDC File [C:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/constrs_1/new/lut2_da.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/VLSI/Desktop/N150194/LUT2_da/LUT2_da.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

                                                                                                                                                                                                                                                                                    