{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 10:49:44 2009 " "Info: Processing started: Fri May 22 10:49:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Automation_Control_Module -c Automation_Control_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Automation_Control_Module -c Automation_Control_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10 " "Info: Assuming node \"Clk_10\" is an undefined clock" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50_k " "Info: Assuming node \"Clk_50_k\" is an undefined clock" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50_k" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10 register register lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\] inst2 250.0 MHz Internal " "Info: Clock \"Clk_10\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\]\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.132 ns + Longest register register " "Info: + Longest register to register delay is 2.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X4_Y26_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y26_N13; Fanout = 3; REG Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 56 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.498 ns) 0.898 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X4_Y26_N12 2 " "Info: 2: + IC(0.400 ns) + CELL(0.498 ns) = 0.898 ns; Loc. = LCCOMB_X4_Y26_N12; Fanout = 2; COMB Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.964 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X4_Y26_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.964 ns; Loc. = LCCOMB_X4_Y26_N14; Fanout = 2; COMB Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.030 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X4_Y26_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.030 ns; Loc. = LCCOMB_X4_Y26_N16; Fanout = 2; COMB Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.096 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X4_Y26_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.096 ns; Loc. = LCCOMB_X4_Y26_N18; Fanout = 1; COMB Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 1.632 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita3~2 6 COMB LCCOMB_X4_Y26_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.536 ns) = 1.632 ns; Loc. = LCCOMB_X4_Y26_N20; Fanout = 2; COMB Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_comb_bita3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.155 ns) 2.028 ns inst2~45 7 COMB LCCOMB_X4_Y26_N0 1 " "Info: 7: + IC(0.241 ns) + CELL(0.155 ns) = 2.028 ns; Loc. = LCCOMB_X4_Y26_N0; Fanout = 1; COMB Node = 'inst2~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 inst2~45 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.132 ns inst2 8 REG FF_X4_Y26_N1 12 " "Info: 8: + IC(0.000 ns) + CELL(0.104 ns) = 2.132 ns; Loc. = FF_X4_Y26_N1; Fanout = 12; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst2~45 inst2 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 69.93 % ) " "Info: Total cell delay = 1.491 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.641 ns ( 30.07 % ) " "Info: Total interconnect delay = 0.641 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 inst2~45 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.132 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 {} inst2~45 {} inst2 {} } { 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.241ns 0.000ns } { 0.000ns 0.498ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.613 ns) 2.838 ns inst2 4 REG FF_X4_Y26_N1 12 " "Info: 4: + IC(1.147 ns) + CELL(0.613 ns) = 2.838 ns; Loc. = FF_X4_Y26_N1; Fanout = 12; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.45 % ) " "Info: Total cell delay = 1.517 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst2 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.838 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.613 ns) 2.838 ns lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X4_Y26_N13 3 " "Info: 4: + IC(1.147 ns) + CELL(0.613 ns) = 2.838 ns; Loc. = FF_X4_Y26_N13; Fanout = 3; REG Node = 'lpm_counter20:inst\|lpm_counter:lpm_counter_component\|cntr_jll:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Clk_10~inputclkctrl lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 56 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.45 % ) " "Info: Total cell delay = 1.517 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst2 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_jll.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_jll.tdf" 56 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 inst2~45 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.132 ns" { lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita0~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita1~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita2~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~COUT {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_comb_bita3~2 {} inst2~45 {} inst2 {} } { 0.000ns 0.400ns 0.000ns 0.000ns 0.000ns 0.000ns 0.241ns 0.000ns } { 0.000ns 0.498ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.104ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst2 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_jll:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_50_k register register lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\] lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\] 250.0 MHz Internal " "Info: Clock \"Clk_50_k\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.379 ns + Longest register register " "Info: + Longest register to register delay is 3.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X3_Y26_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X3_Y26_N5; Fanout = 3; REG Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.509 ns) 0.898 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X3_Y26_N4 2 " "Info: 2: + IC(0.389 ns) + CELL(0.509 ns) = 0.898 ns; Loc. = LCCOMB_X3_Y26_N4; Fanout = 2; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.964 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X3_Y26_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.964 ns; Loc. = LCCOMB_X3_Y26_N6; Fanout = 2; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.030 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X3_Y26_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.030 ns; Loc. = LCCOMB_X3_Y26_N8; Fanout = 2; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.096 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X3_Y26_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.096 ns; Loc. = LCCOMB_X3_Y26_N10; Fanout = 1; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 1.632 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita3~2 6 COMB LCCOMB_X3_Y26_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.536 ns) = 1.632 ns; Loc. = LCCOMB_X3_Y26_N12; Fanout = 2; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_comb_bita3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.155 ns) 2.202 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\]~6 7 COMB LCCOMB_X4_Y26_N22 4 " "Info: 7: + IC(0.415 ns) + CELL(0.155 ns) = 2.202 ns; Loc. = LCCOMB_X4_Y26_N22; Fanout = 4; COMB Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\]~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.716 ns) 3.379 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\] 8 REG FF_X3_Y26_N11 3 " "Info: 8: + IC(0.461 ns) + CELL(0.716 ns) = 3.379 ns; Loc. = FF_X3_Y26_N11; Fanout = 3; REG Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 62.56 % ) " "Info: Total cell delay = 2.114 ns ( 62.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 37.44 % ) " "Info: Total interconnect delay = 1.265 ns ( 37.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 0.461ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.716ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_k destination 2.839 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50_k\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_k 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_50_k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_k } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_k~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_50_k~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_k Clk_50_k~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_k~inputclkctrl 3 COMB CLKCTRL_G2 12 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clk_50_k~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_k~input Clk_50_k~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\] 4 REG FF_X3_Y26_N11 3 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X3_Y26_N11; Fanout = 3; REG Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_k source 2.839 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50_k\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_k 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_50_k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_k } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_k~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_50_k~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_k Clk_50_k~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_k~inputclkctrl 3 COMB CLKCTRL_G2 12 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clk_50_k~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_k~input Clk_50_k~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 728 -8 160 744 "Clk_50_k" "" } { 776 352 400 792 "Clk_50_k" "" } { 992 376 424 1008 "Clk_50_k" "" } { 968 120 200 984 "Clk_50_k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X3_Y26_N5 3 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X3_Y26_N5; Fanout = 3; REG Node = 'lpm_counter28:inst11\|lpm_counter:lpm_counter_component\|cntr_o3l:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita0~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita1~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita2~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~COUT {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_comb_bita3~2 {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3]~6 {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.415ns 0.461ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.716ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_50_k Clk_50_k~input Clk_50_k~inputclkctrl lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_50_k {} Clk_50_k~input {} Clk_50_k~inputclkctrl {} lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_o3l:auto_generated|counter_reg_bit[3] {} } {  } {  } "" } } { "db/cntr_o3l.tdf" "" { Text "C:/altera/81/qdesigns/Main_05_22/Main/db/cntr_o3l.tdf" 57 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst35 Line_End_In Clk_10 2.002 ns register " "Info: tsu for register \"inst35\" (data pin = \"Line_End_In\", clock pin = \"Clk_10\") is 2.002 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.858 ns + Longest pin register " "Info: + Longest pin to register delay is 4.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line_End_In 1 PIN PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'Line_End_In'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line_End_In } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 312 16 184 328 "Line_End_In" "" } { 648 584 656 664 "Line_End_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Line_End_In~input 2 COMB IOIBUF_X0_Y23_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y23_N22; Fanout = 2; COMB Node = 'Line_End_In~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Line_End_In Line_End_In~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 312 16 184 328 "Line_End_In" "" } { 648 584 656 664 "Line_End_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.595 ns) + CELL(0.285 ns) 4.754 ns inst40 3 COMB LCCOMB_X4_Y26_N30 1 " "Info: 3: + IC(3.595 ns) + CELL(0.285 ns) = 4.754 ns; Loc. = LCCOMB_X4_Y26_N30; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { Line_End_In~input inst40 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 288 240 304 336 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 4.858 ns inst35 4 REG FF_X4_Y26_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 4.858 ns; Loc. = FF_X4_Y26_N31; Fanout = 2; REG Node = 'inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst40 inst35 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 288 336 400 368 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 26.00 % ) " "Info: Total cell delay = 1.263 ns ( 26.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.595 ns ( 74.00 % ) " "Info: Total interconnect delay = 3.595 ns ( 74.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { Line_End_In Line_End_In~input inst40 inst35 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { Line_End_In {} Line_End_In~input {} inst40 {} inst35 {} } { 0.000ns 0.000ns 3.595ns 0.000ns } { 0.000ns 0.874ns 0.285ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 288 336 400 368 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.838 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_10\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.613 ns) 2.838 ns inst35 4 REG FF_X4_Y26_N31 2 " "Info: 4: + IC(1.147 ns) + CELL(0.613 ns) = 2.838 ns; Loc. = FF_X4_Y26_N31; Fanout = 2; REG Node = 'inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 288 336 400 368 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.45 % ) " "Info: Total cell delay = 1.517 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst35 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { Line_End_In Line_End_In~input inst40 inst35 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { Line_End_In {} Line_End_In~input {} inst40 {} inst35 {} } { 0.000ns 0.000ns 3.595ns 0.000ns } { 0.000ns 0.874ns 0.285ns 0.104ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst35 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_10 Line_End inst2 8.233 ns register " "Info: tco from clock \"Clk_10\" to destination pin \"Line_End\" through register \"inst2\" is 8.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.838 ns + Longest register " "Info: + Longest clock path from clock \"Clk_10\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.613 ns) 2.838 ns inst2 4 REG FF_X4_Y26_N1 12 " "Info: 4: + IC(1.147 ns) + CELL(0.613 ns) = 2.838 ns; Loc. = FF_X4_Y26_N1; Fanout = 12; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.45 % ) " "Info: Total cell delay = 1.517 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst2 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.163 ns + Longest register pin " "Info: + Longest register to pin delay is 5.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG FF_X4_Y26_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y26_N1; Fanout = 12; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 16 616 680 96 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.434 ns) 1.225 ns inst44~20 2 COMB LCCOMB_X1_Y26_N16 1 " "Info: 2: + IC(0.791 ns) + CELL(0.434 ns) = 1.225 ns; Loc. = LCCOMB_X1_Y26_N16; Fanout = 1; COMB Node = 'inst44~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { inst2 inst44~20 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 288 1064 1128 336 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(3.561 ns) 5.163 ns Line_End~output 3 COMB IOOBUF_X0_Y26_N16 1 " "Info: 3: + IC(0.377 ns) + CELL(3.561 ns) = 5.163 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'Line_End~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.938 ns" { inst44~20 Line_End~output } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 304 1144 1320 320 "Line_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.163 ns Line_End 4 PIN PIN_F3 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.163 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'Line_End'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Line_End~output Line_End } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 304 1144 1320 320 "Line_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.995 ns ( 77.38 % ) " "Info: Total cell delay = 3.995 ns ( 77.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 22.62 % ) " "Info: Total interconnect delay = 1.168 ns ( 22.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.163 ns" { inst2 inst44~20 Line_End~output Line_End } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.163 ns" { inst2 {} inst44~20 {} Line_End~output {} Line_End {} } { 0.000ns 0.791ns 0.377ns 0.000ns } { 0.000ns 0.434ns 3.561ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst2 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.163 ns" { inst2 inst44~20 Line_End~output Line_End } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.163 ns" { inst2 {} inst44~20 {} Line_End~output {} Line_End {} } { 0.000ns 0.791ns 0.377ns 0.000ns } { 0.000ns 0.434ns 3.561ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Line_Start_In Line_Start 7.584 ns Longest " "Info: Longest tpd from source pin \"Line_Start_In\" to destination pin \"Line_Start\" is 7.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line_Start_In 1 PIN PIN_F17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F17; Fanout = 1; PIN Node = 'Line_Start_In'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line_Start_In } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 16 184 240 "Line_Start_In" "" } { 216 944 1008 232 "Line_Start_In" "" } { 576 200 274 592 "Line_Start_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Line_Start_In~input 2 COMB IOIBUF_X53_Y17_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 2; COMB Node = 'Line_Start_In~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { Line_Start_In Line_Start_In~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 16 184 240 "Line_Start_In" "" } { 216 944 1008 232 "Line_Start_In" "" } { 576 200 274 592 "Line_Start_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.401 ns) + CELL(0.287 ns) 3.582 ns 21mux:inst5\|5~47 3 COMB LCCOMB_X4_Y26_N26 1 " "Info: 3: + IC(2.401 ns) + CELL(0.287 ns) = 3.582 ns; Loc. = LCCOMB_X4_Y26_N26; Fanout = 1; COMB Node = '21mux:inst5\|5~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { Line_Start_In~input 21mux:inst5|5~47 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.424 ns) 4.659 ns 21mux:inst5\|5~48 4 COMB LCCOMB_X1_Y26_N10 1 " "Info: 4: + IC(0.653 ns) + CELL(0.424 ns) = 4.659 ns; Loc. = LCCOMB_X1_Y26_N10; Fanout = 1; COMB Node = '21mux:inst5\|5~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { 21mux:inst5|5~47 21mux:inst5|5~48 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(2.219 ns) 7.584 ns Line_Start~output 5 COMB IOOBUF_X0_Y29_N2 1 " "Info: 5: + IC(0.706 ns) + CELL(2.219 ns) = 7.584 ns; Loc. = IOOBUF_X0_Y29_N2; Fanout = 1; COMB Node = 'Line_Start~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { 21mux:inst5|5~48 Line_Start~output } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 1144 1320 240 "Line_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.584 ns Line_Start 6 PIN PIN_C2 0 " "Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 7.584 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'Line_Start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Line_Start~output Line_Start } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 1144 1320 240 "Line_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.824 ns ( 50.42 % ) " "Info: Total cell delay = 3.824 ns ( 50.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.760 ns ( 49.58 % ) " "Info: Total interconnect delay = 3.760 ns ( 49.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.584 ns" { Line_Start_In Line_Start_In~input 21mux:inst5|5~47 21mux:inst5|5~48 Line_Start~output Line_Start } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.584 ns" { Line_Start_In {} Line_Start_In~input {} 21mux:inst5|5~47 {} 21mux:inst5|5~48 {} Line_Start~output {} Line_Start {} } { 0.000ns 0.000ns 2.401ns 0.653ns 0.706ns 0.000ns } { 0.000ns 0.894ns 0.287ns 0.424ns 2.219ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst51 Line_Start_In Clk_10 -0.639 ns register " "Info: th for register \"inst51\" (data pin = \"Line_Start_In\", clock pin = \"Clk_10\") is -0.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.838 ns + Longest register " "Info: + Longest clock path from clock \"Clk_10\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 112 8 176 128 "Clk_10" "" } { 40 568 604 56 "Clk_10" "" } { 384 272 320 400 "Clk_10" "" } { 480 576 624 496 "Clk_10" "" } { 256 680 720 272 "Clk_10" "" } { 648 200 256 664 "Clk_10" "" } { 416 1010 1050 432 "Clk_10" "" } { 440 256 296 456 "Clk_10" "" } { 768 1000 1048 784 "Clk_10" "" } { 720 584 640 736 "Clk_10" "" } { 864 568 624 880 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.613 ns) 2.838 ns inst51 4 REG FF_X5_Y26_N13 2 " "Info: 4: + IC(1.147 ns) + CELL(0.613 ns) = 2.838 ns; Loc. = FF_X5_Y26_N13; Fanout = 2; REG Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Clk_10~inputclkctrl inst51 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 568 272 336 648 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.45 % ) " "Info: Total cell delay = 1.517 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst51 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst51 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 568 272 336 648 "inst51" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.663 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line_Start_In 1 PIN PIN_F17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F17; Fanout = 1; PIN Node = 'Line_Start_In'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line_Start_In } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 16 184 240 "Line_Start_In" "" } { 216 944 1008 232 "Line_Start_In" "" } { 576 200 274 592 "Line_Start_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Line_Start_In~input 2 COMB IOIBUF_X53_Y17_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 2; COMB Node = 'Line_Start_In~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { Line_Start_In Line_Start_In~input } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 224 16 184 240 "Line_Start_In" "" } { 216 944 1008 232 "Line_Start_In" "" } { 576 200 274 592 "Line_Start_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.406 ns) 3.663 ns inst51 3 REG FF_X5_Y26_N13 2 " "Info: 3: + IC(2.363 ns) + CELL(0.406 ns) = 3.663 ns; Loc. = FF_X5_Y26_N13; Fanout = 2; REG Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { Line_Start_In~input inst51 } "NODE_NAME" } } { "Automation_Control_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main_05_22/Main/Automation_Control_Module.bdf" { { 568 272 336 648 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 35.49 % ) " "Info: Total cell delay = 1.300 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.363 ns ( 64.51 % ) " "Info: Total interconnect delay = 2.363 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { Line_Start_In Line_Start_In~input inst51 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { Line_Start_In {} Line_Start_In~input {} inst51 {} } { 0.000ns 0.000ns 2.363ns } { 0.000ns 0.894ns 0.406ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst51 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst51 {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { Line_Start_In Line_Start_In~input inst51 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { Line_Start_In {} Line_Start_In~input {} inst51 {} } { 0.000ns 0.000ns 2.363ns } { 0.000ns 0.894ns 0.406ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 22 10:49:46 2009 " "Info: Processing ended: Fri May 22 10:49:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
