# mux-synthesis
My first synthesis project (2x1 MUX in Verilog)
