

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Sun Jun 23 03:32:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6689|    38433|  33.445 us|  0.192 ms|  6690|  38434|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+
        |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78  |syr2k_Pipeline_VITIS_LOOP_13_2  |      205|     1197|  1.025 us|  5.985 us|  205|  1197|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     6688|    38432|  209 ~ 1201|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      44|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|     5240|    4277|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     123|    -|
|Register             |        -|     -|      167|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    19|     5407|    4444|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78  |syr2k_Pipeline_VITIS_LOOP_13_2  |        0|  19|  5240|  4277|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |        0|  19|  5240|  4277|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_130_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln22_fu_124_p2   |         +|   0|  0|  18|          11|           6|
    |icmp_ln11_fu_105_p2  |      icmp|   0|  0|  13|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          23|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_address0          |  14|          3|   10|         30|
    |A_ce0               |  14|          3|    1|          3|
    |A_ce1               |   9|          2|    1|          2|
    |B_address0          |  14|          3|   10|         30|
    |B_ce0               |  14|          3|    1|          3|
    |B_ce1               |   9|          2|    1|          2|
    |ap_NS_fsm           |  31|          6|    1|          6|
    |ii_fu_48            |   9|          2|   11|         22|
    |indvars_iv17_fu_44  |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 123|         26|   42|        110|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_196                                         |  32|   0|   32|          0|
    |B_load_reg_191                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                              |   5|   0|    5|          0|
    |bitcast_ln18_1_reg_206                                 |  32|   0|   32|          0|
    |bitcast_ln18_reg_201                                   |  32|   0|   32|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |ii_fu_48                                               |  11|   0|   11|          0|
    |indvars_iv17_fu_44                                     |   6|   0|    6|          0|
    |indvars_iv17_load_reg_168                              |   6|   0|    6|          0|
    |trunc_ln11_reg_176                                     |  10|   0|   10|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 167|   0|  167|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   10|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   10|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|B_address1  |  out|   10|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_q1        |   in|   32|   ap_memory|             B|         array|
|C_address0  |  out|   10|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 7 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:8]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln10 = store i11 0, i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 17 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i6 %indvars_iv17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 18 'load' 'indvars_iv17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln11 = icmp_eq  i6 %indvars_iv17_load, i6 33" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 19 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.split, void %for.end36" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 21 'load' 'ii_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %ii_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 22 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i11 %ii_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 23 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 24 'getelementptr' 'B_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 25 'load' 'B_load' <Predicate = (!icmp_ln11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 26 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 27 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%add_ln22 = add i11 %ii_load, i11 32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22]   --->   Operation 28 'add' 'add_ln22' <Predicate = (!icmp_ln11)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.84ns)   --->   "%add_ln11 = add i6 %indvars_iv17_load, i6 1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 29 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln10 = store i11 %add_ln22, i11 %ii" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln11 = store i6 %add_ln11, i6 %indvars_iv17" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:24]   --->   Operation 32 'ret' 'ret_ln24' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 33 'load' 'B_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %B_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 35 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18]   --->   Operation 36 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.23ns)   --->   "%call_ln11 = call void @syr2k_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %bitcast_ln18, i32 %B, i32 %bitcast_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 37 'call' 'call_ln11' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 39 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln11 = call void @syr2k_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %bitcast_ln18, i32 %B, i32 %bitcast_ln18_1" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 40 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2" [HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11]   --->   Operation 41 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv17           (alloca           ) [ 011111]
ii                     (alloca           ) [ 011111]
spectopmodule_ln8      (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln11                (br               ) [ 000000]
indvars_iv17_load      (load             ) [ 000111]
icmp_ln11              (icmp             ) [ 001111]
br_ln11                (br               ) [ 000000]
ii_load                (load             ) [ 000000]
zext_ln11              (zext             ) [ 000000]
trunc_ln11             (trunc            ) [ 000111]
B_addr                 (getelementptr    ) [ 000100]
A_addr                 (getelementptr    ) [ 000100]
add_ln22               (add              ) [ 000000]
add_ln11               (add              ) [ 000000]
store_ln10             (store            ) [ 000000]
store_ln11             (store            ) [ 000000]
ret_ln24               (ret              ) [ 000000]
B_load                 (load             ) [ 000010]
A_load                 (load             ) [ 000010]
bitcast_ln18           (bitcast          ) [ 000001]
bitcast_ln18_1         (bitcast          ) [ 000001]
speclooptripcount_ln10 (speclooptripcount) [ 000000]
specloopname_ln11      (specloopname     ) [ 000000]
call_ln11              (call             ) [ 000000]
br_ln11                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_13_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="indvars_iv17_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv17/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="ii_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="B_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="A_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="2"/>
<pin id="81" dir="0" index="2" bw="10" slack="2"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln10_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="6" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvars_iv17_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv17_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln11_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ii_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln11_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln22_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln11_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln10_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln11_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="1"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln18_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bitcast_ln18_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvars_iv17_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv17 "/>
</bind>
</comp>

<comp id="161" class="1005" name="ii_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvars_iv17_load_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="2"/>
<pin id="170" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv17_load "/>
</bind>
</comp>

<comp id="176" class="1005" name="trunc_ln11_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="2"/>
<pin id="178" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="181" class="1005" name="B_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="A_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="1"/>
<pin id="188" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="B_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="A_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="bitcast_ln18_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="206" class="1005" name="bitcast_ln18_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="111" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="102" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="124" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="130" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="78" pin=7"/></net>

<net id="157"><net_src comp="44" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="164"><net_src comp="48" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="171"><net_src comp="102" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="179"><net_src comp="120" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="184"><net_src comp="52" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="189"><net_src comp="65" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="194"><net_src comp="59" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="199"><net_src comp="72" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="204"><net_src comp="146" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="209"><net_src comp="150" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="78" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {4 5 }
 - Input state : 
	Port: syr2k : A | {2 3 4 5 }
	Port: syr2k : B | {2 3 4 5 }
	Port: syr2k : C | {4 5 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln0 : 1
	State 2
		icmp_ln11 : 1
		br_ln11 : 2
		zext_ln11 : 1
		trunc_ln11 : 1
		B_addr : 2
		B_load : 3
		A_addr : 2
		A_load : 3
		add_ln22 : 1
		add_ln11 : 1
		store_ln10 : 2
		store_ln11 : 2
	State 3
	State 4
		call_ln11 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78 |    19   | 19.6533 |   9153  |   3748  |
|----------|------------------------------------------|---------|---------|---------|---------|
|    add   |              add_ln22_fu_124             |    0    |    0    |    0    |    18   |
|          |              add_ln11_fu_130             |    0    |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln11_fu_105             |    0    |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln11_fu_114             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln11_fu_120            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    19   | 19.6533 |   9153  |   3792  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_addr_reg_186     |   10   |
|      A_load_reg_196     |   32   |
|      B_addr_reg_181     |   10   |
|      B_load_reg_191     |   32   |
|  bitcast_ln18_1_reg_206 |   32   |
|   bitcast_ln18_reg_201  |   32   |
|        ii_reg_161       |   11   |
|indvars_iv17_load_reg_168|    6   |
|   indvars_iv17_reg_154  |    6   |
|    trunc_ln11_reg_176   |   10   |
+-------------------------+--------+
|          Total          |   181  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_59             |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_72             |  p0  |   2  |  10  |   20   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78 |  p5  |   2  |  32  |   64   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78 |  p7  |   2  |  32  |   64   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   168  ||   1.84  ||    36   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   19   |  9153  |  3792  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   21   |  9334  |  3828  |
+-----------+--------+--------+--------+--------+
