Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot memory_interface_testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.memory_interface_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'block_ram' remains a black box since it has no binding entity [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:214]
ERROR: [VRFC 10-3146] binding entity 'memory_interface' does not have generic 'address_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:51]
ERROR: [VRFC 10-3146] binding entity 'memory_interface' does not have generic 'data_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:52]
ERROR: [VRFC 10-3146] binding entity 'memory_interface' does not have generic 'cache_page_address_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:53]
ERROR: [VRFC 10-3146] binding entity 'memory_interface' does not have generic 'cache_data_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:54]
ERROR: [VRFC 10-3146] binding entity 'memory_interface' does not have generic 'cache_offset_address_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:55]
ERROR: [VRFC 10-718] formal port <memory_bus_awuser> does not exist in entity <memory_interface>.  Please compare the definition of block <memory_interface> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:82]
ERROR: [VRFC 10-718] formal port <memory_bus_wuser> does not exist in entity <memory_interface>.  Please compare the definition of block <memory_interface> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:88]
ERROR: [VRFC 10-718] formal port <memory_bus_buser> does not exist in entity <memory_interface>.  Please compare the definition of block <memory_interface> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:93]
ERROR: [VRFC 10-718] formal port <memory_bus_aruser> does not exist in entity <memory_interface>.  Please compare the definition of block <memory_interface> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:105]
ERROR: [VRFC 10-718] formal port <memory_bus_ruser> does not exist in entity <memory_interface>.  Please compare the definition of block <memory_interface> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
