ARM GAS  /tmp/ccGS4L5e.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f1xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	2
  20              		.global	SystemInit
  21              		.thumb
  22              		.thumb_func
  24              	SystemInit:
  25              	.LFB63:
  26              		.file 1 "Src/system_stm32f1xx.c"
   1:Src/system_stm32f1xx.c **** /**
   2:Src/system_stm32f1xx.c ****   ******************************************************************************
   3:Src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:Src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f1xx.c ****   * @version V4.2.0
   6:Src/system_stm32f1xx.c ****   * @date    31-March-2017
   7:Src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Src/system_stm32f1xx.c ****   * 
   9:Src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Src/system_stm32f1xx.c ****   *     user application:
  11:Src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  14:Src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  15:Src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  16:Src/system_stm32f1xx.c ****   *
  17:Src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  19:Src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  20:Src/system_stm32f1xx.c ****   *                                     
  21:Src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  23:Src/system_stm32f1xx.c ****   *                                 during program execution.
  24:Src/system_stm32f1xx.c ****   *
  25:Src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  27:Src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  28:Src/system_stm32f1xx.c ****   *
  29:Src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  30:Src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  31:Src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  32:Src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
ARM GAS  /tmp/ccGS4L5e.s 			page 2


  33:Src/system_stm32f1xx.c ****   *    configuration.
  34:Src/system_stm32f1xx.c ****   *        
  35:Src/system_stm32f1xx.c ****   ******************************************************************************
  36:Src/system_stm32f1xx.c ****   * @attention
  37:Src/system_stm32f1xx.c ****   *
  38:Src/system_stm32f1xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  39:Src/system_stm32f1xx.c ****   *
  40:Src/system_stm32f1xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  41:Src/system_stm32f1xx.c ****   * are permitted provided that the following conditions are met:
  42:Src/system_stm32f1xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  43:Src/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer.
  44:Src/system_stm32f1xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  45:Src/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  46:Src/system_stm32f1xx.c ****   *      and/or other materials provided with the distribution.
  47:Src/system_stm32f1xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  48:Src/system_stm32f1xx.c ****   *      may be used to endorse or promote products derived from this software
  49:Src/system_stm32f1xx.c ****   *      without specific prior written permission.
  50:Src/system_stm32f1xx.c ****   *
  51:Src/system_stm32f1xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  52:Src/system_stm32f1xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  53:Src/system_stm32f1xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  54:Src/system_stm32f1xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  55:Src/system_stm32f1xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  56:Src/system_stm32f1xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  57:Src/system_stm32f1xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  58:Src/system_stm32f1xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  59:Src/system_stm32f1xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  60:Src/system_stm32f1xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  61:Src/system_stm32f1xx.c ****   *
  62:Src/system_stm32f1xx.c ****   ******************************************************************************
  63:Src/system_stm32f1xx.c ****   */
  64:Src/system_stm32f1xx.c **** 
  65:Src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  66:Src/system_stm32f1xx.c ****   * @{
  67:Src/system_stm32f1xx.c ****   */
  68:Src/system_stm32f1xx.c **** 
  69:Src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  70:Src/system_stm32f1xx.c ****   * @{
  71:Src/system_stm32f1xx.c ****   */  
  72:Src/system_stm32f1xx.c ****   
  73:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  74:Src/system_stm32f1xx.c ****   * @{
  75:Src/system_stm32f1xx.c ****   */
  76:Src/system_stm32f1xx.c **** 
  77:Src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  78:Src/system_stm32f1xx.c **** 
  79:Src/system_stm32f1xx.c **** /**
  80:Src/system_stm32f1xx.c ****   * @}
  81:Src/system_stm32f1xx.c ****   */
  82:Src/system_stm32f1xx.c **** 
  83:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  84:Src/system_stm32f1xx.c ****   * @{
  85:Src/system_stm32f1xx.c ****   */
  86:Src/system_stm32f1xx.c **** 
  87:Src/system_stm32f1xx.c **** /**
  88:Src/system_stm32f1xx.c ****   * @}
  89:Src/system_stm32f1xx.c ****   */
ARM GAS  /tmp/ccGS4L5e.s 			page 3


  90:Src/system_stm32f1xx.c **** 
  91:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  92:Src/system_stm32f1xx.c ****   * @{
  93:Src/system_stm32f1xx.c ****   */
  94:Src/system_stm32f1xx.c **** 
  95:Src/system_stm32f1xx.c **** #if !defined  (HSE_VALUE) 
  96:Src/system_stm32f1xx.c ****   #define HSE_VALUE               8000000U /*!< Default value of the External oscillator in Hz.
  97:Src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  98:Src/system_stm32f1xx.c **** #endif /* HSE_VALUE */
  99:Src/system_stm32f1xx.c **** 
 100:Src/system_stm32f1xx.c **** #if !defined  (HSI_VALUE)
 101:Src/system_stm32f1xx.c ****   #define HSI_VALUE               8000000U /*!< Default value of the Internal oscillator in Hz.
 102:Src/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
 103:Src/system_stm32f1xx.c **** #endif /* HSI_VALUE */
 104:Src/system_stm32f1xx.c **** 
 105:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */ 
 106:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 107:Src/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
 108:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 109:Src/system_stm32f1xx.c **** 
 110:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 111:Src/system_stm32f1xx.c ****      Internal SRAM. */ 
 112:Src/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
 113:Src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET  0x00000000U /*!< Vector Table base offset field. 
 114:Src/system_stm32f1xx.c ****                                   This value must be a multiple of 0x200. */
 115:Src/system_stm32f1xx.c **** 
 116:Src/system_stm32f1xx.c **** 
 117:Src/system_stm32f1xx.c **** /**
 118:Src/system_stm32f1xx.c ****   * @}
 119:Src/system_stm32f1xx.c ****   */
 120:Src/system_stm32f1xx.c **** 
 121:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 122:Src/system_stm32f1xx.c ****   * @{
 123:Src/system_stm32f1xx.c ****   */
 124:Src/system_stm32f1xx.c **** 
 125:Src/system_stm32f1xx.c **** /**
 126:Src/system_stm32f1xx.c ****   * @}
 127:Src/system_stm32f1xx.c ****   */
 128:Src/system_stm32f1xx.c **** 
 129:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 130:Src/system_stm32f1xx.c ****   * @{
 131:Src/system_stm32f1xx.c ****   */
 132:Src/system_stm32f1xx.c **** 
 133:Src/system_stm32f1xx.c **** /*******************************************************************************
 134:Src/system_stm32f1xx.c **** *  Clock Definitions
 135:Src/system_stm32f1xx.c **** *******************************************************************************/
 136:Src/system_stm32f1xx.c **** #if defined(STM32F100xB) ||defined(STM32F100xE)
 137:Src/system_stm32f1xx.c ****   uint32_t SystemCoreClock         = 24000000U;        /*!< System Clock Frequency (Core Clock) */
 138:Src/system_stm32f1xx.c **** #else /*!< HSI Selected as System Clock source */
 139:Src/system_stm32f1xx.c ****   uint32_t SystemCoreClock         = 72000000U;        /*!< System Clock Frequency (Core Clock) */
 140:Src/system_stm32f1xx.c **** #endif
 141:Src/system_stm32f1xx.c **** 
 142:Src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 143:Src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U] =  {0, 0, 0, 0, 1, 2, 3, 4};
 144:Src/system_stm32f1xx.c **** 
 145:Src/system_stm32f1xx.c **** /**
 146:Src/system_stm32f1xx.c ****   * @}
ARM GAS  /tmp/ccGS4L5e.s 			page 4


 147:Src/system_stm32f1xx.c ****   */
 148:Src/system_stm32f1xx.c **** 
 149:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 150:Src/system_stm32f1xx.c ****   * @{
 151:Src/system_stm32f1xx.c ****   */
 152:Src/system_stm32f1xx.c **** 
 153:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 154:Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 155:Src/system_stm32f1xx.c ****   static void SystemInit_ExtMemCtl(void); 
 156:Src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 157:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 158:Src/system_stm32f1xx.c **** 
 159:Src/system_stm32f1xx.c **** /**
 160:Src/system_stm32f1xx.c ****   * @}
 161:Src/system_stm32f1xx.c ****   */
 162:Src/system_stm32f1xx.c **** 
 163:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 164:Src/system_stm32f1xx.c ****   * @{
 165:Src/system_stm32f1xx.c ****   */
 166:Src/system_stm32f1xx.c **** 
 167:Src/system_stm32f1xx.c **** /**
 168:Src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 169:Src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 170:Src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 171:Src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 172:Src/system_stm32f1xx.c ****   * @param  None
 173:Src/system_stm32f1xx.c ****   * @retval None
 174:Src/system_stm32f1xx.c ****   */
 175:Src/system_stm32f1xx.c **** void SystemInit (void)
 176:Src/system_stm32f1xx.c **** {
  27              		.loc 1 176 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 177:Src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 178:Src/system_stm32f1xx.c ****   /* Set HSION bit */
 179:Src/system_stm32f1xx.c ****   RCC->CR |= 0x00000001U;
  32              		.loc 1 179 0
  33 0000 134B     		ldr	r3, .L3
 176:Src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  34              		.loc 1 176 0
  35 0002 30B4     		push	{r4, r5}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 5, -4
  40              		.loc 1 179 0
  41 0004 1968     		ldr	r1, [r3]
 180:Src/system_stm32f1xx.c **** 
 181:Src/system_stm32f1xx.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 182:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 183:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF8FF0000U;
 184:Src/system_stm32f1xx.c **** #else
 185:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF0FF0000U;
  42              		.loc 1 185 0
  43 0006 134A     		ldr	r2, .L3+4
ARM GAS  /tmp/ccGS4L5e.s 			page 5


 179:Src/system_stm32f1xx.c **** 
  44              		.loc 1 179 0
  45 0008 41F00101 		orr	r1, r1, #1
  46 000c 1960     		str	r1, [r3]
  47              		.loc 1 185 0
  48 000e 5968     		ldr	r1, [r3, #4]
 186:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */   
 187:Src/system_stm32f1xx.c ****   
 188:Src/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 189:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFEF6FFFFU;
 190:Src/system_stm32f1xx.c **** 
 191:Src/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 192:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 193:Src/system_stm32f1xx.c **** 
 194:Src/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 195:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xFF80FFFFU;
 196:Src/system_stm32f1xx.c **** 
 197:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 198:Src/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 199:Src/system_stm32f1xx.c ****   RCC->CR &= 0xEBFFFFFFU;
 200:Src/system_stm32f1xx.c **** 
 201:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 202:Src/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000U;
 203:Src/system_stm32f1xx.c **** 
 204:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 205:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 206:Src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 207:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 208:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 209:Src/system_stm32f1xx.c **** 
 210:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 211:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;      
 212:Src/system_stm32f1xx.c **** #else
 213:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 214:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 215:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 216:Src/system_stm32f1xx.c ****     
 217:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 218:Src/system_stm32f1xx.c ****   #ifdef DATA_IN_ExtSRAM
 219:Src/system_stm32f1xx.c ****     SystemInit_ExtMemCtl(); 
 220:Src/system_stm32f1xx.c ****   #endif /* DATA_IN_ExtSRAM */
 221:Src/system_stm32f1xx.c **** #endif 
 222:Src/system_stm32f1xx.c **** 
 223:Src/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 224:Src/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 225:Src/system_stm32f1xx.c **** #else
 226:Src/system_stm32f1xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  49              		.loc 1 226 0
  50 0010 1148     		ldr	r0, .L3+8
 185:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */   
  51              		.loc 1 185 0
  52 0012 0A40     		ands	r2, r2, r1
  53 0014 5A60     		str	r2, [r3, #4]
 189:Src/system_stm32f1xx.c **** 
  54              		.loc 1 189 0
  55 0016 1A68     		ldr	r2, [r3]
 202:Src/system_stm32f1xx.c **** 
ARM GAS  /tmp/ccGS4L5e.s 			page 6


  56              		.loc 1 202 0
  57 0018 4FF47F05 		mov	r5, #16711680
 189:Src/system_stm32f1xx.c **** 
  58              		.loc 1 189 0
  59 001c 22F08472 		bic	r2, r2, #17301504
  60 0020 22F48032 		bic	r2, r2, #65536
  61 0024 1A60     		str	r2, [r3]
 192:Src/system_stm32f1xx.c **** 
  62              		.loc 1 192 0
  63 0026 1A68     		ldr	r2, [r3]
 205:Src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
  64              		.loc 1 205 0
  65 0028 0024     		movs	r4, #0
 192:Src/system_stm32f1xx.c **** 
  66              		.loc 1 192 0
  67 002a 22F48022 		bic	r2, r2, #262144
  68 002e 1A60     		str	r2, [r3]
 195:Src/system_stm32f1xx.c **** 
  69              		.loc 1 195 0
  70 0030 5A68     		ldr	r2, [r3, #4]
  71              		.loc 1 226 0
  72 0032 4FF00061 		mov	r1, #134217728
 195:Src/system_stm32f1xx.c **** 
  73              		.loc 1 195 0
  74 0036 22F4FE02 		bic	r2, r2, #8323072
  75 003a 5A60     		str	r2, [r3, #4]
 199:Src/system_stm32f1xx.c **** 
  76              		.loc 1 199 0
  77 003c 1A68     		ldr	r2, [r3]
  78 003e 22F0A052 		bic	r2, r2, #335544320
  79 0042 1A60     		str	r2, [r3]
 202:Src/system_stm32f1xx.c **** 
  80              		.loc 1 202 0
  81 0044 9D60     		str	r5, [r3, #8]
 205:Src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
  82              		.loc 1 205 0
  83 0046 DC62     		str	r4, [r3, #44]
  84              		.loc 1 226 0
  85 0048 8160     		str	r1, [r0, #8]
 227:Src/system_stm32f1xx.c **** #endif 
 228:Src/system_stm32f1xx.c **** }
  86              		.loc 1 228 0
  87 004a 30BC     		pop	{r4, r5}
  88              	.LCFI1:
  89              		.cfi_restore 5
  90              		.cfi_restore 4
  91              		.cfi_def_cfa_offset 0
  92 004c 7047     		bx	lr
  93              	.L4:
  94 004e 00BF     		.align	2
  95              	.L3:
  96 0050 00100240 		.word	1073876992
  97 0054 0000FFF0 		.word	-251723776
  98 0058 00ED00E0 		.word	-536810240
  99              		.cfi_endproc
 100              	.LFE63:
 102              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
ARM GAS  /tmp/ccGS4L5e.s 			page 7


 103              		.align	2
 104              		.global	SystemCoreClockUpdate
 105              		.thumb
 106              		.thumb_func
 108              	SystemCoreClockUpdate:
 109              	.LFB64:
 229:Src/system_stm32f1xx.c **** 
 230:Src/system_stm32f1xx.c **** /**
 231:Src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 232:Src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 233:Src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 234:Src/system_stm32f1xx.c ****   *         other parameters.
 235:Src/system_stm32f1xx.c ****   *           
 236:Src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 237:Src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 238:Src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 239:Src/system_stm32f1xx.c ****   *     
 240:Src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 241:Src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 242:Src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 243:Src/system_stm32f1xx.c ****   *             
 244:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 245:Src/system_stm32f1xx.c ****   *                                              
 246:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 247:Src/system_stm32f1xx.c ****   *                          
 248:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 249:Src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 250:Src/system_stm32f1xx.c ****   *         
 251:Src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 252:Src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 253:Src/system_stm32f1xx.c ****   *             in voltage and temperature.   
 254:Src/system_stm32f1xx.c ****   *    
 255:Src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 256:Src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 257:Src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 258:Src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 259:Src/system_stm32f1xx.c ****   *                
 260:Src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 261:Src/system_stm32f1xx.c ****   *           value for HSE crystal.
 262:Src/system_stm32f1xx.c ****   * @param  None
 263:Src/system_stm32f1xx.c ****   * @retval None
 264:Src/system_stm32f1xx.c ****   */
 265:Src/system_stm32f1xx.c **** void SystemCoreClockUpdate (void)
 266:Src/system_stm32f1xx.c **** {
 110              		.loc 1 266 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              	.LVL0:
 267:Src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 268:Src/system_stm32f1xx.c **** 
 269:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 270:Src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 271:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 272:Src/system_stm32f1xx.c **** 
 273:Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
ARM GAS  /tmp/ccGS4L5e.s 			page 8


 274:Src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 275:Src/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 276:Src/system_stm32f1xx.c ****     
 277:Src/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 278:Src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 116              		.loc 1 278 0
 117 0000 214A     		ldr	r2, .L17
 266:Src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 118              		.loc 1 266 0
 119 0002 10B4     		push	{r4}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 4, -4
 123              		.loc 1 278 0
 124 0004 5368     		ldr	r3, [r2, #4]
 125              	.LVL1:
 126 0006 03F00C03 		and	r3, r3, #12
 127              	.LVL2:
 279:Src/system_stm32f1xx.c ****   
 280:Src/system_stm32f1xx.c ****   switch (tmp)
 128              		.loc 1 280 0
 129 000a 082B     		cmp	r3, #8
 130 000c 19D1     		bne	.L13
 281:Src/system_stm32f1xx.c ****   {
 282:Src/system_stm32f1xx.c ****     case 0x00U:  /* HSI used as system clock */
 283:Src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 284:Src/system_stm32f1xx.c ****       break;
 285:Src/system_stm32f1xx.c ****     case 0x04U:  /* HSE used as system clock */
 286:Src/system_stm32f1xx.c ****       SystemCoreClock = HSE_VALUE;
 287:Src/system_stm32f1xx.c ****       break;
 288:Src/system_stm32f1xx.c ****     case 0x08U:  /* PLL used as system clock */
 289:Src/system_stm32f1xx.c **** 
 290:Src/system_stm32f1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 291:Src/system_stm32f1xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 131              		.loc 1 291 0
 132 000e 5368     		ldr	r3, [r2, #4]
 133              	.LVL3:
 292:Src/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 134              		.loc 1 292 0
 135 0010 5268     		ldr	r2, [r2, #4]
 293:Src/system_stm32f1xx.c ****       
 294:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)      
 295:Src/system_stm32f1xx.c ****       pllmull = ( pllmull >> 18U) + 2U;
 296:Src/system_stm32f1xx.c ****       
 297:Src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
 298:Src/system_stm32f1xx.c ****       {
 299:Src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 300:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 301:Src/system_stm32f1xx.c ****       }
 302:Src/system_stm32f1xx.c ****       else
 303:Src/system_stm32f1xx.c ****       {
 304:Src/system_stm32f1xx.c ****  #if defined(STM32F100xB) || defined(STM32F100xE)
 305:Src/system_stm32f1xx.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 306:Src/system_stm32f1xx.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 307:Src/system_stm32f1xx.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 308:Src/system_stm32f1xx.c ****  #else
 309:Src/system_stm32f1xx.c ****         /* HSE selected as PLL clock entry */
ARM GAS  /tmp/ccGS4L5e.s 			page 9


 310:Src/system_stm32f1xx.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 311:Src/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 312:Src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 313:Src/system_stm32f1xx.c ****         }
 314:Src/system_stm32f1xx.c ****         else
 315:Src/system_stm32f1xx.c ****         {
 316:Src/system_stm32f1xx.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 317:Src/system_stm32f1xx.c ****         }
 318:Src/system_stm32f1xx.c ****  #endif
 319:Src/system_stm32f1xx.c ****       }
 320:Src/system_stm32f1xx.c **** #else
 321:Src/system_stm32f1xx.c ****       pllmull = pllmull >> 18U;
 136              		.loc 1 321 0
 137 0012 C3F38343 		ubfx	r3, r3, #18, #4
 138              	.LVL4:
 322:Src/system_stm32f1xx.c ****       
 323:Src/system_stm32f1xx.c ****       if (pllmull != 0x0DU)
 139              		.loc 1 323 0
 140 0016 0D2B     		cmp	r3, #13
 292:Src/system_stm32f1xx.c ****       
 141              		.loc 1 292 0
 142 0018 02F48032 		and	r2, r2, #65536
 143              	.LVL5:
 324:Src/system_stm32f1xx.c ****       {
 325:Src/system_stm32f1xx.c ****          pllmull += 2U;
 144              		.loc 1 325 0
 145 001c 14BF     		ite	ne
 146 001e 0233     		addne	r3, r3, #2
 147              	.LVL6:
 326:Src/system_stm32f1xx.c ****       }
 327:Src/system_stm32f1xx.c ****       else
 328:Src/system_stm32f1xx.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 329:Src/system_stm32f1xx.c ****         pllmull = 13U / 2U; 
 148              		.loc 1 329 0
 149 0020 0623     		moveq	r3, #6
 150              	.LVL7:
 330:Src/system_stm32f1xx.c ****       }
 331:Src/system_stm32f1xx.c ****             
 332:Src/system_stm32f1xx.c ****       if (pllsource == 0x00U)
 151              		.loc 1 332 0
 152 0022 DAB1     		cbz	r2, .L16
 333:Src/system_stm32f1xx.c ****       {
 334:Src/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 335:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 336:Src/system_stm32f1xx.c ****       }
 337:Src/system_stm32f1xx.c ****       else
 338:Src/system_stm32f1xx.c ****       {/* PREDIV1 selected as PLL clock entry */
 339:Src/system_stm32f1xx.c ****         
 340:Src/system_stm32f1xx.c ****         /* Get PREDIV1 clock source and division factor */
 341:Src/system_stm32f1xx.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 153              		.loc 1 341 0
 154 0024 1848     		ldr	r0, .L17
 155 0026 C16A     		ldr	r1, [r0, #44]
 156              	.LVL8:
 342:Src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 157              		.loc 1 342 0
 158 0028 C26A     		ldr	r2, [r0, #44]
ARM GAS  /tmp/ccGS4L5e.s 			page 10


 159              	.LVL9:
 343:Src/system_stm32f1xx.c ****         
 344:Src/system_stm32f1xx.c ****         if (prediv1source == 0U)
 160              		.loc 1 344 0
 161 002a C903     		lsls	r1, r1, #15
 162              	.LVL10:
 342:Src/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 163              		.loc 1 342 0
 164 002c 02F00F02 		and	r2, r2, #15
 165 0030 02F10102 		add	r2, r2, #1
 166              	.LVL11:
 167              		.loc 1 344 0
 168 0034 16D4     		bmi	.L10
 345:Src/system_stm32f1xx.c ****         { 
 346:Src/system_stm32f1xx.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 347:Src/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 169              		.loc 1 347 0
 170 0036 1549     		ldr	r1, .L17+4
 171 0038 B1FBF2F2 		udiv	r2, r1, r2
 172              	.LVL12:
 173 003c 02FB03F3 		mul	r3, r2, r3
 174              	.LVL13:
 175 0040 00E0     		b	.L6
 176              	.LVL14:
 177              	.L13:
 280:Src/system_stm32f1xx.c ****   {
 178              		.loc 1 280 0
 179 0042 124B     		ldr	r3, .L17+4
 180              	.LVL15:
 181              	.L6:
 348:Src/system_stm32f1xx.c ****         }
 349:Src/system_stm32f1xx.c ****         else
 350:Src/system_stm32f1xx.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 351:Src/system_stm32f1xx.c ****           
 352:Src/system_stm32f1xx.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 353:Src/system_stm32f1xx.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 354:Src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 355:Src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 356:Src/system_stm32f1xx.c ****         }
 357:Src/system_stm32f1xx.c ****       }
 358:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */ 
 359:Src/system_stm32f1xx.c ****       break;
 360:Src/system_stm32f1xx.c **** 
 361:Src/system_stm32f1xx.c ****     default:
 362:Src/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 363:Src/system_stm32f1xx.c ****       break;
 364:Src/system_stm32f1xx.c ****   }
 365:Src/system_stm32f1xx.c ****   
 366:Src/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 367:Src/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 368:Src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 182              		.loc 1 368 0
 183 0044 104A     		ldr	r2, .L17
 184 0046 1248     		ldr	r0, .L17+8
 185 0048 5268     		ldr	r2, [r2, #4]
 186              	.LVL16:
 369:Src/system_stm32f1xx.c ****   /* HCLK clock frequency */
ARM GAS  /tmp/ccGS4L5e.s 			page 11


 370:Src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;  
 187              		.loc 1 370 0
 188 004a 1249     		ldr	r1, .L17+12
 368:Src/system_stm32f1xx.c ****   /* HCLK clock frequency */
 189              		.loc 1 368 0
 190 004c C2F30312 		ubfx	r2, r2, #4, #4
 191              	.LVL17:
 192              		.loc 1 370 0
 193 0050 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 371:Src/system_stm32f1xx.c **** }
 194              		.loc 1 371 0
 195 0052 5DF8044B 		ldr	r4, [sp], #4
 196              	.LCFI3:
 197              		.cfi_remember_state
 198              		.cfi_restore 4
 199              		.cfi_def_cfa_offset 0
 370:Src/system_stm32f1xx.c **** }
 200              		.loc 1 370 0
 201 0056 D340     		lsrs	r3, r3, r2
 202 0058 0B60     		str	r3, [r1]
 203              		.loc 1 371 0
 204 005a 7047     		bx	lr
 205              	.LVL18:
 206              	.L16:
 207              	.LCFI4:
 208              		.cfi_restore_state
 335:Src/system_stm32f1xx.c ****       }
 209              		.loc 1 335 0
 210 005c 0E4A     		ldr	r2, .L17+16
 211              	.LVL19:
 212 005e 02FB03F3 		mul	r3, r2, r3
 213              	.LVL20:
 214 0062 EFE7     		b	.L6
 215              	.LVL21:
 216              	.L10:
 353:Src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 217              		.loc 1 353 0
 218 0064 C16A     		ldr	r1, [r0, #44]
 219              	.LVL22:
 355:Src/system_stm32f1xx.c ****         }
 220              		.loc 1 355 0
 221 0066 094C     		ldr	r4, .L17+4
 353:Src/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 222              		.loc 1 353 0
 223 0068 C1F30311 		ubfx	r1, r1, #4, #4
 224              	.LVL23:
 225 006c 0131     		adds	r1, r1, #1
 355:Src/system_stm32f1xx.c ****         }
 226              		.loc 1 355 0
 227 006e B4FBF1F4 		udiv	r4, r4, r1
 354:Src/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 228              		.loc 1 354 0
 229 0072 C16A     		ldr	r1, [r0, #44]
 230              	.LVL24:
 231 0074 C1F30321 		ubfx	r1, r1, #8, #4
 232              	.LVL25:
 233 0078 0231     		adds	r1, r1, #2
ARM GAS  /tmp/ccGS4L5e.s 			page 12


 355:Src/system_stm32f1xx.c ****         }
 234              		.loc 1 355 0
 235 007a 01FB04F1 		mul	r1, r1, r4
 236 007e B1FBF2F2 		udiv	r2, r1, r2
 237              	.LVL26:
 238 0082 02FB03F3 		mul	r3, r2, r3
 239              	.LVL27:
 240 0086 DDE7     		b	.L6
 241              	.L18:
 242              		.align	2
 243              	.L17:
 244 0088 00100240 		.word	1073876992
 245 008c 00127A00 		.word	8000000
 246 0090 00000000 		.word	.LANCHOR1
 247 0094 00000000 		.word	.LANCHOR0
 248 0098 00093D00 		.word	4000000
 249              		.cfi_endproc
 250              	.LFE64:
 252              		.global	APBPrescTable
 253              		.global	AHBPrescTable
 254              		.global	SystemCoreClock
 255              		.section	.rodata.AHBPrescTable,"a",%progbits
 256              		.align	2
 257              		.set	.LANCHOR1,. + 0
 260              	AHBPrescTable:
 261 0000 00       		.byte	0
 262 0001 00       		.byte	0
 263 0002 00       		.byte	0
 264 0003 00       		.byte	0
 265 0004 00       		.byte	0
 266 0005 00       		.byte	0
 267 0006 00       		.byte	0
 268 0007 00       		.byte	0
 269 0008 01       		.byte	1
 270 0009 02       		.byte	2
 271 000a 03       		.byte	3
 272 000b 04       		.byte	4
 273 000c 06       		.byte	6
 274 000d 07       		.byte	7
 275 000e 08       		.byte	8
 276 000f 09       		.byte	9
 277              		.section	.rodata.APBPrescTable,"a",%progbits
 278              		.align	2
 281              	APBPrescTable:
 282 0000 00       		.byte	0
 283 0001 00       		.byte	0
 284 0002 00       		.byte	0
 285 0003 00       		.byte	0
 286 0004 01       		.byte	1
 287 0005 02       		.byte	2
 288 0006 03       		.byte	3
 289 0007 04       		.byte	4
 290              		.section	.data.SystemCoreClock,"aw",%progbits
 291              		.align	2
 292              		.set	.LANCHOR0,. + 0
 295              	SystemCoreClock:
 296 0000 00A24A04 		.word	72000000
ARM GAS  /tmp/ccGS4L5e.s 			page 13


 297              		.text
 298              	.Letext0:
 299              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 300              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 301              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 302              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
ARM GAS  /tmp/ccGS4L5e.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
     /tmp/ccGS4L5e.s:19     .text.SystemInit:0000000000000000 $t
     /tmp/ccGS4L5e.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccGS4L5e.s:96     .text.SystemInit:0000000000000050 $d
     /tmp/ccGS4L5e.s:103    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccGS4L5e.s:108    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccGS4L5e.s:244    .text.SystemCoreClockUpdate:0000000000000088 $d
     /tmp/ccGS4L5e.s:281    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccGS4L5e.s:260    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccGS4L5e.s:295    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccGS4L5e.s:256    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccGS4L5e.s:278    .rodata.APBPrescTable:0000000000000000 $d
     /tmp/ccGS4L5e.s:291    .data.SystemCoreClock:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
