{"vcs1":{"timestamp_begin":1681481529.304339634, "rt":0.75, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681481530.084922102, "rt":1.03, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681481531.139906216, "rt":0.71, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681481529.010242976}
{"VCS_COMP_START_TIME": 1681481529.010242976}
{"VCS_COMP_END_TIME": 1681481532.379207454}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338268}}
{"stitch_vcselab": {"peak_mem": 222604}}
