#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 19 09:54:26 2019
# Process ID: 16740
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6020
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 336.617 ; gain = 108.742
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
start_gui
open_project D:/Github/Zedboard-DMA/proj/Zedboard-DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zedboard-DMA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 951.754 ; gain = 104.988
Zedboard-DMA
update_compile_order -fileset sources_1
open_bd_design {D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- digilentinc.com:user:d_axi_i2s_audio:2.0 - d_axi_i2s_audio_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /d_axi_i2s_audio_0/CLK_100MHZ_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.391 ; gain = 89.637
regenerate_bd_layout
save_bd_design
Wrote  : <D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [IP_Flow 19-1972] Upgraded fifo_32 from FIFO Generator 12.0 to FIFO Generator 13.2
INFO: [IP_Flow 19-1972] Upgraded fifo_4 from FIFO Generator 12.0 to FIFO Generator 13.2
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_axi_i2s_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Github/Zedboard-DMA/proj/Zedboard-DMA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Sep 19 10:19:50 2019] Launched design_1_xbar_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_xbar_1_synth_1, design_1_axi_iic_0_0_synth_1, design_1_rst_processing_system7_0_100M_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_d_axi_i2s_audio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_iic_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_axi_iic_0_0_synth_1/runme.log
design_1_rst_processing_system7_0_100M_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_rst_processing_system7_0_100M_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_d_axi_i2s_audio_0_0_synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/design_1_d_axi_i2s_audio_0_0_synth_1/runme.log
synth_1: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/synth_1/runme.log
[Thu Sep 19 10:19:51 2019] Launched impl_1...
Run output will be captured here: D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1258.617 ; gain = 205.492
report_ip_status -name ip_status 
file mkdir D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk
file copy -force D:/Github/Zedboard-DMA/proj/Zedboard-DMA.runs/impl_1/design_1_wrapper.sysdef D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk -hwspec D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk -hwspec D:/Github/Zedboard-DMA/proj/Zedboard-DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project D:/Github/Zedboard-DMA/Zedboard-DMA.xpr.zip -temp_dir C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16740-WK142 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16740-WK142' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zedboard-DMA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_iic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_processing_system7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_d_axi_i2s_audio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_iic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_processing_system7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_d_axi_i2s_audio_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_iic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_iic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_d_axi_i2s_audio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_d_axi_i2s_audio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_processing_system7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_processing_system7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
