<?xml version="1.0" encoding="UTF-8"?>
<project-private xmlns="http://www.netbeans.org/ns/project-private/1">
    <editor-bookmarks xmlns="http://www.netbeans.org/ns/editor-bookmarks/2" lastBookmarkId="1"/>
    <open-files xmlns="http://www.netbeans.org/ns/projectui-open-files/2">
        <group>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Statements/Assignment.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Expressions/RangeExpression.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntaxTests.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/CompilationHelper.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/parser.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Statements/WhileStatement.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Expressions/Concatenation.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/Interpretation/ExpressionValue.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Statements/RepeatStatement.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/VerilogLexer.flex</file>
            <file>file:/C:/Proyectos/ArchSim/src/GUI/Design/DesignWindow.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SemanticCheck/VariableInfo.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/VerilogParser.cup</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/Interpretation/InstanceModuleScope.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/VerilogLexer.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/sym.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/Interpretation/SimulationScope.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/VerilogInfo.java</file>
            <file>file:/C:/Proyectos/ArchSim/src/VerilogCompiler/SyntacticTree/Statements/AssignStatement.java</file>
        </group>
    </open-files>
</project-private>
