//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_21,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_22
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<51>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<74>;
	.reg .f32 	%f<81>;
	.reg .b64 	%rd<166>;
	.loc	1 19 0                          // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd63, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_0];
	ld.param.u64 	%rd64, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:21:33
	shl.b32 	%r46, %r1, 8;
	ld.param.u64 	%rd65, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_2];
	ld.param.u64 	%rd66, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_3];
	.loc	1 22 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:22:36
	mov.u32 	%r47, %tid.x;
	shl.b32 	%r48, %r47, 1;
	ld.param.u64 	%rd67, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_4];
	and.b32  	%r49, %r48, 254;
	ld.param.u64 	%rd68, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_5];
	.loc	1 22 23                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:22:23
	or.b32  	%r50, %r46, %r49;
	ld.param.u64 	%rd69, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_6];
	ld.param.u64 	%rd70, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_7];
	.loc	1 24 21                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:24:21
	shr.s32 	%r52, %r50, 31;
	shr.u32 	%r53, %r52, 29;
	add.s32 	%r54, %r50, %r53;
	shr.s32 	%r55, %r54, 3;
	ld.param.u64 	%rd71, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_8];
	.loc	1 24 26                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:24:26
	shr.u32 	%r56, %r55, 29;
	add.s32 	%r57, %r55, %r56;
	and.b32  	%r58, %r57, -8;
	sub.s32 	%r59, %r55, %r58;
	ld.param.u64 	%rd72, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_9];
	.loc	1 25 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:25:19
	and.b32  	%r60, %r54, -8;
	ld.param.u64 	%rd73, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_10];
	sub.s32 	%r61, %r50, %r60;
	ld.param.u64 	%rd74, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_11];
	.loc	1 26 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:26:19
	bfe.s32 	%r62, %r1, 23, 1;
	shr.u32 	%r63, %r62, 26;
	add.s32 	%r64, %r50, %r63;
	shr.s32 	%r65, %r64, 6;
	ld.param.u64 	%rd75, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_12];
	.loc	1 28 27                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:28:27
	mul.hi.s32 	%r66, %r65, 715827883;
	shr.u32 	%r67, %r66, 31;
	shr.u32 	%r68, %r66, 4;
	add.s32 	%r69, %r68, %r67;
	mul.lo.s32 	%r70, %r69, 96;
	sub.s32 	%r71, %r65, %r70;
	ld.param.u64 	%rd76, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_13];
	ld.param.u64 	%rd77, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_14];
	.loc	1 29 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:29:30
	mul.wide.s32 	%rd78, %r59, 8;
	add.s64 	%rd2, %rd64, %rd78;
	ld.param.u64 	%rd79, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_15];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:29:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd80, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_16];
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd81, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_17];
	ld.param.u64 	%rd82, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_18];
	.loc	1 30 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:30:30
	mul.wide.s32 	%rd83, %r61, 8;
	add.s64 	%rd7, %rd65, %rd83;
	ld.param.u64 	%rd84, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_19];
	.loc	1 30 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:30:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	ld.param.u64 	%rd85, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_20];
	ld.param.u64 	%rd86, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_21];
	.loc	1 31 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:31:31
	add.s64 	%rd10, %rd67, %rd83;
	.loc	1 31 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:31:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd8, %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:31
	mul.wide.s32 	%rd87, %r61, 4;
	add.s64 	%rd11, %rd68, %rd87;
	.loc	1 32 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r2, %r3 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:31
	cvt.s64.s32 	%rd88, %r50;
	mul.wide.s32 	%rd89, %r50, 4;
	add.s64 	%rd12, %rd69, %rd89;
	.loc	1 33 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v2.b32 { %r4, %r5 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:31
	mul.wide.s32 	%rd90, %r71, 4;
	add.s64 	%rd13, %rd70, %rd90;
	.loc	1 34 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:35:31
	add.s64 	%rd15, %rd71, %rd90;
	.loc	1 35 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:35:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 36 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:31
	add.s64 	%rd17, %rd72, %rd90;
	.loc	1 36 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:31
	add.s64 	%rd19, %rd73, %rd90;
	.loc	1 37 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:32
	add.s64 	%rd21, %rd74, %rd89;
	.loc	1 38 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.v2.b32 { %r14, %r15 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 39 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:39:32
	add.s64 	%rd23, %rd75, %rd78;
	.loc	1 39 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:39:37
	// begin inline asm
	mov.u64 %rd22, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd22 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd24 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:32
	mul.wide.s32 	%rd91, %r59, 4;
	add.s64 	%rd26, %rd76, %rd91;
	.loc	1 40 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:37
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 41 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:41:32
	add.s64 	%rd29, %rd77, %rd78;
	.loc	1 41 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:41:37
	// begin inline asm
	mov.u64 %rd28, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd28 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd30, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd30 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 42 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:42:32
	add.s64 	%rd34, %rd79, %rd83;
	.loc	1 42 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:42:37
	// begin inline asm
	mov.u64 %rd32, 0x0;
	mov.u64 %rd33, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd32, %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 43 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:43:32
	add.s64 	%rd37, %rd81, %rd83;
	.loc	1 43 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:43:37
	// begin inline asm
	mov.u64 %rd35, 0x0;
	mov.u64 %rd36, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd35, %rd36 }, [ %rd37 + 0 ];
	// end inline asm
	.loc	1 44 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:44:32
	add.s64 	%rd38, %rd82, %rd87;
	.loc	1 44 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:44:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r18, %r19 }, [ %rd38 + 0 ];
	// end inline asm
	.loc	1 45 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:45:32
	add.s64 	%rd40, %rd84, %rd78;
	.loc	1 45 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:45:37
	// begin inline asm
	mov.u64 %rd39, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd39 }, [ %rd40 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd41, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd41 }, [ %rd40 + 0 ];
	// end inline asm
	.loc	1 46 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:46:32
	add.s64 	%rd43, %rd85, %rd91;
	.loc	1 46 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:46:37
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd43 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd43 + 0 ];
	// end inline asm
	.loc	1 50 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:50:32
	shr.u64 	%rd92, %rd1, 61;
	and.b64  	%rd93, %rd92, 4;
	add.s64 	%rd94, %rd93, %rd1;
	.loc	1 54 49                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:49
	shl.b32 	%r72, %r65, 4;
	.loc	1 54 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:30
	shl.b64 	%rd95, %rd5, 2;
	add.s64 	%rd96, %rd66, %rd95;
	shr.u64 	%rd97, %rd5, 59;
	and.b64  	%rd98, %rd97, 16;
	add.s64 	%rd99, %rd96, %rd98;
	shl.b64 	%rd100, %rd94, 4;
	add.s64 	%rd101, %rd99, %rd100;
	mul.wide.s32 	%rd102, %r72, 4;
	add.s64 	%rd45, %rd101, %rd102;
	shl.b64 	%rd103, %rd6, 2;
	add.s64 	%rd104, %rd66, %rd103;
	shr.u64 	%rd105, %rd6, 59;
	and.b64  	%rd106, %rd105, 16;
	add.s64 	%rd107, %rd104, %rd106;
	add.s64 	%rd108, %rd107, %rd100;
	add.s64 	%rd46, %rd108, %rd102;
	.loc	1 54 54                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:54
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd45 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd46 + 0 ];
	// end inline asm
	.loc	1 58 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:31
	shl.b64 	%rd109, %rd8, 2;
	add.s64 	%rd110, %rd66, %rd109;
	shr.u64 	%rd111, %rd8, 59;
	and.b64  	%rd112, %rd111, 16;
	add.s64 	%rd113, %rd110, %rd112;
	add.s64 	%rd114, %rd113, %rd100;
	add.s64 	%rd47, %rd114, %rd102;
	shl.b64 	%rd115, %rd9, 2;
	add.s64 	%rd116, %rd66, %rd115;
	shr.u64 	%rd117, %rd9, 59;
	and.b64  	%rd118, %rd117, 16;
	add.s64 	%rd119, %rd116, %rd118;
	add.s64 	%rd120, %rd119, %rd100;
	add.s64 	%rd48, %rd120, %rd102;
	.loc	1 58 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:56
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd47 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd48 + 0 ];
	// end inline asm
	.loc	1 64 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:64:20
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 65 27                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:65:27
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 34 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:36
	mov.b32 	%f7, %r6;
	mov.b32 	%f8, %r7;
	.loc	1 33 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:36
	mov.b32 	%f9, %r4;
	mov.b32 	%f10, %r5;
	.loc	1 40 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:37
	mov.b32 	%f11, %r17;
	mov.b32 	%f12, %r21;
	mov.b32 	%f13, %r16;
	mov.b32 	%f14, %r20;
	.loc	1 37 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:36
	mov.b32 	%f15, %r12;
	mov.b32 	%f16, %r13;
	.loc	1 36 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:36
	mov.b32 	%f17, %r10;
	mov.b32 	%f18, %r11;
	.loc	1 67 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:67:20
	mov.b32 	%r28, %f5;
	mov.b32 	%r27, 1065353216;
	// begin inline asm
	div.full.f32 %r26, %r27, %r28;
	// end inline asm
	mov.b32 	%f19, %r26;
	mov.b32 	%r31, %f6;
	// begin inline asm
	div.full.f32 %r29, %r27, %r31;
	// end inline asm
	mov.b32 	%f20, %r29;
	.loc	1 76 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:76:35
	shr.u64 	%rd121, %rd22, 61;
	and.b64  	%rd122, %rd121, 4;
	add.s64 	%rd123, %rd122, %rd22;
	.loc	1 77 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:31
	shl.b64 	%rd124, %rd123, 4;
	add.s64 	%rd125, %rd99, %rd124;
	add.s64 	%rd49, %rd125, %rd102;
	add.s64 	%rd126, %rd107, %rd124;
	add.s64 	%rd50, %rd126, %rd102;
	.loc	1 77 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:56
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd49 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r33 }, [ %rd50 + 0 ];
	// end inline asm
	.loc	1 78 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:31
	add.s64 	%rd127, %rd113, %rd124;
	add.s64 	%rd51, %rd127, %rd102;
	add.s64 	%rd128, %rd119, %rd124;
	add.s64 	%rd52, %rd128, %rd102;
	.loc	1 78 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:57
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r34 }, [ %rd51 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r35 }, [ %rd52 + 0 ];
	// end inline asm
	.loc	1 89 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:89:35
	shr.u64 	%rd129, %rd28, 62;
	and.b64  	%rd130, %rd129, 2;
	add.s64 	%rd131, %rd130, %rd28;
	.loc	1 93 52                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:52
	shl.b32 	%r73, %r65, 2;
	.loc	1 93 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:32
	shl.b64 	%rd132, %rd32, 2;
	add.s64 	%rd133, %rd80, %rd132;
	shr.u64 	%rd134, %rd32, 60;
	and.b64  	%rd135, %rd134, 8;
	add.s64 	%rd136, %rd133, %rd135;
	shl.b64 	%rd137, %rd131, 3;
	add.s64 	%rd138, %rd136, %rd137;
	mul.wide.s32 	%rd139, %r73, 4;
	add.s64 	%rd53, %rd138, %rd139;
	shl.b64 	%rd140, %rd33, 2;
	add.s64 	%rd141, %rd80, %rd140;
	shr.u64 	%rd142, %rd33, 60;
	and.b64  	%rd143, %rd142, 8;
	add.s64 	%rd144, %rd141, %rd143;
	add.s64 	%rd145, %rd144, %rd137;
	add.s64 	%rd54, %rd145, %rd139;
	.loc	1 93 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:57
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r36 }, [ %rd53 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r37 }, [ %rd54 + 0 ];
	// end inline asm
	.loc	1 97 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:97:32
	shl.b64 	%rd146, %rd35, 2;
	add.s64 	%rd147, %rd80, %rd146;
	shr.u64 	%rd148, %rd35, 60;
	and.b64  	%rd149, %rd148, 8;
	add.s64 	%rd150, %rd147, %rd149;
	add.s64 	%rd151, %rd150, %rd137;
	add.s64 	%rd55, %rd151, %rd139;
	shl.b64 	%rd152, %rd36, 2;
	add.s64 	%rd153, %rd80, %rd152;
	shr.u64 	%rd154, %rd36, 60;
	and.b64  	%rd155, %rd154, 8;
	add.s64 	%rd156, %rd153, %rd155;
	add.s64 	%rd157, %rd156, %rd137;
	add.s64 	%rd56, %rd157, %rd139;
	.loc	1 97 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:97:57
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd55 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r39 }, [ %rd56 + 0 ];
	// end inline asm
	.loc	1 103 35                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:103:35
	shr.u64 	%rd158, %rd39, 62;
	and.b64  	%rd159, %rd158, 2;
	add.s64 	%rd160, %rd159, %rd39;
	.loc	1 104 32                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:104:32
	shl.b64 	%rd161, %rd160, 3;
	add.s64 	%rd162, %rd136, %rd161;
	add.s64 	%rd57, %rd162, %rd139;
	add.s64 	%rd163, %rd144, %rd161;
	add.s64 	%rd58, %rd163, %rd139;
	.loc	1 104 57                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:104:57
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd57 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r41 }, [ %rd58 + 0 ];
	// end inline asm
	.loc	1 105 32                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:105:32
	add.s64 	%rd164, %rd150, %rd161;
	add.s64 	%rd59, %rd164, %rd139;
	add.s64 	%rd165, %rd156, %rd161;
	add.s64 	%rd60, %rd165, %rd139;
	.loc	1 105 57                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:105:57
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r42 }, [ %rd59 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r43 }, [ %rd60 + 0 ];
	// end inline asm
	.loc	1 32 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:36
	mov.b32 	%f21, %r2;
	mov.b32 	%f22, %r18;
	.loc	1 54 54                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:54
	mov.b32 	%f23, %r36;
	mov.b32 	%f24, %r22;
	.loc	1 58 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:56
	mov.b32 	%f25, %r38;
	mov.b32 	%f26, %r24;
	.loc	1 59 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:59:20
	sub.f32 	%f27, %f26, %f24;
	sub.f32 	%f28, %f25, %f23;
	.loc	1 61 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:61:19
	fma.rn.f32 	%f29, %f28, %f22, %f23;
	fma.rn.f32 	%f30, %f27, %f21, %f24;
	.loc	1 77 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:56
	mov.b32 	%f31, %r40;
	mov.b32 	%f32, %r32;
	.loc	1 78 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:57
	mov.b32 	%f33, %r42;
	mov.b32 	%f34, %r34;
	.loc	1 79 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:79:20
	sub.f32 	%f35, %f34, %f32;
	sub.f32 	%f36, %f33, %f31;
	.loc	1 81 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:81:20
	fma.rn.f32 	%f37, %f36, %f22, %f31;
	fma.rn.f32 	%f38, %f35, %f21, %f32;
	.loc	1 82 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:82:20
	sub.f32 	%f39, %f38, %f30;
	sub.f32 	%f40, %f37, %f29;
	.loc	1 84 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:84:20
	fma.rn.f32 	%f41, %f40, %f14, %f29;
	fma.rn.f32 	%f42, %f39, %f13, %f30;
	.loc	1 32 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:36
	mov.b32 	%f43, %r3;
	mov.b32 	%f44, %r19;
	.loc	1 54 54                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:54
	mov.b32 	%f45, %r37;
	mov.b32 	%f46, %r23;
	.loc	1 58 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:56
	mov.b32 	%f47, %r39;
	mov.b32 	%f48, %r25;
	.loc	1 59 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:59:20
	sub.f32 	%f49, %f48, %f46;
	sub.f32 	%f50, %f47, %f45;
	.loc	1 61 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:61:19
	fma.rn.f32 	%f51, %f50, %f44, %f45;
	fma.rn.f32 	%f52, %f49, %f43, %f46;
	.loc	1 77 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:56
	mov.b32 	%f53, %r41;
	mov.b32 	%f54, %r33;
	.loc	1 78 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:57
	mov.b32 	%f55, %r43;
	mov.b32 	%f56, %r35;
	.loc	1 79 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:79:20
	sub.f32 	%f57, %f56, %f54;
	sub.f32 	%f58, %f55, %f53;
	.loc	1 81 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:81:20
	fma.rn.f32 	%f59, %f58, %f44, %f53;
	fma.rn.f32 	%f60, %f57, %f43, %f54;
	.loc	1 82 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:82:20
	sub.f32 	%f61, %f60, %f52;
	sub.f32 	%f62, %f59, %f51;
	.loc	1 84 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:84:20
	fma.rn.f32 	%f63, %f62, %f12, %f51;
	fma.rn.f32 	%f64, %f61, %f11, %f52;
	.loc	1 117 28                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:117:28
	add.s64 	%rd61, %rd63, %rd89;
	.loc	1 118 25                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:25
	add.s64 	%rd62, %rd86, %rd88;
	.loc	1 62 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:62:20
	sub.f32 	%f65, %f10, %f8;
	sub.f32 	%f66, %f9, %f7;
	.loc	1 38 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:37
	mov.b32 	%f67, %r15;
	mov.b32 	%f68, %r14;
	.loc	1 70 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:70:20
	mul.f32 	%f69, %f66, %f19;
	mul.f32 	%f70, %f65, %f20;
	.loc	1 72 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:72:20
	fma.rn.f32 	%f71, %f70, %f18, %f16;
	fma.rn.f32 	%f72, %f69, %f17, %f15;
	.loc	1 73 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:73:20
	add.f32 	%f73, %f72, %f68;
	add.f32 	%f74, %f71, %f67;
	.loc	1 85 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:85:20
	add.f32 	%f75, %f74, %f64;
	add.f32 	%f76, %f73, %f42;
	.loc	1 112 20                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:112:20
	add.f32 	%f77, %f76, %f41;
	add.f32 	%f78, %f75, %f63;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p47, %f78, 0f00000000;
	setp.lt.f32 	%p48, %f77, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f79, 0f00000000, %f77, %p48;
	selp.f32 	%f80, 0f00000000, %f78, %p47;
$L__tmp2:
	.loc	1 116 21                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:116:21
	setp.le.f32 	%p49, %f80, 0f00000000;
	setp.le.f32 	%p50, %f79, 0f00000000;
	.loc	1 112 20                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:112:20
	mov.b32 	%r44, %f77;
	mov.b32 	%r45, %f78;
	.loc	1 117 40                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:117:40
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd61 + 0 ], { %r44, %r45 };
	// end inline asm
	.loc	1 118 37                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:37
	selp.u16 	%rs2, 1, 0, %p50;
	selp.u16 	%rs3, 1, 0, %p49;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd62 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 118 4                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tt/ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 251                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf4 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 116
.b8 53
.b8 97
.b8 113
.b8 51
.b8 110
.b8 50
.b8 121
.b8 112
.b8 98
.b8 52
.b8 98
.b8 55
.b8 113
.b8 54
.b8 117
.b8 103
.b8 97
.b8 103
.b8 98
.b8 117
.b8 101
.b8 52
.b8 121
.b8 119
.b8 99
.b8 117
.b8 99
.b8 115
.b8 97
.b8 112
.b8 113
.b8 118
.b8 102
.b8 115
.b8 101
.b8 101
.b8 51
.b8 54
.b8 120
.b8 111
.b8 98
.b8 108
.b8 104
.b8 115
.b8 117
.b8 117
.b8 98
.b8 55
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 116
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x6d DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 52
.b8 56
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xd0:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xe5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 114                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
