<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3548" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3548{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3548{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3548{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3548{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_3548{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:0.06px;}
#t6_3548{left:69px;bottom:1056px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3548{left:69px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_3548{left:69px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#t9_3548{left:69px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_3548{left:69px;bottom:548px;letter-spacing:0.13px;}
#tb_3548{left:151px;bottom:548px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_3548{left:69px;bottom:525px;letter-spacing:-0.19px;word-spacing:-0.84px;}
#td_3548{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3548{left:726px;bottom:515px;}
#tf_3548{left:741px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3548{left:69px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_3548{left:69px;bottom:442px;letter-spacing:-0.09px;}
#ti_3548{left:154px;bottom:442px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tj_3548{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tk_3548{left:69px;bottom:402px;letter-spacing:-0.22px;word-spacing:-0.32px;}
#tl_3548{left:343px;bottom:667px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tm_3548{left:435px;bottom:667px;letter-spacing:0.14px;word-spacing:0.02px;}
#tn_3548{left:445px;bottom:955px;}
#to_3548{left:229px;bottom:900px;letter-spacing:0.11px;}
#tp_3548{left:444px;bottom:900px;}
#tq_3548{left:229px;bottom:955px;letter-spacing:0.11px;}
#tr_3548{left:281px;bottom:935px;letter-spacing:0.12px;word-spacing:0.04px;}
#ts_3548{left:268px;bottom:880px;letter-spacing:0.03px;word-spacing:0.12px;}
#tt_3548{left:494px;bottom:986px;letter-spacing:0.1px;word-spacing:0.06px;}
#tu_3548{left:679px;bottom:953px;}
#tv_3548{left:466px;bottom:900px;letter-spacing:0.11px;}
#tw_3548{left:680px;bottom:899px;}
#tx_3548{left:465px;bottom:955px;letter-spacing:0.11px;}
#ty_3548{left:525px;bottom:935px;letter-spacing:0.12px;}
#tz_3548{left:575px;bottom:935px;}
#t10_3548{left:578px;bottom:935px;letter-spacing:0.06px;word-spacing:0.08px;}
#t11_3548{left:512px;bottom:880px;letter-spacing:0.12px;}
#t12_3548{left:563px;bottom:880px;}
#t13_3548{left:566px;bottom:880px;letter-spacing:-0.07px;word-spacing:0.22px;}
#t14_3548{left:681px;bottom:845px;}
#t15_3548{left:467px;bottom:790px;letter-spacing:0.11px;}
#t16_3548{left:681px;bottom:790px;}
#t17_3548{left:466px;bottom:845px;letter-spacing:0.2px;}
#t18_3548{left:518px;bottom:825px;letter-spacing:0.12px;}
#t19_3548{left:569px;bottom:825px;}
#t1a_3548{left:571px;bottom:825px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1b_3548{left:521px;bottom:770px;letter-spacing:0.12px;}
#t1c_3548{left:572px;bottom:770px;}
#t1d_3548{left:575px;bottom:770px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1e_3548{left:273px;bottom:982px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1f_3548{left:487px;bottom:971px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1g_3548{left:444px;bottom:846px;}
#t1h_3548{left:229px;bottom:845px;letter-spacing:0.11px;}
#t1i_3548{left:281px;bottom:825px;letter-spacing:0.1px;word-spacing:0.05px;}
#t1j_3548{left:680px;bottom:735px;}
#t1k_3548{left:465px;bottom:734px;letter-spacing:0.11px;}
#t1l_3548{left:517px;bottom:715px;letter-spacing:0.14px;}
#t1m_3548{left:568px;bottom:715px;}
#t1n_3548{left:570px;bottom:715px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1o_3548{left:444px;bottom:792px;}
#t1p_3548{left:229px;bottom:791px;letter-spacing:0.11px;}
#t1q_3548{left:281px;bottom:771px;letter-spacing:0.11px;word-spacing:0.04px;}

.s1_3548{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3548{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3548{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3548{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3548{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3548{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3548{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3548{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3548{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3548{font-size:12px;font-family:Arial-Italic_b60;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3548" type="text/css" >

@font-face {
	font-family: Arial-Italic_b60;
	src: url("fonts/Arial-Italic_b60.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3548Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3548" style="-webkit-user-select: none;"><object width="935" height="1210" data="3548/3548.svg" type="image/svg+xml" id="pdf3548" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3548" class="t s1_3548">16-2 </span><span id="t2_3548" class="t s1_3548">Vol. 3B </span>
<span id="t3_3548" class="t s2_3548">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3548" class="t s3_3548">16.3 </span><span id="t5_3548" class="t s3_3548">MACHINE-CHECK MSRS </span>
<span id="t6_3548" class="t s4_3548">Machine check MSRs in the Pentium 4, Intel Atom, Intel Xeon, and P6 family processors consist of a set of global </span>
<span id="t7_3548" class="t s4_3548">control and status registers and several error-reporting register banks. See Figure 16-1. </span>
<span id="t8_3548" class="t s4_3548">Each error-reporting bank is associated with a specific hardware unit (or group of hardware units) in the processor. </span>
<span id="t9_3548" class="t s4_3548">Use RDMSR and WRMSR to read and to write these registers. </span>
<span id="ta_3548" class="t s5_3548">16.3.1 </span><span id="tb_3548" class="t s5_3548">Machine-Check Global Control MSRs </span>
<span id="tc_3548" class="t s4_3548">The machine-check global control MSRs include the IA32_MCG_CAP, IA32_MCG_STATUS, and optionally IA32_MC- </span>
<span id="td_3548" class="t s4_3548">G_CTL and IA32_MCG_EXT_CTL. See Chapter 2, “Model-Specific Registers (MSRs),” in the Intel </span>
<span id="te_3548" class="t s6_3548">® </span>
<span id="tf_3548" class="t s4_3548">64 and IA-32 </span>
<span id="tg_3548" class="t s4_3548">Architectures Software Developer’s Manual, Volume 4, for the addresses of these registers. </span>
<span id="th_3548" class="t s7_3548">16.3.1.1 </span><span id="ti_3548" class="t s7_3548">IA32_MCG_CAP MSR </span>
<span id="tj_3548" class="t s4_3548">The IA32_MCG_CAP MSR is a read-only register that provides information about the machine-check architecture of </span>
<span id="tk_3548" class="t s4_3548">the processor. Figure 16-2 shows the layout of the register. </span>
<span id="tl_3548" class="t s8_3548">Figure 16-1. </span><span id="tm_3548" class="t s8_3548">Machine-Check MSRs </span>
<span id="tn_3548" class="t s9_3548">0 </span>
<span id="to_3548" class="t s9_3548">63 </span><span id="tp_3548" class="t s9_3548">0 </span>
<span id="tq_3548" class="t s9_3548">63 </span>
<span id="tr_3548" class="t s9_3548">IA32_MCG_CAP MSR </span>
<span id="ts_3548" class="t s9_3548">IA32_MCG_STATUS MSR </span>
<span id="tt_3548" class="t s9_3548">Error-Reporting Bank Registers </span>
<span id="tu_3548" class="t s9_3548">0 </span>
<span id="tv_3548" class="t s9_3548">63 </span><span id="tw_3548" class="t s9_3548">0 </span>
<span id="tx_3548" class="t s9_3548">63 </span>
<span id="ty_3548" class="t s9_3548">IA32_MC</span><span id="tz_3548" class="t sa_3548">i</span><span id="t10_3548" class="t s9_3548">_CTL MSR </span>
<span id="t11_3548" class="t s9_3548">IA32_MC</span><span id="t12_3548" class="t sa_3548">i</span><span id="t13_3548" class="t s9_3548">_STATUS MSR </span>
<span id="t14_3548" class="t s9_3548">0 </span>
<span id="t15_3548" class="t s9_3548">63 </span><span id="t16_3548" class="t s9_3548">0 </span>
<span id="t17_3548" class="t s9_3548">63 </span>
<span id="t18_3548" class="t s9_3548">IA32_MC</span><span id="t19_3548" class="t sa_3548">i</span><span id="t1a_3548" class="t s9_3548">_ADDR MSR </span>
<span id="t1b_3548" class="t s9_3548">IA32_MC</span><span id="t1c_3548" class="t sa_3548">i</span><span id="t1d_3548" class="t s9_3548">_MISC MSR </span>
<span id="t1e_3548" class="t s9_3548">Global Control MSRs </span>
<span id="t1f_3548" class="t s9_3548">(One Set for Each Hardware Unit) </span>
<span id="t1g_3548" class="t s9_3548">0 </span><span id="t1h_3548" class="t s9_3548">63 </span>
<span id="t1i_3548" class="t s9_3548">IA32_MCG_CTL MSR </span>
<span id="t1j_3548" class="t s9_3548">0 </span><span id="t1k_3548" class="t s9_3548">63 </span>
<span id="t1l_3548" class="t s9_3548">IA32_MC</span><span id="t1m_3548" class="t sa_3548">i</span><span id="t1n_3548" class="t s9_3548">_CTL2 MSR </span>
<span id="t1o_3548" class="t s9_3548">0 </span><span id="t1p_3548" class="t s9_3548">63 </span>
<span id="t1q_3548" class="t s9_3548">IA32_MCG_EXT_CTL MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
