|register_file
OUTA[0] <= 32x32:inst.OUTA[0]
OUTA[1] <= 32x32:inst.OUTA[1]
OUTA[2] <= 32x32:inst.OUTA[2]
OUTA[3] <= 32x32:inst.OUTA[3]
OUTA[4] <= 32x32:inst.OUTA[4]
OUTA[5] <= 32x32:inst.OUTA[5]
OUTA[6] <= 32x32:inst.OUTA[6]
OUTA[7] <= 32x32:inst.OUTA[7]
OUTA[8] <= 32x32:inst.OUTA[8]
OUTA[9] <= 32x32:inst.OUTA[9]
OUTA[10] <= 32x32:inst.OUTA[10]
OUTA[11] <= 32x32:inst.OUTA[11]
OUTA[12] <= 32x32:inst.OUTA[12]
OUTA[13] <= 32x32:inst.OUTA[13]
OUTA[14] <= 32x32:inst.OUTA[14]
OUTA[15] <= 32x32:inst.OUTA[15]
OUTA[16] <= 32x32:inst.OUTA[16]
OUTA[17] <= 32x32:inst.OUTA[17]
OUTA[18] <= 32x32:inst.OUTA[18]
OUTA[19] <= 32x32:inst.OUTA[19]
OUTA[20] <= 32x32:inst.OUTA[20]
OUTA[21] <= 32x32:inst.OUTA[21]
OUTA[22] <= 32x32:inst.OUTA[22]
OUTA[23] <= 32x32:inst.OUTA[23]
OUTA[24] <= 32x32:inst.OUTA[24]
OUTA[25] <= 32x32:inst.OUTA[25]
OUTA[26] <= 32x32:inst.OUTA[26]
OUTA[27] <= 32x32:inst.OUTA[27]
OUTA[28] <= 32x32:inst.OUTA[28]
OUTA[29] <= 32x32:inst.OUTA[29]
OUTA[30] <= 32x32:inst.OUTA[30]
OUTA[31] <= 32x32:inst.OUTA[31]
CLK => 32x32:inst.CLK
INPUT[0] => 32x32:inst.INPUT[0]
INPUT[1] => 32x32:inst.INPUT[1]
INPUT[2] => 32x32:inst.INPUT[2]
INPUT[3] => 32x32:inst.INPUT[3]
INPUT[4] => 32x32:inst.INPUT[4]
INPUT[5] => 32x32:inst.INPUT[5]
INPUT[6] => 32x32:inst.INPUT[6]
INPUT[7] => 32x32:inst.INPUT[7]
INPUT[8] => 32x32:inst.INPUT[8]
INPUT[9] => 32x32:inst.INPUT[9]
INPUT[10] => 32x32:inst.INPUT[10]
INPUT[11] => 32x32:inst.INPUT[11]
INPUT[12] => 32x32:inst.INPUT[12]
INPUT[13] => 32x32:inst.INPUT[13]
INPUT[14] => 32x32:inst.INPUT[14]
INPUT[15] => 32x32:inst.INPUT[15]
INPUT[16] => 32x32:inst.INPUT[16]
INPUT[17] => 32x32:inst.INPUT[17]
INPUT[18] => 32x32:inst.INPUT[18]
INPUT[19] => 32x32:inst.INPUT[19]
INPUT[20] => 32x32:inst.INPUT[20]
INPUT[21] => 32x32:inst.INPUT[21]
INPUT[22] => 32x32:inst.INPUT[22]
INPUT[23] => 32x32:inst.INPUT[23]
INPUT[24] => 32x32:inst.INPUT[24]
INPUT[25] => 32x32:inst.INPUT[25]
INPUT[26] => 32x32:inst.INPUT[26]
INPUT[27] => 32x32:inst.INPUT[27]
INPUT[28] => 32x32:inst.INPUT[28]
INPUT[29] => 32x32:inst.INPUT[29]
INPUT[30] => 32x32:inst.INPUT[30]
INPUT[31] => 32x32:inst.INPUT[31]
READ_EN_A => read_decode:inst7.READ_EN
ADD24 => read_decode:inst7.IN[4]
ADD23 => read_decode:inst7.IN[3]
ADD22 => read_decode:inst7.IN[2]
ADD21 => read_decode:inst7.IN[1]
ADD20 => read_decode:inst7.IN[0]
READ_EN_B => read_decode:inst8.READ_EN
ADD34 => read_decode:inst8.IN[4]
ADD33 => read_decode:inst8.IN[3]
ADD32 => read_decode:inst8.IN[2]
ADD31 => read_decode:inst8.IN[1]
ADD30 => read_decode:inst8.IN[0]
WE => Decode32bit:inst5.ENABLE
ADD4 => Decode32bit:inst5.IN[4]
ADD3 => Decode32bit:inst5.IN[3]
ADD2 => Decode32bit:inst5.IN[2]
ADD1 => Decode32bit:inst5.IN[1]
ADD0 => Decode32bit:inst5.IN[0]
OUTB[0] <= 32x32:inst.OUTB[0]
OUTB[1] <= 32x32:inst.OUTB[1]
OUTB[2] <= 32x32:inst.OUTB[2]
OUTB[3] <= 32x32:inst.OUTB[3]
OUTB[4] <= 32x32:inst.OUTB[4]
OUTB[5] <= 32x32:inst.OUTB[5]
OUTB[6] <= 32x32:inst.OUTB[6]
OUTB[7] <= 32x32:inst.OUTB[7]
OUTB[8] <= 32x32:inst.OUTB[8]
OUTB[9] <= 32x32:inst.OUTB[9]
OUTB[10] <= 32x32:inst.OUTB[10]
OUTB[11] <= 32x32:inst.OUTB[11]
OUTB[12] <= 32x32:inst.OUTB[12]
OUTB[13] <= 32x32:inst.OUTB[13]
OUTB[14] <= 32x32:inst.OUTB[14]
OUTB[15] <= 32x32:inst.OUTB[15]
OUTB[16] <= 32x32:inst.OUTB[16]
OUTB[17] <= 32x32:inst.OUTB[17]
OUTB[18] <= 32x32:inst.OUTB[18]
OUTB[19] <= 32x32:inst.OUTB[19]
OUTB[20] <= 32x32:inst.OUTB[20]
OUTB[21] <= 32x32:inst.OUTB[21]
OUTB[22] <= 32x32:inst.OUTB[22]
OUTB[23] <= 32x32:inst.OUTB[23]
OUTB[24] <= 32x32:inst.OUTB[24]
OUTB[25] <= 32x32:inst.OUTB[25]
OUTB[26] <= 32x32:inst.OUTB[26]
OUTB[27] <= 32x32:inst.OUTB[27]
OUTB[28] <= 32x32:inst.OUTB[28]
OUTB[29] <= 32x32:inst.OUTB[29]
OUTB[30] <= 32x32:inst.OUTB[30]
OUTB[31] <= 32x32:inst.OUTB[31]


|register_file|32x32:inst
OUTA[0] <= OUTA~31.DB_MAX_OUTPUT_PORT_TYPE
OUTA[1] <= OUTA~30.DB_MAX_OUTPUT_PORT_TYPE
OUTA[2] <= OUTA~29.DB_MAX_OUTPUT_PORT_TYPE
OUTA[3] <= OUTA~28.DB_MAX_OUTPUT_PORT_TYPE
OUTA[4] <= OUTA~27.DB_MAX_OUTPUT_PORT_TYPE
OUTA[5] <= OUTA~26.DB_MAX_OUTPUT_PORT_TYPE
OUTA[6] <= OUTA~25.DB_MAX_OUTPUT_PORT_TYPE
OUTA[7] <= OUTA~24.DB_MAX_OUTPUT_PORT_TYPE
OUTA[8] <= OUTA~23.DB_MAX_OUTPUT_PORT_TYPE
OUTA[9] <= OUTA~22.DB_MAX_OUTPUT_PORT_TYPE
OUTA[10] <= OUTA~21.DB_MAX_OUTPUT_PORT_TYPE
OUTA[11] <= OUTA~20.DB_MAX_OUTPUT_PORT_TYPE
OUTA[12] <= OUTA~19.DB_MAX_OUTPUT_PORT_TYPE
OUTA[13] <= OUTA~18.DB_MAX_OUTPUT_PORT_TYPE
OUTA[14] <= OUTA~17.DB_MAX_OUTPUT_PORT_TYPE
OUTA[15] <= OUTA~16.DB_MAX_OUTPUT_PORT_TYPE
OUTA[16] <= OUTA~15.DB_MAX_OUTPUT_PORT_TYPE
OUTA[17] <= OUTA~14.DB_MAX_OUTPUT_PORT_TYPE
OUTA[18] <= OUTA~13.DB_MAX_OUTPUT_PORT_TYPE
OUTA[19] <= OUTA~12.DB_MAX_OUTPUT_PORT_TYPE
OUTA[20] <= OUTA~11.DB_MAX_OUTPUT_PORT_TYPE
OUTA[21] <= OUTA~10.DB_MAX_OUTPUT_PORT_TYPE
OUTA[22] <= OUTA~9.DB_MAX_OUTPUT_PORT_TYPE
OUTA[23] <= OUTA~8.DB_MAX_OUTPUT_PORT_TYPE
OUTA[24] <= OUTA~7.DB_MAX_OUTPUT_PORT_TYPE
OUTA[25] <= OUTA~6.DB_MAX_OUTPUT_PORT_TYPE
OUTA[26] <= OUTA~5.DB_MAX_OUTPUT_PORT_TYPE
OUTA[27] <= OUTA~4.DB_MAX_OUTPUT_PORT_TYPE
OUTA[28] <= OUTA~3.DB_MAX_OUTPUT_PORT_TYPE
OUTA[29] <= OUTA~2.DB_MAX_OUTPUT_PORT_TYPE
OUTA[30] <= OUTA~1.DB_MAX_OUTPUT_PORT_TYPE
OUTA[31] <= OUTA~0.DB_MAX_OUTPUT_PORT_TYPE
CLK => 32BITx16:inst2.CLK
CLK => 32BITx16:inst.CLK
INPUT[0] => 32BITx16:inst2.INPUT[0]
INPUT[0] => 32BITx16:inst.INPUT[0]
INPUT[1] => 32BITx16:inst2.INPUT[1]
INPUT[1] => 32BITx16:inst.INPUT[1]
INPUT[2] => 32BITx16:inst2.INPUT[2]
INPUT[2] => 32BITx16:inst.INPUT[2]
INPUT[3] => 32BITx16:inst2.INPUT[3]
INPUT[3] => 32BITx16:inst.INPUT[3]
INPUT[4] => 32BITx16:inst2.INPUT[4]
INPUT[4] => 32BITx16:inst.INPUT[4]
INPUT[5] => 32BITx16:inst2.INPUT[5]
INPUT[5] => 32BITx16:inst.INPUT[5]
INPUT[6] => 32BITx16:inst2.INPUT[6]
INPUT[6] => 32BITx16:inst.INPUT[6]
INPUT[7] => 32BITx16:inst2.INPUT[7]
INPUT[7] => 32BITx16:inst.INPUT[7]
INPUT[8] => 32BITx16:inst2.INPUT[8]
INPUT[8] => 32BITx16:inst.INPUT[8]
INPUT[9] => 32BITx16:inst2.INPUT[9]
INPUT[9] => 32BITx16:inst.INPUT[9]
INPUT[10] => 32BITx16:inst2.INPUT[10]
INPUT[10] => 32BITx16:inst.INPUT[10]
INPUT[11] => 32BITx16:inst2.INPUT[11]
INPUT[11] => 32BITx16:inst.INPUT[11]
INPUT[12] => 32BITx16:inst2.INPUT[12]
INPUT[12] => 32BITx16:inst.INPUT[12]
INPUT[13] => 32BITx16:inst2.INPUT[13]
INPUT[13] => 32BITx16:inst.INPUT[13]
INPUT[14] => 32BITx16:inst2.INPUT[14]
INPUT[14] => 32BITx16:inst.INPUT[14]
INPUT[15] => 32BITx16:inst2.INPUT[15]
INPUT[15] => 32BITx16:inst.INPUT[15]
INPUT[16] => 32BITx16:inst2.INPUT[16]
INPUT[16] => 32BITx16:inst.INPUT[16]
INPUT[17] => 32BITx16:inst2.INPUT[17]
INPUT[17] => 32BITx16:inst.INPUT[17]
INPUT[18] => 32BITx16:inst2.INPUT[18]
INPUT[18] => 32BITx16:inst.INPUT[18]
INPUT[19] => 32BITx16:inst2.INPUT[19]
INPUT[19] => 32BITx16:inst.INPUT[19]
INPUT[20] => 32BITx16:inst2.INPUT[20]
INPUT[20] => 32BITx16:inst.INPUT[20]
INPUT[21] => 32BITx16:inst2.INPUT[21]
INPUT[21] => 32BITx16:inst.INPUT[21]
INPUT[22] => 32BITx16:inst2.INPUT[22]
INPUT[22] => 32BITx16:inst.INPUT[22]
INPUT[23] => 32BITx16:inst2.INPUT[23]
INPUT[23] => 32BITx16:inst.INPUT[23]
INPUT[24] => 32BITx16:inst2.INPUT[24]
INPUT[24] => 32BITx16:inst.INPUT[24]
INPUT[25] => 32BITx16:inst2.INPUT[25]
INPUT[25] => 32BITx16:inst.INPUT[25]
INPUT[26] => 32BITx16:inst2.INPUT[26]
INPUT[26] => 32BITx16:inst.INPUT[26]
INPUT[27] => 32BITx16:inst2.INPUT[27]
INPUT[27] => 32BITx16:inst.INPUT[27]
INPUT[28] => 32BITx16:inst2.INPUT[28]
INPUT[28] => 32BITx16:inst.INPUT[28]
INPUT[29] => 32BITx16:inst2.INPUT[29]
INPUT[29] => 32BITx16:inst.INPUT[29]
INPUT[30] => 32BITx16:inst2.INPUT[30]
INPUT[30] => 32BITx16:inst.INPUT[30]
INPUT[31] => 32BITx16:inst2.INPUT[31]
INPUT[31] => 32BITx16:inst.INPUT[31]
Read_select_PortA[0] => 32BITx16:inst2.Read_select_PortA[15]
Read_select_PortA[1] => 32BITx16:inst2.Read_select_PortA[14]
Read_select_PortA[2] => 32BITx16:inst2.Read_select_PortA[13]
Read_select_PortA[3] => 32BITx16:inst2.Read_select_PortA[12]
Read_select_PortA[4] => 32BITx16:inst2.Read_select_PortA[11]
Read_select_PortA[5] => 32BITx16:inst2.Read_select_PortA[10]
Read_select_PortA[6] => 32BITx16:inst2.Read_select_PortA[9]
Read_select_PortA[7] => 32BITx16:inst2.Read_select_PortA[8]
Read_select_PortA[8] => 32BITx16:inst2.Read_select_PortA[7]
Read_select_PortA[9] => 32BITx16:inst2.Read_select_PortA[6]
Read_select_PortA[10] => 32BITx16:inst2.Read_select_PortA[5]
Read_select_PortA[11] => 32BITx16:inst2.Read_select_PortA[4]
Read_select_PortA[12] => 32BITx16:inst2.Read_select_PortA[3]
Read_select_PortA[13] => 32BITx16:inst2.Read_select_PortA[2]
Read_select_PortA[14] => 32BITx16:inst2.Read_select_PortA[1]
Read_select_PortA[15] => 32BITx16:inst2.Read_select_PortA[0]
Read_select_PortA[16] => 32BITx16:inst.Read_select_PortA[15]
Read_select_PortA[17] => 32BITx16:inst.Read_select_PortA[14]
Read_select_PortA[18] => 32BITx16:inst.Read_select_PortA[13]
Read_select_PortA[19] => 32BITx16:inst.Read_select_PortA[12]
Read_select_PortA[20] => 32BITx16:inst.Read_select_PortA[11]
Read_select_PortA[21] => 32BITx16:inst.Read_select_PortA[10]
Read_select_PortA[22] => 32BITx16:inst.Read_select_PortA[9]
Read_select_PortA[23] => 32BITx16:inst.Read_select_PortA[8]
Read_select_PortA[24] => 32BITx16:inst.Read_select_PortA[7]
Read_select_PortA[25] => 32BITx16:inst.Read_select_PortA[6]
Read_select_PortA[26] => 32BITx16:inst.Read_select_PortA[5]
Read_select_PortA[27] => 32BITx16:inst.Read_select_PortA[4]
Read_select_PortA[28] => 32BITx16:inst.Read_select_PortA[3]
Read_select_PortA[29] => 32BITx16:inst.Read_select_PortA[2]
Read_select_PortA[30] => 32BITx16:inst.Read_select_PortA[1]
Read_select_PortA[31] => 32BITx16:inst.Read_select_PortA[0]
Read_select_PortB[0] => 32BITx16:inst2.Read_select_PortB[15]
Read_select_PortB[1] => 32BITx16:inst2.Read_select_PortB[14]
Read_select_PortB[2] => 32BITx16:inst2.Read_select_PortB[13]
Read_select_PortB[3] => 32BITx16:inst2.Read_select_PortB[12]
Read_select_PortB[4] => 32BITx16:inst2.Read_select_PortB[11]
Read_select_PortB[5] => 32BITx16:inst2.Read_select_PortB[10]
Read_select_PortB[6] => 32BITx16:inst2.Read_select_PortB[9]
Read_select_PortB[7] => 32BITx16:inst2.Read_select_PortB[8]
Read_select_PortB[8] => 32BITx16:inst2.Read_select_PortB[7]
Read_select_PortB[9] => 32BITx16:inst2.Read_select_PortB[6]
Read_select_PortB[10] => 32BITx16:inst2.Read_select_PortB[5]
Read_select_PortB[11] => 32BITx16:inst2.Read_select_PortB[4]
Read_select_PortB[12] => 32BITx16:inst2.Read_select_PortB[3]
Read_select_PortB[13] => 32BITx16:inst2.Read_select_PortB[2]
Read_select_PortB[14] => 32BITx16:inst2.Read_select_PortB[1]
Read_select_PortB[15] => 32BITx16:inst2.Read_select_PortB[0]
Read_select_PortB[16] => 32BITx16:inst.Read_select_PortB[15]
Read_select_PortB[17] => 32BITx16:inst.Read_select_PortB[14]
Read_select_PortB[18] => 32BITx16:inst.Read_select_PortB[13]
Read_select_PortB[19] => 32BITx16:inst.Read_select_PortB[12]
Read_select_PortB[20] => 32BITx16:inst.Read_select_PortB[11]
Read_select_PortB[21] => 32BITx16:inst.Read_select_PortB[10]
Read_select_PortB[22] => 32BITx16:inst.Read_select_PortB[9]
Read_select_PortB[23] => 32BITx16:inst.Read_select_PortB[8]
Read_select_PortB[24] => 32BITx16:inst.Read_select_PortB[7]
Read_select_PortB[25] => 32BITx16:inst.Read_select_PortB[6]
Read_select_PortB[26] => 32BITx16:inst.Read_select_PortB[5]
Read_select_PortB[27] => 32BITx16:inst.Read_select_PortB[4]
Read_select_PortB[28] => 32BITx16:inst.Read_select_PortB[3]
Read_select_PortB[29] => 32BITx16:inst.Read_select_PortB[2]
Read_select_PortB[30] => 32BITx16:inst.Read_select_PortB[1]
Read_select_PortB[31] => 32BITx16:inst.Read_select_PortB[0]
Write_select[0] => 32BITx16:inst2.Write_select[15]
Write_select[1] => 32BITx16:inst2.Write_select[14]
Write_select[2] => 32BITx16:inst2.Write_select[13]
Write_select[3] => 32BITx16:inst2.Write_select[12]
Write_select[4] => 32BITx16:inst2.Write_select[11]
Write_select[5] => 32BITx16:inst2.Write_select[10]
Write_select[6] => 32BITx16:inst2.Write_select[9]
Write_select[7] => 32BITx16:inst2.Write_select[8]
Write_select[8] => 32BITx16:inst2.Write_select[7]
Write_select[9] => 32BITx16:inst2.Write_select[6]
Write_select[10] => 32BITx16:inst2.Write_select[5]
Write_select[11] => 32BITx16:inst2.Write_select[4]
Write_select[12] => 32BITx16:inst2.Write_select[3]
Write_select[13] => 32BITx16:inst2.Write_select[2]
Write_select[14] => 32BITx16:inst2.Write_select[1]
Write_select[15] => 32BITx16:inst2.Write_select[0]
Write_select[16] => 32BITx16:inst.Write_select[15]
Write_select[17] => 32BITx16:inst.Write_select[14]
Write_select[18] => 32BITx16:inst.Write_select[13]
Write_select[19] => 32BITx16:inst.Write_select[12]
Write_select[20] => 32BITx16:inst.Write_select[11]
Write_select[21] => 32BITx16:inst.Write_select[10]
Write_select[22] => 32BITx16:inst.Write_select[9]
Write_select[23] => 32BITx16:inst.Write_select[8]
Write_select[24] => 32BITx16:inst.Write_select[7]
Write_select[25] => 32BITx16:inst.Write_select[6]
Write_select[26] => 32BITx16:inst.Write_select[5]
Write_select[27] => 32BITx16:inst.Write_select[4]
Write_select[28] => 32BITx16:inst.Write_select[3]
Write_select[29] => 32BITx16:inst.Write_select[2]
Write_select[30] => 32BITx16:inst.Write_select[1]
Write_select[31] => 32BITx16:inst.Write_select[0]
OUTB[0] <= OUTB~31.DB_MAX_OUTPUT_PORT_TYPE
OUTB[1] <= OUTB~30.DB_MAX_OUTPUT_PORT_TYPE
OUTB[2] <= OUTB~29.DB_MAX_OUTPUT_PORT_TYPE
OUTB[3] <= OUTB~28.DB_MAX_OUTPUT_PORT_TYPE
OUTB[4] <= OUTB~27.DB_MAX_OUTPUT_PORT_TYPE
OUTB[5] <= OUTB~26.DB_MAX_OUTPUT_PORT_TYPE
OUTB[6] <= OUTB~25.DB_MAX_OUTPUT_PORT_TYPE
OUTB[7] <= OUTB~24.DB_MAX_OUTPUT_PORT_TYPE
OUTB[8] <= OUTB~23.DB_MAX_OUTPUT_PORT_TYPE
OUTB[9] <= OUTB~22.DB_MAX_OUTPUT_PORT_TYPE
OUTB[10] <= OUTB~21.DB_MAX_OUTPUT_PORT_TYPE
OUTB[11] <= OUTB~20.DB_MAX_OUTPUT_PORT_TYPE
OUTB[12] <= OUTB~19.DB_MAX_OUTPUT_PORT_TYPE
OUTB[13] <= OUTB~18.DB_MAX_OUTPUT_PORT_TYPE
OUTB[14] <= OUTB~17.DB_MAX_OUTPUT_PORT_TYPE
OUTB[15] <= OUTB~16.DB_MAX_OUTPUT_PORT_TYPE
OUTB[16] <= OUTB~15.DB_MAX_OUTPUT_PORT_TYPE
OUTB[17] <= OUTB~14.DB_MAX_OUTPUT_PORT_TYPE
OUTB[18] <= OUTB~13.DB_MAX_OUTPUT_PORT_TYPE
OUTB[19] <= OUTB~12.DB_MAX_OUTPUT_PORT_TYPE
OUTB[20] <= OUTB~11.DB_MAX_OUTPUT_PORT_TYPE
OUTB[21] <= OUTB~10.DB_MAX_OUTPUT_PORT_TYPE
OUTB[22] <= OUTB~9.DB_MAX_OUTPUT_PORT_TYPE
OUTB[23] <= OUTB~8.DB_MAX_OUTPUT_PORT_TYPE
OUTB[24] <= OUTB~7.DB_MAX_OUTPUT_PORT_TYPE
OUTB[25] <= OUTB~6.DB_MAX_OUTPUT_PORT_TYPE
OUTB[26] <= OUTB~5.DB_MAX_OUTPUT_PORT_TYPE
OUTB[27] <= OUTB~4.DB_MAX_OUTPUT_PORT_TYPE
OUTB[28] <= OUTB~3.DB_MAX_OUTPUT_PORT_TYPE
OUTB[29] <= OUTB~2.DB_MAX_OUTPUT_PORT_TYPE
OUTB[30] <= OUTB~1.DB_MAX_OUTPUT_PORT_TYPE
OUTB[31] <= OUTB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2
OUTA[0] <= OUTA~31.DB_MAX_OUTPUT_PORT_TYPE
OUTA[1] <= OUTA~30.DB_MAX_OUTPUT_PORT_TYPE
OUTA[2] <= OUTA~29.DB_MAX_OUTPUT_PORT_TYPE
OUTA[3] <= OUTA~28.DB_MAX_OUTPUT_PORT_TYPE
OUTA[4] <= OUTA~27.DB_MAX_OUTPUT_PORT_TYPE
OUTA[5] <= OUTA~26.DB_MAX_OUTPUT_PORT_TYPE
OUTA[6] <= OUTA~25.DB_MAX_OUTPUT_PORT_TYPE
OUTA[7] <= OUTA~24.DB_MAX_OUTPUT_PORT_TYPE
OUTA[8] <= OUTA~23.DB_MAX_OUTPUT_PORT_TYPE
OUTA[9] <= OUTA~22.DB_MAX_OUTPUT_PORT_TYPE
OUTA[10] <= OUTA~21.DB_MAX_OUTPUT_PORT_TYPE
OUTA[11] <= OUTA~20.DB_MAX_OUTPUT_PORT_TYPE
OUTA[12] <= OUTA~19.DB_MAX_OUTPUT_PORT_TYPE
OUTA[13] <= OUTA~18.DB_MAX_OUTPUT_PORT_TYPE
OUTA[14] <= OUTA~17.DB_MAX_OUTPUT_PORT_TYPE
OUTA[15] <= OUTA~16.DB_MAX_OUTPUT_PORT_TYPE
OUTA[16] <= OUTA~15.DB_MAX_OUTPUT_PORT_TYPE
OUTA[17] <= OUTA~14.DB_MAX_OUTPUT_PORT_TYPE
OUTA[18] <= OUTA~13.DB_MAX_OUTPUT_PORT_TYPE
OUTA[19] <= OUTA~12.DB_MAX_OUTPUT_PORT_TYPE
OUTA[20] <= OUTA~11.DB_MAX_OUTPUT_PORT_TYPE
OUTA[21] <= OUTA~10.DB_MAX_OUTPUT_PORT_TYPE
OUTA[22] <= OUTA~9.DB_MAX_OUTPUT_PORT_TYPE
OUTA[23] <= OUTA~8.DB_MAX_OUTPUT_PORT_TYPE
OUTA[24] <= OUTA~7.DB_MAX_OUTPUT_PORT_TYPE
OUTA[25] <= OUTA~6.DB_MAX_OUTPUT_PORT_TYPE
OUTA[26] <= OUTA~5.DB_MAX_OUTPUT_PORT_TYPE
OUTA[27] <= OUTA~4.DB_MAX_OUTPUT_PORT_TYPE
OUTA[28] <= OUTA~3.DB_MAX_OUTPUT_PORT_TYPE
OUTA[29] <= OUTA~2.DB_MAX_OUTPUT_PORT_TYPE
OUTA[30] <= OUTA~1.DB_MAX_OUTPUT_PORT_TYPE
OUTA[31] <= OUTA~0.DB_MAX_OUTPUT_PORT_TYPE
CLK => 32BITx4:inst.Clk
CLK => 32BITx4:inst1.Clk
CLK => 32BITx4:inst2.Clk
CLK => 32BITx4:inst3.Clk
INPUT[0] => 32BITx4:inst.INPUT[0]
INPUT[0] => 32BITx4:inst1.INPUT[0]
INPUT[0] => 32BITx4:inst2.INPUT[0]
INPUT[0] => 32BITx4:inst3.INPUT[0]
INPUT[1] => 32BITx4:inst.INPUT[1]
INPUT[1] => 32BITx4:inst1.INPUT[1]
INPUT[1] => 32BITx4:inst2.INPUT[1]
INPUT[1] => 32BITx4:inst3.INPUT[1]
INPUT[2] => 32BITx4:inst.INPUT[2]
INPUT[2] => 32BITx4:inst1.INPUT[2]
INPUT[2] => 32BITx4:inst2.INPUT[2]
INPUT[2] => 32BITx4:inst3.INPUT[2]
INPUT[3] => 32BITx4:inst.INPUT[3]
INPUT[3] => 32BITx4:inst1.INPUT[3]
INPUT[3] => 32BITx4:inst2.INPUT[3]
INPUT[3] => 32BITx4:inst3.INPUT[3]
INPUT[4] => 32BITx4:inst.INPUT[4]
INPUT[4] => 32BITx4:inst1.INPUT[4]
INPUT[4] => 32BITx4:inst2.INPUT[4]
INPUT[4] => 32BITx4:inst3.INPUT[4]
INPUT[5] => 32BITx4:inst.INPUT[5]
INPUT[5] => 32BITx4:inst1.INPUT[5]
INPUT[5] => 32BITx4:inst2.INPUT[5]
INPUT[5] => 32BITx4:inst3.INPUT[5]
INPUT[6] => 32BITx4:inst.INPUT[6]
INPUT[6] => 32BITx4:inst1.INPUT[6]
INPUT[6] => 32BITx4:inst2.INPUT[6]
INPUT[6] => 32BITx4:inst3.INPUT[6]
INPUT[7] => 32BITx4:inst.INPUT[7]
INPUT[7] => 32BITx4:inst1.INPUT[7]
INPUT[7] => 32BITx4:inst2.INPUT[7]
INPUT[7] => 32BITx4:inst3.INPUT[7]
INPUT[8] => 32BITx4:inst.INPUT[8]
INPUT[8] => 32BITx4:inst1.INPUT[8]
INPUT[8] => 32BITx4:inst2.INPUT[8]
INPUT[8] => 32BITx4:inst3.INPUT[8]
INPUT[9] => 32BITx4:inst.INPUT[9]
INPUT[9] => 32BITx4:inst1.INPUT[9]
INPUT[9] => 32BITx4:inst2.INPUT[9]
INPUT[9] => 32BITx4:inst3.INPUT[9]
INPUT[10] => 32BITx4:inst.INPUT[10]
INPUT[10] => 32BITx4:inst1.INPUT[10]
INPUT[10] => 32BITx4:inst2.INPUT[10]
INPUT[10] => 32BITx4:inst3.INPUT[10]
INPUT[11] => 32BITx4:inst.INPUT[11]
INPUT[11] => 32BITx4:inst1.INPUT[11]
INPUT[11] => 32BITx4:inst2.INPUT[11]
INPUT[11] => 32BITx4:inst3.INPUT[11]
INPUT[12] => 32BITx4:inst.INPUT[12]
INPUT[12] => 32BITx4:inst1.INPUT[12]
INPUT[12] => 32BITx4:inst2.INPUT[12]
INPUT[12] => 32BITx4:inst3.INPUT[12]
INPUT[13] => 32BITx4:inst.INPUT[13]
INPUT[13] => 32BITx4:inst1.INPUT[13]
INPUT[13] => 32BITx4:inst2.INPUT[13]
INPUT[13] => 32BITx4:inst3.INPUT[13]
INPUT[14] => 32BITx4:inst.INPUT[14]
INPUT[14] => 32BITx4:inst1.INPUT[14]
INPUT[14] => 32BITx4:inst2.INPUT[14]
INPUT[14] => 32BITx4:inst3.INPUT[14]
INPUT[15] => 32BITx4:inst.INPUT[15]
INPUT[15] => 32BITx4:inst1.INPUT[15]
INPUT[15] => 32BITx4:inst2.INPUT[15]
INPUT[15] => 32BITx4:inst3.INPUT[15]
INPUT[16] => 32BITx4:inst.INPUT[16]
INPUT[16] => 32BITx4:inst1.INPUT[16]
INPUT[16] => 32BITx4:inst2.INPUT[16]
INPUT[16] => 32BITx4:inst3.INPUT[16]
INPUT[17] => 32BITx4:inst.INPUT[17]
INPUT[17] => 32BITx4:inst1.INPUT[17]
INPUT[17] => 32BITx4:inst2.INPUT[17]
INPUT[17] => 32BITx4:inst3.INPUT[17]
INPUT[18] => 32BITx4:inst.INPUT[18]
INPUT[18] => 32BITx4:inst1.INPUT[18]
INPUT[18] => 32BITx4:inst2.INPUT[18]
INPUT[18] => 32BITx4:inst3.INPUT[18]
INPUT[19] => 32BITx4:inst.INPUT[19]
INPUT[19] => 32BITx4:inst1.INPUT[19]
INPUT[19] => 32BITx4:inst2.INPUT[19]
INPUT[19] => 32BITx4:inst3.INPUT[19]
INPUT[20] => 32BITx4:inst.INPUT[20]
INPUT[20] => 32BITx4:inst1.INPUT[20]
INPUT[20] => 32BITx4:inst2.INPUT[20]
INPUT[20] => 32BITx4:inst3.INPUT[20]
INPUT[21] => 32BITx4:inst.INPUT[21]
INPUT[21] => 32BITx4:inst1.INPUT[21]
INPUT[21] => 32BITx4:inst2.INPUT[21]
INPUT[21] => 32BITx4:inst3.INPUT[21]
INPUT[22] => 32BITx4:inst.INPUT[22]
INPUT[22] => 32BITx4:inst1.INPUT[22]
INPUT[22] => 32BITx4:inst2.INPUT[22]
INPUT[22] => 32BITx4:inst3.INPUT[22]
INPUT[23] => 32BITx4:inst.INPUT[23]
INPUT[23] => 32BITx4:inst1.INPUT[23]
INPUT[23] => 32BITx4:inst2.INPUT[23]
INPUT[23] => 32BITx4:inst3.INPUT[23]
INPUT[24] => 32BITx4:inst.INPUT[24]
INPUT[24] => 32BITx4:inst1.INPUT[24]
INPUT[24] => 32BITx4:inst2.INPUT[24]
INPUT[24] => 32BITx4:inst3.INPUT[24]
INPUT[25] => 32BITx4:inst.INPUT[25]
INPUT[25] => 32BITx4:inst1.INPUT[25]
INPUT[25] => 32BITx4:inst2.INPUT[25]
INPUT[25] => 32BITx4:inst3.INPUT[25]
INPUT[26] => 32BITx4:inst.INPUT[26]
INPUT[26] => 32BITx4:inst1.INPUT[26]
INPUT[26] => 32BITx4:inst2.INPUT[26]
INPUT[26] => 32BITx4:inst3.INPUT[26]
INPUT[27] => 32BITx4:inst.INPUT[27]
INPUT[27] => 32BITx4:inst1.INPUT[27]
INPUT[27] => 32BITx4:inst2.INPUT[27]
INPUT[27] => 32BITx4:inst3.INPUT[27]
INPUT[28] => 32BITx4:inst.INPUT[28]
INPUT[28] => 32BITx4:inst1.INPUT[28]
INPUT[28] => 32BITx4:inst2.INPUT[28]
INPUT[28] => 32BITx4:inst3.INPUT[28]
INPUT[29] => 32BITx4:inst.INPUT[29]
INPUT[29] => 32BITx4:inst1.INPUT[29]
INPUT[29] => 32BITx4:inst2.INPUT[29]
INPUT[29] => 32BITx4:inst3.INPUT[29]
INPUT[30] => 32BITx4:inst.INPUT[30]
INPUT[30] => 32BITx4:inst1.INPUT[30]
INPUT[30] => 32BITx4:inst2.INPUT[30]
INPUT[30] => 32BITx4:inst3.INPUT[30]
INPUT[31] => 32BITx4:inst.INPUT[31]
INPUT[31] => 32BITx4:inst1.INPUT[31]
INPUT[31] => 32BITx4:inst2.INPUT[31]
INPUT[31] => 32BITx4:inst3.INPUT[31]
Read_select_PortA[0] => 32BITx4:inst3.Read_select_PortA[0]
Read_select_PortA[1] => 32BITx4:inst3.Read_select_PortA[1]
Read_select_PortA[2] => 32BITx4:inst3.Read_select_PortA[2]
Read_select_PortA[3] => 32BITx4:inst3.Read_select_PortA[3]
Read_select_PortA[4] => 32BITx4:inst2.Read_select_PortA[0]
Read_select_PortA[5] => 32BITx4:inst2.Read_select_PortA[1]
Read_select_PortA[6] => 32BITx4:inst2.Read_select_PortA[2]
Read_select_PortA[7] => 32BITx4:inst2.Read_select_PortA[3]
Read_select_PortA[8] => 32BITx4:inst1.Read_select_PortA[0]
Read_select_PortA[9] => 32BITx4:inst1.Read_select_PortA[1]
Read_select_PortA[10] => 32BITx4:inst1.Read_select_PortA[2]
Read_select_PortA[11] => 32BITx4:inst1.Read_select_PortA[3]
Read_select_PortA[12] => 32BITx4:inst.Read_select_PortA[0]
Read_select_PortA[13] => 32BITx4:inst.Read_select_PortA[1]
Read_select_PortA[14] => 32BITx4:inst.Read_select_PortA[2]
Read_select_PortA[15] => 32BITx4:inst.Read_select_PortA[3]
Read_select_PortB[0] => 32BITx4:inst3.Read_select_PortB[0]
Read_select_PortB[1] => 32BITx4:inst3.Read_select_PortB[1]
Read_select_PortB[2] => 32BITx4:inst3.Read_select_PortB[2]
Read_select_PortB[3] => 32BITx4:inst3.Read_select_PortB[3]
Read_select_PortB[4] => 32BITx4:inst2.Read_select_PortB[0]
Read_select_PortB[5] => 32BITx4:inst2.Read_select_PortB[1]
Read_select_PortB[6] => 32BITx4:inst2.Read_select_PortB[2]
Read_select_PortB[7] => 32BITx4:inst2.Read_select_PortB[3]
Read_select_PortB[8] => 32BITx4:inst1.Read_select_PortB[0]
Read_select_PortB[9] => 32BITx4:inst1.Read_select_PortB[1]
Read_select_PortB[10] => 32BITx4:inst1.Read_select_PortB[2]
Read_select_PortB[11] => 32BITx4:inst1.Read_select_PortB[3]
Read_select_PortB[12] => 32BITx4:inst.Read_select_PortB[0]
Read_select_PortB[13] => 32BITx4:inst.Read_select_PortB[1]
Read_select_PortB[14] => 32BITx4:inst.Read_select_PortB[2]
Read_select_PortB[15] => 32BITx4:inst.Read_select_PortB[3]
Write_select[0] => 32BITx4:inst3.Write_select[0]
Write_select[1] => 32BITx4:inst3.Write_select[1]
Write_select[2] => 32BITx4:inst3.Write_select[2]
Write_select[3] => 32BITx4:inst3.Write_select[3]
Write_select[4] => 32BITx4:inst2.Write_select[0]
Write_select[5] => 32BITx4:inst2.Write_select[1]
Write_select[6] => 32BITx4:inst2.Write_select[2]
Write_select[7] => 32BITx4:inst2.Write_select[3]
Write_select[8] => 32BITx4:inst1.Write_select[0]
Write_select[9] => 32BITx4:inst1.Write_select[1]
Write_select[10] => 32BITx4:inst1.Write_select[2]
Write_select[11] => 32BITx4:inst1.Write_select[3]
Write_select[12] => 32BITx4:inst.Write_select[0]
Write_select[13] => 32BITx4:inst.Write_select[1]
Write_select[14] => 32BITx4:inst.Write_select[2]
Write_select[15] => 32BITx4:inst.Write_select[3]
OUTB[0] <= OUTB~31.DB_MAX_OUTPUT_PORT_TYPE
OUTB[1] <= OUTB~30.DB_MAX_OUTPUT_PORT_TYPE
OUTB[2] <= OUTB~29.DB_MAX_OUTPUT_PORT_TYPE
OUTB[3] <= OUTB~28.DB_MAX_OUTPUT_PORT_TYPE
OUTB[4] <= OUTB~27.DB_MAX_OUTPUT_PORT_TYPE
OUTB[5] <= OUTB~26.DB_MAX_OUTPUT_PORT_TYPE
OUTB[6] <= OUTB~25.DB_MAX_OUTPUT_PORT_TYPE
OUTB[7] <= OUTB~24.DB_MAX_OUTPUT_PORT_TYPE
OUTB[8] <= OUTB~23.DB_MAX_OUTPUT_PORT_TYPE
OUTB[9] <= OUTB~22.DB_MAX_OUTPUT_PORT_TYPE
OUTB[10] <= OUTB~21.DB_MAX_OUTPUT_PORT_TYPE
OUTB[11] <= OUTB~20.DB_MAX_OUTPUT_PORT_TYPE
OUTB[12] <= OUTB~19.DB_MAX_OUTPUT_PORT_TYPE
OUTB[13] <= OUTB~18.DB_MAX_OUTPUT_PORT_TYPE
OUTB[14] <= OUTB~17.DB_MAX_OUTPUT_PORT_TYPE
OUTB[15] <= OUTB~16.DB_MAX_OUTPUT_PORT_TYPE
OUTB[16] <= OUTB~15.DB_MAX_OUTPUT_PORT_TYPE
OUTB[17] <= OUTB~14.DB_MAX_OUTPUT_PORT_TYPE
OUTB[18] <= OUTB~13.DB_MAX_OUTPUT_PORT_TYPE
OUTB[19] <= OUTB~12.DB_MAX_OUTPUT_PORT_TYPE
OUTB[20] <= OUTB~11.DB_MAX_OUTPUT_PORT_TYPE
OUTB[21] <= OUTB~10.DB_MAX_OUTPUT_PORT_TYPE
OUTB[22] <= OUTB~9.DB_MAX_OUTPUT_PORT_TYPE
OUTB[23] <= OUTB~8.DB_MAX_OUTPUT_PORT_TYPE
OUTB[24] <= OUTB~7.DB_MAX_OUTPUT_PORT_TYPE
OUTB[25] <= OUTB~6.DB_MAX_OUTPUT_PORT_TYPE
OUTB[26] <= OUTB~5.DB_MAX_OUTPUT_PORT_TYPE
OUTB[27] <= OUTB~4.DB_MAX_OUTPUT_PORT_TYPE
OUTB[28] <= OUTB~3.DB_MAX_OUTPUT_PORT_TYPE
OUTB[29] <= OUTB~2.DB_MAX_OUTPUT_PORT_TYPE
OUTB[30] <= OUTB~1.DB_MAX_OUTPUT_PORT_TYPE
OUTB[31] <= OUTB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst2|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst
OUTA[0] <= OUTA~31.DB_MAX_OUTPUT_PORT_TYPE
OUTA[1] <= OUTA~30.DB_MAX_OUTPUT_PORT_TYPE
OUTA[2] <= OUTA~29.DB_MAX_OUTPUT_PORT_TYPE
OUTA[3] <= OUTA~28.DB_MAX_OUTPUT_PORT_TYPE
OUTA[4] <= OUTA~27.DB_MAX_OUTPUT_PORT_TYPE
OUTA[5] <= OUTA~26.DB_MAX_OUTPUT_PORT_TYPE
OUTA[6] <= OUTA~25.DB_MAX_OUTPUT_PORT_TYPE
OUTA[7] <= OUTA~24.DB_MAX_OUTPUT_PORT_TYPE
OUTA[8] <= OUTA~23.DB_MAX_OUTPUT_PORT_TYPE
OUTA[9] <= OUTA~22.DB_MAX_OUTPUT_PORT_TYPE
OUTA[10] <= OUTA~21.DB_MAX_OUTPUT_PORT_TYPE
OUTA[11] <= OUTA~20.DB_MAX_OUTPUT_PORT_TYPE
OUTA[12] <= OUTA~19.DB_MAX_OUTPUT_PORT_TYPE
OUTA[13] <= OUTA~18.DB_MAX_OUTPUT_PORT_TYPE
OUTA[14] <= OUTA~17.DB_MAX_OUTPUT_PORT_TYPE
OUTA[15] <= OUTA~16.DB_MAX_OUTPUT_PORT_TYPE
OUTA[16] <= OUTA~15.DB_MAX_OUTPUT_PORT_TYPE
OUTA[17] <= OUTA~14.DB_MAX_OUTPUT_PORT_TYPE
OUTA[18] <= OUTA~13.DB_MAX_OUTPUT_PORT_TYPE
OUTA[19] <= OUTA~12.DB_MAX_OUTPUT_PORT_TYPE
OUTA[20] <= OUTA~11.DB_MAX_OUTPUT_PORT_TYPE
OUTA[21] <= OUTA~10.DB_MAX_OUTPUT_PORT_TYPE
OUTA[22] <= OUTA~9.DB_MAX_OUTPUT_PORT_TYPE
OUTA[23] <= OUTA~8.DB_MAX_OUTPUT_PORT_TYPE
OUTA[24] <= OUTA~7.DB_MAX_OUTPUT_PORT_TYPE
OUTA[25] <= OUTA~6.DB_MAX_OUTPUT_PORT_TYPE
OUTA[26] <= OUTA~5.DB_MAX_OUTPUT_PORT_TYPE
OUTA[27] <= OUTA~4.DB_MAX_OUTPUT_PORT_TYPE
OUTA[28] <= OUTA~3.DB_MAX_OUTPUT_PORT_TYPE
OUTA[29] <= OUTA~2.DB_MAX_OUTPUT_PORT_TYPE
OUTA[30] <= OUTA~1.DB_MAX_OUTPUT_PORT_TYPE
OUTA[31] <= OUTA~0.DB_MAX_OUTPUT_PORT_TYPE
CLK => 32BITx4:inst.Clk
CLK => 32BITx4:inst1.Clk
CLK => 32BITx4:inst2.Clk
CLK => 32BITx4:inst3.Clk
INPUT[0] => 32BITx4:inst.INPUT[0]
INPUT[0] => 32BITx4:inst1.INPUT[0]
INPUT[0] => 32BITx4:inst2.INPUT[0]
INPUT[0] => 32BITx4:inst3.INPUT[0]
INPUT[1] => 32BITx4:inst.INPUT[1]
INPUT[1] => 32BITx4:inst1.INPUT[1]
INPUT[1] => 32BITx4:inst2.INPUT[1]
INPUT[1] => 32BITx4:inst3.INPUT[1]
INPUT[2] => 32BITx4:inst.INPUT[2]
INPUT[2] => 32BITx4:inst1.INPUT[2]
INPUT[2] => 32BITx4:inst2.INPUT[2]
INPUT[2] => 32BITx4:inst3.INPUT[2]
INPUT[3] => 32BITx4:inst.INPUT[3]
INPUT[3] => 32BITx4:inst1.INPUT[3]
INPUT[3] => 32BITx4:inst2.INPUT[3]
INPUT[3] => 32BITx4:inst3.INPUT[3]
INPUT[4] => 32BITx4:inst.INPUT[4]
INPUT[4] => 32BITx4:inst1.INPUT[4]
INPUT[4] => 32BITx4:inst2.INPUT[4]
INPUT[4] => 32BITx4:inst3.INPUT[4]
INPUT[5] => 32BITx4:inst.INPUT[5]
INPUT[5] => 32BITx4:inst1.INPUT[5]
INPUT[5] => 32BITx4:inst2.INPUT[5]
INPUT[5] => 32BITx4:inst3.INPUT[5]
INPUT[6] => 32BITx4:inst.INPUT[6]
INPUT[6] => 32BITx4:inst1.INPUT[6]
INPUT[6] => 32BITx4:inst2.INPUT[6]
INPUT[6] => 32BITx4:inst3.INPUT[6]
INPUT[7] => 32BITx4:inst.INPUT[7]
INPUT[7] => 32BITx4:inst1.INPUT[7]
INPUT[7] => 32BITx4:inst2.INPUT[7]
INPUT[7] => 32BITx4:inst3.INPUT[7]
INPUT[8] => 32BITx4:inst.INPUT[8]
INPUT[8] => 32BITx4:inst1.INPUT[8]
INPUT[8] => 32BITx4:inst2.INPUT[8]
INPUT[8] => 32BITx4:inst3.INPUT[8]
INPUT[9] => 32BITx4:inst.INPUT[9]
INPUT[9] => 32BITx4:inst1.INPUT[9]
INPUT[9] => 32BITx4:inst2.INPUT[9]
INPUT[9] => 32BITx4:inst3.INPUT[9]
INPUT[10] => 32BITx4:inst.INPUT[10]
INPUT[10] => 32BITx4:inst1.INPUT[10]
INPUT[10] => 32BITx4:inst2.INPUT[10]
INPUT[10] => 32BITx4:inst3.INPUT[10]
INPUT[11] => 32BITx4:inst.INPUT[11]
INPUT[11] => 32BITx4:inst1.INPUT[11]
INPUT[11] => 32BITx4:inst2.INPUT[11]
INPUT[11] => 32BITx4:inst3.INPUT[11]
INPUT[12] => 32BITx4:inst.INPUT[12]
INPUT[12] => 32BITx4:inst1.INPUT[12]
INPUT[12] => 32BITx4:inst2.INPUT[12]
INPUT[12] => 32BITx4:inst3.INPUT[12]
INPUT[13] => 32BITx4:inst.INPUT[13]
INPUT[13] => 32BITx4:inst1.INPUT[13]
INPUT[13] => 32BITx4:inst2.INPUT[13]
INPUT[13] => 32BITx4:inst3.INPUT[13]
INPUT[14] => 32BITx4:inst.INPUT[14]
INPUT[14] => 32BITx4:inst1.INPUT[14]
INPUT[14] => 32BITx4:inst2.INPUT[14]
INPUT[14] => 32BITx4:inst3.INPUT[14]
INPUT[15] => 32BITx4:inst.INPUT[15]
INPUT[15] => 32BITx4:inst1.INPUT[15]
INPUT[15] => 32BITx4:inst2.INPUT[15]
INPUT[15] => 32BITx4:inst3.INPUT[15]
INPUT[16] => 32BITx4:inst.INPUT[16]
INPUT[16] => 32BITx4:inst1.INPUT[16]
INPUT[16] => 32BITx4:inst2.INPUT[16]
INPUT[16] => 32BITx4:inst3.INPUT[16]
INPUT[17] => 32BITx4:inst.INPUT[17]
INPUT[17] => 32BITx4:inst1.INPUT[17]
INPUT[17] => 32BITx4:inst2.INPUT[17]
INPUT[17] => 32BITx4:inst3.INPUT[17]
INPUT[18] => 32BITx4:inst.INPUT[18]
INPUT[18] => 32BITx4:inst1.INPUT[18]
INPUT[18] => 32BITx4:inst2.INPUT[18]
INPUT[18] => 32BITx4:inst3.INPUT[18]
INPUT[19] => 32BITx4:inst.INPUT[19]
INPUT[19] => 32BITx4:inst1.INPUT[19]
INPUT[19] => 32BITx4:inst2.INPUT[19]
INPUT[19] => 32BITx4:inst3.INPUT[19]
INPUT[20] => 32BITx4:inst.INPUT[20]
INPUT[20] => 32BITx4:inst1.INPUT[20]
INPUT[20] => 32BITx4:inst2.INPUT[20]
INPUT[20] => 32BITx4:inst3.INPUT[20]
INPUT[21] => 32BITx4:inst.INPUT[21]
INPUT[21] => 32BITx4:inst1.INPUT[21]
INPUT[21] => 32BITx4:inst2.INPUT[21]
INPUT[21] => 32BITx4:inst3.INPUT[21]
INPUT[22] => 32BITx4:inst.INPUT[22]
INPUT[22] => 32BITx4:inst1.INPUT[22]
INPUT[22] => 32BITx4:inst2.INPUT[22]
INPUT[22] => 32BITx4:inst3.INPUT[22]
INPUT[23] => 32BITx4:inst.INPUT[23]
INPUT[23] => 32BITx4:inst1.INPUT[23]
INPUT[23] => 32BITx4:inst2.INPUT[23]
INPUT[23] => 32BITx4:inst3.INPUT[23]
INPUT[24] => 32BITx4:inst.INPUT[24]
INPUT[24] => 32BITx4:inst1.INPUT[24]
INPUT[24] => 32BITx4:inst2.INPUT[24]
INPUT[24] => 32BITx4:inst3.INPUT[24]
INPUT[25] => 32BITx4:inst.INPUT[25]
INPUT[25] => 32BITx4:inst1.INPUT[25]
INPUT[25] => 32BITx4:inst2.INPUT[25]
INPUT[25] => 32BITx4:inst3.INPUT[25]
INPUT[26] => 32BITx4:inst.INPUT[26]
INPUT[26] => 32BITx4:inst1.INPUT[26]
INPUT[26] => 32BITx4:inst2.INPUT[26]
INPUT[26] => 32BITx4:inst3.INPUT[26]
INPUT[27] => 32BITx4:inst.INPUT[27]
INPUT[27] => 32BITx4:inst1.INPUT[27]
INPUT[27] => 32BITx4:inst2.INPUT[27]
INPUT[27] => 32BITx4:inst3.INPUT[27]
INPUT[28] => 32BITx4:inst.INPUT[28]
INPUT[28] => 32BITx4:inst1.INPUT[28]
INPUT[28] => 32BITx4:inst2.INPUT[28]
INPUT[28] => 32BITx4:inst3.INPUT[28]
INPUT[29] => 32BITx4:inst.INPUT[29]
INPUT[29] => 32BITx4:inst1.INPUT[29]
INPUT[29] => 32BITx4:inst2.INPUT[29]
INPUT[29] => 32BITx4:inst3.INPUT[29]
INPUT[30] => 32BITx4:inst.INPUT[30]
INPUT[30] => 32BITx4:inst1.INPUT[30]
INPUT[30] => 32BITx4:inst2.INPUT[30]
INPUT[30] => 32BITx4:inst3.INPUT[30]
INPUT[31] => 32BITx4:inst.INPUT[31]
INPUT[31] => 32BITx4:inst1.INPUT[31]
INPUT[31] => 32BITx4:inst2.INPUT[31]
INPUT[31] => 32BITx4:inst3.INPUT[31]
Read_select_PortA[0] => 32BITx4:inst3.Read_select_PortA[0]
Read_select_PortA[1] => 32BITx4:inst3.Read_select_PortA[1]
Read_select_PortA[2] => 32BITx4:inst3.Read_select_PortA[2]
Read_select_PortA[3] => 32BITx4:inst3.Read_select_PortA[3]
Read_select_PortA[4] => 32BITx4:inst2.Read_select_PortA[0]
Read_select_PortA[5] => 32BITx4:inst2.Read_select_PortA[1]
Read_select_PortA[6] => 32BITx4:inst2.Read_select_PortA[2]
Read_select_PortA[7] => 32BITx4:inst2.Read_select_PortA[3]
Read_select_PortA[8] => 32BITx4:inst1.Read_select_PortA[0]
Read_select_PortA[9] => 32BITx4:inst1.Read_select_PortA[1]
Read_select_PortA[10] => 32BITx4:inst1.Read_select_PortA[2]
Read_select_PortA[11] => 32BITx4:inst1.Read_select_PortA[3]
Read_select_PortA[12] => 32BITx4:inst.Read_select_PortA[0]
Read_select_PortA[13] => 32BITx4:inst.Read_select_PortA[1]
Read_select_PortA[14] => 32BITx4:inst.Read_select_PortA[2]
Read_select_PortA[15] => 32BITx4:inst.Read_select_PortA[3]
Read_select_PortB[0] => 32BITx4:inst3.Read_select_PortB[0]
Read_select_PortB[1] => 32BITx4:inst3.Read_select_PortB[1]
Read_select_PortB[2] => 32BITx4:inst3.Read_select_PortB[2]
Read_select_PortB[3] => 32BITx4:inst3.Read_select_PortB[3]
Read_select_PortB[4] => 32BITx4:inst2.Read_select_PortB[0]
Read_select_PortB[5] => 32BITx4:inst2.Read_select_PortB[1]
Read_select_PortB[6] => 32BITx4:inst2.Read_select_PortB[2]
Read_select_PortB[7] => 32BITx4:inst2.Read_select_PortB[3]
Read_select_PortB[8] => 32BITx4:inst1.Read_select_PortB[0]
Read_select_PortB[9] => 32BITx4:inst1.Read_select_PortB[1]
Read_select_PortB[10] => 32BITx4:inst1.Read_select_PortB[2]
Read_select_PortB[11] => 32BITx4:inst1.Read_select_PortB[3]
Read_select_PortB[12] => 32BITx4:inst.Read_select_PortB[0]
Read_select_PortB[13] => 32BITx4:inst.Read_select_PortB[1]
Read_select_PortB[14] => 32BITx4:inst.Read_select_PortB[2]
Read_select_PortB[15] => 32BITx4:inst.Read_select_PortB[3]
Write_select[0] => 32BITx4:inst3.Write_select[0]
Write_select[1] => 32BITx4:inst3.Write_select[1]
Write_select[2] => 32BITx4:inst3.Write_select[2]
Write_select[3] => 32BITx4:inst3.Write_select[3]
Write_select[4] => 32BITx4:inst2.Write_select[0]
Write_select[5] => 32BITx4:inst2.Write_select[1]
Write_select[6] => 32BITx4:inst2.Write_select[2]
Write_select[7] => 32BITx4:inst2.Write_select[3]
Write_select[8] => 32BITx4:inst1.Write_select[0]
Write_select[9] => 32BITx4:inst1.Write_select[1]
Write_select[10] => 32BITx4:inst1.Write_select[2]
Write_select[11] => 32BITx4:inst1.Write_select[3]
Write_select[12] => 32BITx4:inst.Write_select[0]
Write_select[13] => 32BITx4:inst.Write_select[1]
Write_select[14] => 32BITx4:inst.Write_select[2]
Write_select[15] => 32BITx4:inst.Write_select[3]
OUTB[0] <= OUTB~31.DB_MAX_OUTPUT_PORT_TYPE
OUTB[1] <= OUTB~30.DB_MAX_OUTPUT_PORT_TYPE
OUTB[2] <= OUTB~29.DB_MAX_OUTPUT_PORT_TYPE
OUTB[3] <= OUTB~28.DB_MAX_OUTPUT_PORT_TYPE
OUTB[4] <= OUTB~27.DB_MAX_OUTPUT_PORT_TYPE
OUTB[5] <= OUTB~26.DB_MAX_OUTPUT_PORT_TYPE
OUTB[6] <= OUTB~25.DB_MAX_OUTPUT_PORT_TYPE
OUTB[7] <= OUTB~24.DB_MAX_OUTPUT_PORT_TYPE
OUTB[8] <= OUTB~23.DB_MAX_OUTPUT_PORT_TYPE
OUTB[9] <= OUTB~22.DB_MAX_OUTPUT_PORT_TYPE
OUTB[10] <= OUTB~21.DB_MAX_OUTPUT_PORT_TYPE
OUTB[11] <= OUTB~20.DB_MAX_OUTPUT_PORT_TYPE
OUTB[12] <= OUTB~19.DB_MAX_OUTPUT_PORT_TYPE
OUTB[13] <= OUTB~18.DB_MAX_OUTPUT_PORT_TYPE
OUTB[14] <= OUTB~17.DB_MAX_OUTPUT_PORT_TYPE
OUTB[15] <= OUTB~16.DB_MAX_OUTPUT_PORT_TYPE
OUTB[16] <= OUTB~15.DB_MAX_OUTPUT_PORT_TYPE
OUTB[17] <= OUTB~14.DB_MAX_OUTPUT_PORT_TYPE
OUTB[18] <= OUTB~13.DB_MAX_OUTPUT_PORT_TYPE
OUTB[19] <= OUTB~12.DB_MAX_OUTPUT_PORT_TYPE
OUTB[20] <= OUTB~11.DB_MAX_OUTPUT_PORT_TYPE
OUTB[21] <= OUTB~10.DB_MAX_OUTPUT_PORT_TYPE
OUTB[22] <= OUTB~9.DB_MAX_OUTPUT_PORT_TYPE
OUTB[23] <= OUTB~8.DB_MAX_OUTPUT_PORT_TYPE
OUTB[24] <= OUTB~7.DB_MAX_OUTPUT_PORT_TYPE
OUTB[25] <= OUTB~6.DB_MAX_OUTPUT_PORT_TYPE
OUTB[26] <= OUTB~5.DB_MAX_OUTPUT_PORT_TYPE
OUTB[27] <= OUTB~4.DB_MAX_OUTPUT_PORT_TYPE
OUTB[28] <= OUTB~3.DB_MAX_OUTPUT_PORT_TYPE
OUTB[29] <= OUTB~2.DB_MAX_OUTPUT_PORT_TYPE
OUTB[30] <= OUTB~1.DB_MAX_OUTPUT_PORT_TYPE
OUTB[31] <= OUTB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst1|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst2|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3
OutA[0] <= OutA~31.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OutA~30.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OutA~29.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OutA~28.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OutA~27.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OutA~26.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OutA~25.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OutA~24.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OutA~23.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OutA~22.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OutA~21.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OutA~20.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OutA~19.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OutA~18.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OutA~17.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OutA~16.DB_MAX_OUTPUT_PORT_TYPE
OutA[16] <= OutA~15.DB_MAX_OUTPUT_PORT_TYPE
OutA[17] <= OutA~14.DB_MAX_OUTPUT_PORT_TYPE
OutA[18] <= OutA~13.DB_MAX_OUTPUT_PORT_TYPE
OutA[19] <= OutA~12.DB_MAX_OUTPUT_PORT_TYPE
OutA[20] <= OutA~11.DB_MAX_OUTPUT_PORT_TYPE
OutA[21] <= OutA~10.DB_MAX_OUTPUT_PORT_TYPE
OutA[22] <= OutA~9.DB_MAX_OUTPUT_PORT_TYPE
OutA[23] <= OutA~8.DB_MAX_OUTPUT_PORT_TYPE
OutA[24] <= OutA~7.DB_MAX_OUTPUT_PORT_TYPE
OutA[25] <= OutA~6.DB_MAX_OUTPUT_PORT_TYPE
OutA[26] <= OutA~5.DB_MAX_OUTPUT_PORT_TYPE
OutA[27] <= OutA~4.DB_MAX_OUTPUT_PORT_TYPE
OutA[28] <= OutA~3.DB_MAX_OUTPUT_PORT_TYPE
OutA[29] <= OutA~2.DB_MAX_OUTPUT_PORT_TYPE
OutA[30] <= OutA~1.DB_MAX_OUTPUT_PORT_TYPE
OutA[31] <= OutA~0.DB_MAX_OUTPUT_PORT_TYPE
Write_select[0] => 32BIT_RAM_CELL:inst6.write_select
Write_select[1] => 32BIT_RAM_CELL:inst5.write_select
Write_select[2] => 32BIT_RAM_CELL:inst4.write_select
Write_select[3] => 32BIT_RAM_CELL:inst.write_select
Read_select_PortA[0] => 32BIT_RAM_CELL:inst6.Read_select_PortA
Read_select_PortA[1] => 32BIT_RAM_CELL:inst5.Read_select_PortA
Read_select_PortA[2] => 32BIT_RAM_CELL:inst4.Read_select_PortA
Read_select_PortA[3] => 32BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB[0] => 32BIT_RAM_CELL:inst6.Read_select_PortB
Read_select_PortB[1] => 32BIT_RAM_CELL:inst5.Read_select_PortB
Read_select_PortB[2] => 32BIT_RAM_CELL:inst4.Read_select_PortB
Read_select_PortB[3] => 32BIT_RAM_CELL:inst.Read_select_PortB
Clk => 32BIT_RAM_CELL:inst.Clk
Clk => 32BIT_RAM_CELL:inst4.Clk
Clk => 32BIT_RAM_CELL:inst5.Clk
Clk => 32BIT_RAM_CELL:inst6.Clk
INPUT[0] => 32BIT_RAM_CELL:inst.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst4.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst5.INPUT[0]
INPUT[0] => 32BIT_RAM_CELL:inst6.INPUT[0]
INPUT[1] => 32BIT_RAM_CELL:inst.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst4.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst5.INPUT[1]
INPUT[1] => 32BIT_RAM_CELL:inst6.INPUT[1]
INPUT[2] => 32BIT_RAM_CELL:inst.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst4.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst5.INPUT[2]
INPUT[2] => 32BIT_RAM_CELL:inst6.INPUT[2]
INPUT[3] => 32BIT_RAM_CELL:inst.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst4.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst5.INPUT[3]
INPUT[3] => 32BIT_RAM_CELL:inst6.INPUT[3]
INPUT[4] => 32BIT_RAM_CELL:inst.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst4.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst5.INPUT[4]
INPUT[4] => 32BIT_RAM_CELL:inst6.INPUT[4]
INPUT[5] => 32BIT_RAM_CELL:inst.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst4.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst5.INPUT[5]
INPUT[5] => 32BIT_RAM_CELL:inst6.INPUT[5]
INPUT[6] => 32BIT_RAM_CELL:inst.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst4.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst5.INPUT[6]
INPUT[6] => 32BIT_RAM_CELL:inst6.INPUT[6]
INPUT[7] => 32BIT_RAM_CELL:inst.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst4.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst5.INPUT[7]
INPUT[7] => 32BIT_RAM_CELL:inst6.INPUT[7]
INPUT[8] => 32BIT_RAM_CELL:inst.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst4.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst5.INPUT[8]
INPUT[8] => 32BIT_RAM_CELL:inst6.INPUT[8]
INPUT[9] => 32BIT_RAM_CELL:inst.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst4.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst5.INPUT[9]
INPUT[9] => 32BIT_RAM_CELL:inst6.INPUT[9]
INPUT[10] => 32BIT_RAM_CELL:inst.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst4.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst5.INPUT[10]
INPUT[10] => 32BIT_RAM_CELL:inst6.INPUT[10]
INPUT[11] => 32BIT_RAM_CELL:inst.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst4.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst5.INPUT[11]
INPUT[11] => 32BIT_RAM_CELL:inst6.INPUT[11]
INPUT[12] => 32BIT_RAM_CELL:inst.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst4.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst5.INPUT[12]
INPUT[12] => 32BIT_RAM_CELL:inst6.INPUT[12]
INPUT[13] => 32BIT_RAM_CELL:inst.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst4.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst5.INPUT[13]
INPUT[13] => 32BIT_RAM_CELL:inst6.INPUT[13]
INPUT[14] => 32BIT_RAM_CELL:inst.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst4.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst5.INPUT[14]
INPUT[14] => 32BIT_RAM_CELL:inst6.INPUT[14]
INPUT[15] => 32BIT_RAM_CELL:inst.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst4.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst5.INPUT[15]
INPUT[15] => 32BIT_RAM_CELL:inst6.INPUT[15]
INPUT[16] => 32BIT_RAM_CELL:inst.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst4.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst5.INPUT[16]
INPUT[16] => 32BIT_RAM_CELL:inst6.INPUT[16]
INPUT[17] => 32BIT_RAM_CELL:inst.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst4.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst5.INPUT[17]
INPUT[17] => 32BIT_RAM_CELL:inst6.INPUT[17]
INPUT[18] => 32BIT_RAM_CELL:inst.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst4.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst5.INPUT[18]
INPUT[18] => 32BIT_RAM_CELL:inst6.INPUT[18]
INPUT[19] => 32BIT_RAM_CELL:inst.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst4.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst5.INPUT[19]
INPUT[19] => 32BIT_RAM_CELL:inst6.INPUT[19]
INPUT[20] => 32BIT_RAM_CELL:inst.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst4.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst5.INPUT[20]
INPUT[20] => 32BIT_RAM_CELL:inst6.INPUT[20]
INPUT[21] => 32BIT_RAM_CELL:inst.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst4.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst5.INPUT[21]
INPUT[21] => 32BIT_RAM_CELL:inst6.INPUT[21]
INPUT[22] => 32BIT_RAM_CELL:inst.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst4.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst5.INPUT[22]
INPUT[22] => 32BIT_RAM_CELL:inst6.INPUT[22]
INPUT[23] => 32BIT_RAM_CELL:inst.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst4.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst5.INPUT[23]
INPUT[23] => 32BIT_RAM_CELL:inst6.INPUT[23]
INPUT[24] => 32BIT_RAM_CELL:inst.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst4.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst5.INPUT[24]
INPUT[24] => 32BIT_RAM_CELL:inst6.INPUT[24]
INPUT[25] => 32BIT_RAM_CELL:inst.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst4.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst5.INPUT[25]
INPUT[25] => 32BIT_RAM_CELL:inst6.INPUT[25]
INPUT[26] => 32BIT_RAM_CELL:inst.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst4.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst5.INPUT[26]
INPUT[26] => 32BIT_RAM_CELL:inst6.INPUT[26]
INPUT[27] => 32BIT_RAM_CELL:inst.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst4.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst5.INPUT[27]
INPUT[27] => 32BIT_RAM_CELL:inst6.INPUT[27]
INPUT[28] => 32BIT_RAM_CELL:inst.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst4.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst5.INPUT[28]
INPUT[28] => 32BIT_RAM_CELL:inst6.INPUT[28]
INPUT[29] => 32BIT_RAM_CELL:inst.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst4.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst5.INPUT[29]
INPUT[29] => 32BIT_RAM_CELL:inst6.INPUT[29]
INPUT[30] => 32BIT_RAM_CELL:inst.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst4.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst5.INPUT[30]
INPUT[30] => 32BIT_RAM_CELL:inst6.INPUT[30]
INPUT[31] => 32BIT_RAM_CELL:inst.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst4.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst5.INPUT[31]
INPUT[31] => 32BIT_RAM_CELL:inst6.INPUT[31]
OutB[0] <= OutB~31.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OutB~30.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OutB~29.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OutB~28.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OutB~27.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OutB~26.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OutB~25.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OutB~24.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OutB~23.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OutB~22.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OutB~21.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OutB~20.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OutB~19.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OutB~18.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OutB~17.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OutB~16.DB_MAX_OUTPUT_PORT_TYPE
OutB[16] <= OutB~15.DB_MAX_OUTPUT_PORT_TYPE
OutB[17] <= OutB~14.DB_MAX_OUTPUT_PORT_TYPE
OutB[18] <= OutB~13.DB_MAX_OUTPUT_PORT_TYPE
OutB[19] <= OutB~12.DB_MAX_OUTPUT_PORT_TYPE
OutB[20] <= OutB~11.DB_MAX_OUTPUT_PORT_TYPE
OutB[21] <= OutB~10.DB_MAX_OUTPUT_PORT_TYPE
OutB[22] <= OutB~9.DB_MAX_OUTPUT_PORT_TYPE
OutB[23] <= OutB~8.DB_MAX_OUTPUT_PORT_TYPE
OutB[24] <= OutB~7.DB_MAX_OUTPUT_PORT_TYPE
OutB[25] <= OutB~6.DB_MAX_OUTPUT_PORT_TYPE
OutB[26] <= OutB~5.DB_MAX_OUTPUT_PORT_TYPE
OutB[27] <= OutB~4.DB_MAX_OUTPUT_PORT_TYPE
OutB[28] <= OutB~3.DB_MAX_OUTPUT_PORT_TYPE
OutB[29] <= OutB~2.DB_MAX_OUTPUT_PORT_TYPE
OutB[30] <= OutB~1.DB_MAX_OUTPUT_PORT_TYPE
OutB[31] <= OutB~0.DB_MAX_OUTPUT_PORT_TYPE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst4|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst5|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6
OutA[0] <= 16BIT_RAM_CELL:inst2.OutA[0]
OutA[1] <= 16BIT_RAM_CELL:inst2.OutA[1]
OutA[2] <= 16BIT_RAM_CELL:inst2.OutA[2]
OutA[3] <= 16BIT_RAM_CELL:inst2.OutA[3]
OutA[4] <= 16BIT_RAM_CELL:inst2.OutA[4]
OutA[5] <= 16BIT_RAM_CELL:inst2.OutA[5]
OutA[6] <= 16BIT_RAM_CELL:inst2.OutA[6]
OutA[7] <= 16BIT_RAM_CELL:inst2.OutA[7]
OutA[8] <= 16BIT_RAM_CELL:inst2.OutA[8]
OutA[9] <= 16BIT_RAM_CELL:inst2.OutA[9]
OutA[10] <= 16BIT_RAM_CELL:inst2.OutA[10]
OutA[11] <= 16BIT_RAM_CELL:inst2.OutA[11]
OutA[12] <= 16BIT_RAM_CELL:inst2.OutA[12]
OutA[13] <= 16BIT_RAM_CELL:inst2.OutA[13]
OutA[14] <= 16BIT_RAM_CELL:inst2.OutA[14]
OutA[15] <= 16BIT_RAM_CELL:inst2.OutA[15]
OutA[16] <= 16BIT_RAM_CELL:inst.OutA[0]
OutA[17] <= 16BIT_RAM_CELL:inst.OutA[1]
OutA[18] <= 16BIT_RAM_CELL:inst.OutA[2]
OutA[19] <= 16BIT_RAM_CELL:inst.OutA[3]
OutA[20] <= 16BIT_RAM_CELL:inst.OutA[4]
OutA[21] <= 16BIT_RAM_CELL:inst.OutA[5]
OutA[22] <= 16BIT_RAM_CELL:inst.OutA[6]
OutA[23] <= 16BIT_RAM_CELL:inst.OutA[7]
OutA[24] <= 16BIT_RAM_CELL:inst.OutA[8]
OutA[25] <= 16BIT_RAM_CELL:inst.OutA[9]
OutA[26] <= 16BIT_RAM_CELL:inst.OutA[10]
OutA[27] <= 16BIT_RAM_CELL:inst.OutA[11]
OutA[28] <= 16BIT_RAM_CELL:inst.OutA[12]
OutA[29] <= 16BIT_RAM_CELL:inst.OutA[13]
OutA[30] <= 16BIT_RAM_CELL:inst.OutA[14]
OutA[31] <= 16BIT_RAM_CELL:inst.OutA[15]
write_select => 16BIT_RAM_CELL:inst.write_select
write_select => 16BIT_RAM_CELL:inst2.write_select
Read_select_PortA => 16BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortA => 16BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortB => 16BIT_RAM_CELL:inst.Read_select_PortB
Read_select_PortB => 16BIT_RAM_CELL:inst2.Read_select_PortB
Clk => 16BIT_RAM_CELL:inst.Clk
Clk => 16BIT_RAM_CELL:inst2.Clk
INPUT[0] => 16BIT_RAM_CELL:inst2.INPUT[0]
INPUT[1] => 16BIT_RAM_CELL:inst2.INPUT[1]
INPUT[2] => 16BIT_RAM_CELL:inst2.INPUT[2]
INPUT[3] => 16BIT_RAM_CELL:inst2.INPUT[3]
INPUT[4] => 16BIT_RAM_CELL:inst2.INPUT[4]
INPUT[5] => 16BIT_RAM_CELL:inst2.INPUT[5]
INPUT[6] => 16BIT_RAM_CELL:inst2.INPUT[6]
INPUT[7] => 16BIT_RAM_CELL:inst2.INPUT[7]
INPUT[8] => 16BIT_RAM_CELL:inst2.INPUT[8]
INPUT[9] => 16BIT_RAM_CELL:inst2.INPUT[9]
INPUT[10] => 16BIT_RAM_CELL:inst2.INPUT[10]
INPUT[11] => 16BIT_RAM_CELL:inst2.INPUT[11]
INPUT[12] => 16BIT_RAM_CELL:inst2.INPUT[12]
INPUT[13] => 16BIT_RAM_CELL:inst2.INPUT[13]
INPUT[14] => 16BIT_RAM_CELL:inst2.INPUT[14]
INPUT[15] => 16BIT_RAM_CELL:inst2.INPUT[15]
INPUT[16] => 16BIT_RAM_CELL:inst.INPUT[0]
INPUT[17] => 16BIT_RAM_CELL:inst.INPUT[1]
INPUT[18] => 16BIT_RAM_CELL:inst.INPUT[2]
INPUT[19] => 16BIT_RAM_CELL:inst.INPUT[3]
INPUT[20] => 16BIT_RAM_CELL:inst.INPUT[4]
INPUT[21] => 16BIT_RAM_CELL:inst.INPUT[5]
INPUT[22] => 16BIT_RAM_CELL:inst.INPUT[6]
INPUT[23] => 16BIT_RAM_CELL:inst.INPUT[7]
INPUT[24] => 16BIT_RAM_CELL:inst.INPUT[8]
INPUT[25] => 16BIT_RAM_CELL:inst.INPUT[9]
INPUT[26] => 16BIT_RAM_CELL:inst.INPUT[10]
INPUT[27] => 16BIT_RAM_CELL:inst.INPUT[11]
INPUT[28] => 16BIT_RAM_CELL:inst.INPUT[12]
INPUT[29] => 16BIT_RAM_CELL:inst.INPUT[13]
INPUT[30] => 16BIT_RAM_CELL:inst.INPUT[14]
INPUT[31] => 16BIT_RAM_CELL:inst.INPUT[15]
OutB[0] <= 16BIT_RAM_CELL:inst2.OutB[0]
OutB[1] <= 16BIT_RAM_CELL:inst2.OutB[1]
OutB[2] <= 16BIT_RAM_CELL:inst2.OutB[2]
OutB[3] <= 16BIT_RAM_CELL:inst2.OutB[3]
OutB[4] <= 16BIT_RAM_CELL:inst2.OutB[4]
OutB[5] <= 16BIT_RAM_CELL:inst2.OutB[5]
OutB[6] <= 16BIT_RAM_CELL:inst2.OutB[6]
OutB[7] <= 16BIT_RAM_CELL:inst2.OutB[7]
OutB[8] <= 16BIT_RAM_CELL:inst2.OutB[8]
OutB[9] <= 16BIT_RAM_CELL:inst2.OutB[9]
OutB[10] <= 16BIT_RAM_CELL:inst2.OutB[10]
OutB[11] <= 16BIT_RAM_CELL:inst2.OutB[11]
OutB[12] <= 16BIT_RAM_CELL:inst2.OutB[12]
OutB[13] <= 16BIT_RAM_CELL:inst2.OutB[13]
OutB[14] <= 16BIT_RAM_CELL:inst2.OutB[14]
OutB[15] <= 16BIT_RAM_CELL:inst2.OutB[15]
OutB[16] <= 16BIT_RAM_CELL:inst.OutB[0]
OutB[17] <= 16BIT_RAM_CELL:inst.OutB[1]
OutB[18] <= 16BIT_RAM_CELL:inst.OutB[2]
OutB[19] <= 16BIT_RAM_CELL:inst.OutB[3]
OutB[20] <= 16BIT_RAM_CELL:inst.OutB[4]
OutB[21] <= 16BIT_RAM_CELL:inst.OutB[5]
OutB[22] <= 16BIT_RAM_CELL:inst.OutB[6]
OutB[23] <= 16BIT_RAM_CELL:inst.OutB[7]
OutB[24] <= 16BIT_RAM_CELL:inst.OutB[8]
OutB[25] <= 16BIT_RAM_CELL:inst.OutB[9]
OutB[26] <= 16BIT_RAM_CELL:inst.OutB[10]
OutB[27] <= 16BIT_RAM_CELL:inst.OutB[11]
OutB[28] <= 16BIT_RAM_CELL:inst.OutB[12]
OutB[29] <= 16BIT_RAM_CELL:inst.OutB[13]
OutB[30] <= 16BIT_RAM_CELL:inst.OutB[14]
OutB[31] <= 16BIT_RAM_CELL:inst.OutB[15]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2
OutA[0] <= 4BIT_RAM_CELL:inst3.OUTA[0]
OutA[1] <= 4BIT_RAM_CELL:inst3.OUTA[1]
OutA[2] <= 4BIT_RAM_CELL:inst3.OUTA[2]
OutA[3] <= 4BIT_RAM_CELL:inst3.OUTA[3]
OutA[4] <= 4BIT_RAM_CELL:inst2.OUTA[0]
OutA[5] <= 4BIT_RAM_CELL:inst2.OUTA[1]
OutA[6] <= 4BIT_RAM_CELL:inst2.OUTA[2]
OutA[7] <= 4BIT_RAM_CELL:inst2.OUTA[3]
OutA[8] <= 4BIT_RAM_CELL:inst1.OUTA[0]
OutA[9] <= 4BIT_RAM_CELL:inst1.OUTA[1]
OutA[10] <= 4BIT_RAM_CELL:inst1.OUTA[2]
OutA[11] <= 4BIT_RAM_CELL:inst1.OUTA[3]
OutA[12] <= 4BIT_RAM_CELL:inst.OUTA[0]
OutA[13] <= 4BIT_RAM_CELL:inst.OUTA[1]
OutA[14] <= 4BIT_RAM_CELL:inst.OUTA[2]
OutA[15] <= 4BIT_RAM_CELL:inst.OUTA[3]
write_select => 4BIT_RAM_CELL:inst3.write_select
write_select => 4BIT_RAM_CELL:inst2.write_select
write_select => 4BIT_RAM_CELL:inst1.write_select
write_select => 4BIT_RAM_CELL:inst.write_select
Read_select_PortA => 4BIT_RAM_CELL:inst3.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst2.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst1.Read_select_PortA
Read_select_PortA => 4BIT_RAM_CELL:inst.Read_select_PortA
Read_select_PortB => 4BIT_RAM_CELL:inst3.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst2.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst1.Read_select_PortB
Read_select_PortB => 4BIT_RAM_CELL:inst.Read_select_PortB
Clk => 4BIT_RAM_CELL:inst3.CLK
Clk => 4BIT_RAM_CELL:inst2.CLK
Clk => 4BIT_RAM_CELL:inst1.CLK
Clk => 4BIT_RAM_CELL:inst.CLK
INPUT[0] => 4BIT_RAM_CELL:inst3.INPUT[0]
INPUT[1] => 4BIT_RAM_CELL:inst3.INPUT[1]
INPUT[2] => 4BIT_RAM_CELL:inst3.INPUT[2]
INPUT[3] => 4BIT_RAM_CELL:inst3.INPUT[3]
INPUT[4] => 4BIT_RAM_CELL:inst2.INPUT[0]
INPUT[5] => 4BIT_RAM_CELL:inst2.INPUT[1]
INPUT[6] => 4BIT_RAM_CELL:inst2.INPUT[2]
INPUT[7] => 4BIT_RAM_CELL:inst2.INPUT[3]
INPUT[8] => 4BIT_RAM_CELL:inst1.INPUT[0]
INPUT[9] => 4BIT_RAM_CELL:inst1.INPUT[1]
INPUT[10] => 4BIT_RAM_CELL:inst1.INPUT[2]
INPUT[11] => 4BIT_RAM_CELL:inst1.INPUT[3]
INPUT[12] => 4BIT_RAM_CELL:inst.INPUT[0]
INPUT[13] => 4BIT_RAM_CELL:inst.INPUT[1]
INPUT[14] => 4BIT_RAM_CELL:inst.INPUT[2]
INPUT[15] => 4BIT_RAM_CELL:inst.INPUT[3]
OutB[0] <= 4BIT_RAM_CELL:inst3.OUTB[0]
OutB[1] <= 4BIT_RAM_CELL:inst3.OUTB[1]
OutB[2] <= 4BIT_RAM_CELL:inst3.OUTB[2]
OutB[3] <= 4BIT_RAM_CELL:inst3.OUTB[3]
OutB[4] <= 4BIT_RAM_CELL:inst2.OUTB[0]
OutB[5] <= 4BIT_RAM_CELL:inst2.OUTB[1]
OutB[6] <= 4BIT_RAM_CELL:inst2.OUTB[2]
OutB[7] <= 4BIT_RAM_CELL:inst2.OUTB[3]
OutB[8] <= 4BIT_RAM_CELL:inst1.OUTB[0]
OutB[9] <= 4BIT_RAM_CELL:inst1.OUTB[1]
OutB[10] <= 4BIT_RAM_CELL:inst1.OUTB[2]
OutB[11] <= 4BIT_RAM_CELL:inst1.OUTB[3]
OutB[12] <= 4BIT_RAM_CELL:inst.OUTB[0]
OutB[13] <= 4BIT_RAM_CELL:inst.OUTB[1]
OutB[14] <= 4BIT_RAM_CELL:inst.OUTB[2]
OutB[15] <= 4BIT_RAM_CELL:inst.OUTB[3]


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst3|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst2|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst1|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst
OUTA[0] <= register_file_cell:inst3.OutA
OUTA[1] <= register_file_cell:inst2.OutA
OUTA[2] <= register_file_cell:inst1.OutA
OUTA[3] <= register_file_cell:inst.OutA
write_select => register_file_cell:inst1.write_select
write_select => register_file_cell:inst2.write_select
write_select => register_file_cell:inst3.write_select
write_select => register_file_cell:inst.write_select
Read_select_PortA => register_file_cell:inst1.Read_select_PortA
Read_select_PortA => register_file_cell:inst2.Read_select_PortA
Read_select_PortA => register_file_cell:inst3.Read_select_PortA
Read_select_PortA => register_file_cell:inst.Read_select_PortA
Read_select_PortB => register_file_cell:inst1.Read_select_PortB
Read_select_PortB => register_file_cell:inst2.Read_select_PortB
Read_select_PortB => register_file_cell:inst3.Read_select_PortB
Read_select_PortB => register_file_cell:inst.Read_select_PortB
INPUT[0] => register_file_cell:inst3.Input
INPUT[1] => register_file_cell:inst2.Input
INPUT[2] => register_file_cell:inst1.Input
INPUT[3] => register_file_cell:inst.Input
CLK => register_file_cell:inst1.Clk
CLK => register_file_cell:inst2.Clk
CLK => register_file_cell:inst3.Clk
CLK => register_file_cell:inst.Clk
OUTB[0] <= register_file_cell:inst3.OutB
OUTB[1] <= register_file_cell:inst2.OutB
OUTB[2] <= register_file_cell:inst1.OutB
OUTB[3] <= register_file_cell:inst.OutB


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst1
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst2
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst3
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|32x32:inst|32BITx16:inst|32BITx4:inst3|32BIT_RAM_CELL:inst6|16BIT_RAM_CELL:inst2|4BIT_RAM_CELL:inst|register_file_cell:inst
OutA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst5.CLK
Input => inst2.IN0
write_select => inst2.IN1
write_select => inst.IN0
Read_select_PortA => inst6.OE
OutB <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Read_select_PortB => inst7.OE


|register_file|read_decode:inst7
OUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Decode:inst.IN[0]
IN[0] => Decode:inst1.IN[0]
IN[1] => Decode:inst.IN[1]
IN[1] => Decode:inst1.IN[1]
IN[2] => Decode:inst.IN[2]
IN[2] => Decode:inst1.IN[2]
IN[3] => Decode:inst.IN[3]
IN[3] => Decode:inst1.IN[3]
IN[4] => Decode:inst.ENABLE
IN[4] => inst2.IN0
READ_EN => inst3[31].OE
READ_EN => inst3[30].OE
READ_EN => inst3[29].OE
READ_EN => inst3[28].OE
READ_EN => inst3[27].OE
READ_EN => inst3[26].OE
READ_EN => inst3[25].OE
READ_EN => inst3[24].OE
READ_EN => inst3[23].OE
READ_EN => inst3[22].OE
READ_EN => inst3[21].OE
READ_EN => inst3[20].OE
READ_EN => inst3[19].OE
READ_EN => inst3[18].OE
READ_EN => inst3[17].OE
READ_EN => inst3[16].OE
READ_EN => inst3[15].OE
READ_EN => inst3[14].OE
READ_EN => inst3[13].OE
READ_EN => inst3[12].OE
READ_EN => inst3[11].OE
READ_EN => inst3[10].OE
READ_EN => inst3[9].OE
READ_EN => inst3[8].OE
READ_EN => inst3[7].OE
READ_EN => inst3[6].OE
READ_EN => inst3[5].OE
READ_EN => inst3[4].OE
READ_EN => inst3[3].OE
READ_EN => inst3[2].OE
READ_EN => inst3[1].OE
READ_EN => inst3[0].OE


|register_file|read_decode:inst7|Decode:inst
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|read_decode:inst7|Decode:inst|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|register_file|read_decode:inst7|Decode:inst1
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|read_decode:inst7|Decode:inst1|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|register_file|read_decode:inst8
OUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Decode:inst.IN[0]
IN[0] => Decode:inst1.IN[0]
IN[1] => Decode:inst.IN[1]
IN[1] => Decode:inst1.IN[1]
IN[2] => Decode:inst.IN[2]
IN[2] => Decode:inst1.IN[2]
IN[3] => Decode:inst.IN[3]
IN[3] => Decode:inst1.IN[3]
IN[4] => Decode:inst.ENABLE
IN[4] => inst2.IN0
READ_EN => inst3[31].OE
READ_EN => inst3[30].OE
READ_EN => inst3[29].OE
READ_EN => inst3[28].OE
READ_EN => inst3[27].OE
READ_EN => inst3[26].OE
READ_EN => inst3[25].OE
READ_EN => inst3[24].OE
READ_EN => inst3[23].OE
READ_EN => inst3[22].OE
READ_EN => inst3[21].OE
READ_EN => inst3[20].OE
READ_EN => inst3[19].OE
READ_EN => inst3[18].OE
READ_EN => inst3[17].OE
READ_EN => inst3[16].OE
READ_EN => inst3[15].OE
READ_EN => inst3[14].OE
READ_EN => inst3[13].OE
READ_EN => inst3[12].OE
READ_EN => inst3[11].OE
READ_EN => inst3[10].OE
READ_EN => inst3[9].OE
READ_EN => inst3[8].OE
READ_EN => inst3[7].OE
READ_EN => inst3[6].OE
READ_EN => inst3[5].OE
READ_EN => inst3[4].OE
READ_EN => inst3[3].OE
READ_EN => inst3[2].OE
READ_EN => inst3[1].OE
READ_EN => inst3[0].OE


|register_file|read_decode:inst8|Decode:inst
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|read_decode:inst8|Decode:inst|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|register_file|read_decode:inst8|Decode:inst1
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|read_decode:inst8|Decode:inst1|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|register_file|Decode32bit:inst5
OUT[0] <= OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUTPUT[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUTPUT[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUTPUT[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUTPUT[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUTPUT[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUTPUT[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUTPUT[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUTPUT[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUTPUT[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUTPUT[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUTPUT[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUTPUT[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUTPUT[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUTPUT[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUTPUT[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUTPUT[31].DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst6.IN0
ENABLE => inst4.IN0
IN[0] => Decode:inst.IN[0]
IN[0] => Decode:inst1.IN[0]
IN[1] => Decode:inst.IN[1]
IN[1] => Decode:inst1.IN[1]
IN[2] => Decode:inst.IN[2]
IN[2] => Decode:inst1.IN[2]
IN[3] => Decode:inst.IN[3]
IN[3] => Decode:inst1.IN[3]
IN[4] => inst5.IN1
IN[4] => inst4.IN1


|register_file|Decode32bit:inst5|Decode:inst
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|Decode32bit:inst5|Decode:inst|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|register_file|Decode32bit:inst5|Decode:inst1
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|register_file|Decode32bit:inst5|Decode:inst1|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


