#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 24 11:44:19 2017
# Process ID: 3477
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log circuit5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit5.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit5.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source circuit5.tcl -notrace
Command: synth_design -top circuit5 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3811 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.637 ; gain = 45.992 ; free physical = 2481 ; free virtual = 12986
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit5' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:22]
WARNING: [Synth 8-85] always block has no event control specified [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:38]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
INFO: [Synth 8-638] synthesizing module 'SUB' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/sub.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SUB' (2#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/sub.v:22]
INFO: [Synth 8-638] synthesizing module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/comp.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COMP' (3#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/comp.v:22]
WARNING: [Synth 8-689] width (2) of port connection 'gt' does not match port width (1) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:44]
WARNING: [Synth 8-689] width (2) of port connection 'lt' does not match port width (1) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:44]
WARNING: [Synth 8-689] width (2) of port connection 'eq' does not match port width (1) of module 'COMP' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:44]
INFO: [Synth 8-638] synthesizing module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG' (4#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'SHL' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/shl.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHL' (5#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/shl.v:22]
WARNING: [Synth 8-689] width (2) of port connection 'sh_amt' does not match port width (64) of module 'SHL' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:49]
INFO: [Synth 8-638] synthesizing module 'SHR' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/shr.v:22]
	Parameter DATAWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHR' (6#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/shr.v:22]
WARNING: [Synth 8-689] width (2) of port connection 'sh_amt' does not match port width (64) of module 'SHR' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:50]
INFO: [Synth 8-638] synthesizing module 'REG__parameterized0' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG__parameterized0' (6#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
WARNING: [Synth 8-689] width (64) of port connection 'd' does not match port width (32) of module 'REG__parameterized0' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:51]
WARNING: [Synth 8-689] width (64) of port connection 'd' does not match port width (32) of module 'REG__parameterized0' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:52]
WARNING: [Synth 8-3848] Net Rst in module/entity circuit5 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:27]
INFO: [Synth 8-256] done synthesizing module 'circuit5' (7#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit5.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.137 ; gain = 86.492 ; free physical = 2489 ; free virtual = 12994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.137 ; gain = 86.492 ; free physical = 2488 ; free virtual = 12993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.141 ; gain = 94.496 ; free physical = 2488 ; free virtual = 12993
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.148 ; gain = 102.504 ; free physical = 2476 ; free virtual = 12981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module circuit5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module SUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module REG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[58]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[57]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[56]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[55]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[54]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[53]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[52]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[51]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[50]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[49]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[48]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[47]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[46]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[45]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[44]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[43]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[42]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[41]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[40]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[39]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[38]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[37]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[36]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[35]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[34]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[33]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[58]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[57]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[56]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[55]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[54]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[53]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[52]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[51]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[50]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[49]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[48]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[47]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[46]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[45]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[44]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[43]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[42]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[41]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[40]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[39]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[38]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[37]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[36]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[35]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[34]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[33]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[32]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[58]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[57]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[56]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[55]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[54]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[53]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[52]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[51]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[50]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[49]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[48]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[47]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[46]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[45]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[44]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[43]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[42]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[41]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[40]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[39]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[38]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[37]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[36]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[35]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[34]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[33]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[63]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[62]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[61]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[60]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[59]) is unused and will be removed from module circuit5.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[58]) is unused and will be removed from module circuit5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1315.945 ; gain = 218.301 ; free physical = 2326 ; free virtual = 12831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1315.945 ; gain = 218.301 ; free physical = 2326 ; free virtual = 12831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    56|
|3     |LUT1   |     1|
|4     |LUT2   |   161|
|5     |LUT3   |    64|
|6     |LUT4   |   192|
|7     |FDRE   |   194|
|8     |IBUF   |   192|
|9     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   925|
|2     |  add_1  |ADD                   |   112|
|3     |  add_2  |ADD_0                 |   145|
|4     |  comp_1 |COMP                  |    16|
|5     |  reg_1  |REG                   |   129|
|6     |  reg_2  |REG_1                 |    64|
|7     |  reg_3  |REG_2                 |    33|
|8     |  reg_4  |REG_3                 |    33|
|9     |  reg_5  |REG__parameterized0   |    32|
|10    |  reg_6  |REG__parameterized0_4 |    32|
|11    |  shl_1  |SHL                   |    31|
|12    |  shr_1  |SHR                   |    32|
|13    |  sub_1  |SUB                   |     8|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2325 ; free virtual = 12830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.961 ; gain = 227.316 ; free physical = 2326 ; free virtual = 12831
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1324.969 ; gain = 227.316 ; free physical = 2328 ; free virtual = 12833
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1420.707 ; gain = 335.652 ; free physical = 2256 ; free virtual = 12761
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit5.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1420.707 ; gain = 0.000 ; free physical = 2256 ; free virtual = 12761
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 11:45:15 2017...
