<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Cotter1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="phy_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CPU_phase2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CPU_phase2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_CPU_phase2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MDIOcont_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MDIOcont_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_MDIOcont_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mem_cont_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mem_cont_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_mem_cont_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_wired_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_wired_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_wired_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_wired_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testingMDIO_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testingMDIO_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testingMDIO_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wired_together.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wired_together.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="wired_together.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wired_together.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wired_together.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wired_together.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wired_together.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wired_together.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="wired_together.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wired_together.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="wired_together.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="wired_together.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="wired_together.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wired_together.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="wired_together.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wired_together.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wired_together.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="wired_together.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="wired_together.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="wired_together.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wired_together.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="wired_together.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wired_together.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wired_together_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wired_together_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="wired_together_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="wired_together_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="wired_together_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wired_together_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wired_together_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wired_together_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="wired_together_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wired_together_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wired_together_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="wired_together_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="wired_together_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wired_together_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wired_together_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="wired_together_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="wired_together_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wired_together_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477086422" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477086422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479255126" xil_pn:in_ck="-2872115358607334499" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479255126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU_Set.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="bin16ToBCD.v"/>
      <outfile xil_pn:name="checkSum16.v"/>
      <outfile xil_pn:name="mdCLK_gen.v"/>
      <outfile xil_pn:name="mdioControl.v"/>
      <outfile xil_pn:name="phy_controller.v"/>
      <outfile xil_pn:name="sevenSegmenDisplay.v"/>
      <outfile xil_pn:name="test_CPU_phase2.v"/>
      <outfile xil_pn:name="test_mem_cont.v"/>
      <outfile xil_pn:name="test_wired.v"/>
      <outfile xil_pn:name="testingMDIO.v"/>
      <outfile xil_pn:name="vgaSource.v"/>
      <outfile xil_pn:name="wired_together.v"/>
    </transform>
    <transform xil_pn:end_ts="1479246987" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3786365454950340574" xil_pn:start_ts="1479246987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479246987" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4942281046471879580" xil_pn:start_ts="1479246987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479246443" xil_pn:in_ck="8405135730404242761" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1214085406608543648" xil_pn:start_ts="1479246443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MemoryCore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MemoryCore.v"/>
    </transform>
    <transform xil_pn:end_ts="1479255126" xil_pn:in_ck="-7806244891105390062" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479255126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU_Set.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="bin16ToBCD.v"/>
      <outfile xil_pn:name="checkSum16.v"/>
      <outfile xil_pn:name="ipcore_dir/MemoryCore.v"/>
      <outfile xil_pn:name="mdCLK_gen.v"/>
      <outfile xil_pn:name="mdioControl.v"/>
      <outfile xil_pn:name="phy_controller.v"/>
      <outfile xil_pn:name="sevenSegmenDisplay.v"/>
      <outfile xil_pn:name="test_CPU_phase2.v"/>
      <outfile xil_pn:name="test_mem_cont.v"/>
      <outfile xil_pn:name="test_wired.v"/>
      <outfile xil_pn:name="testingMDIO.v"/>
      <outfile xil_pn:name="vgaSource.v"/>
      <outfile xil_pn:name="wired_together.v"/>
    </transform>
    <transform xil_pn:end_ts="1479255129" xil_pn:in_ck="-7806244891105390062" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4932080924257813691" xil_pn:start_ts="1479255126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testingMDIO_beh.prj"/>
      <outfile xil_pn:name="testingMDIO_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479255129" xil_pn:in_ck="787096722195599781" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8043141195311626050" xil_pn:start_ts="1479255129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testingMDIO_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1477072458" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477072458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477072458" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7913519801346502225" xil_pn:start_ts="1477072458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479175159" xil_pn:in_ck="8405135730404242761" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1214085406608543648" xil_pn:start_ts="1479175159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MemoryCore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MemoryCore.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477072458" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3254301849297488339" xil_pn:start_ts="1477072458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477081417" xil_pn:in_ck="2244346750592951552" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1477081417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477081417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1301354506280399830" xil_pn:start_ts="1477081417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479255488" xil_pn:in_ck="4965130433587834247" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4282187362421368209" xil_pn:start_ts="1479255432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wired_together.lso"/>
      <outfile xil_pn:name="wired_together.ngc"/>
      <outfile xil_pn:name="wired_together.ngr"/>
      <outfile xil_pn:name="wired_together.prj"/>
      <outfile xil_pn:name="wired_together.stx"/>
      <outfile xil_pn:name="wired_together.syr"/>
      <outfile xil_pn:name="wired_together.xst"/>
      <outfile xil_pn:name="wired_together_beh.prj"/>
      <outfile xil_pn:name="wired_together_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478646624" xil_pn:in_ck="-3399442218397863096" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1510408488824401922" xil_pn:start_ts="1478646624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479255505" xil_pn:in_ck="-8371967208309391231" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7143040062885892607" xil_pn:start_ts="1479255488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="wired_together.bld"/>
      <outfile xil_pn:name="wired_together.ngd"/>
      <outfile xil_pn:name="wired_together_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1479255566" xil_pn:in_ck="-3049950585762317301" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1479255505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="wired_together.pcf"/>
      <outfile xil_pn:name="wired_together_map.map"/>
      <outfile xil_pn:name="wired_together_map.mrp"/>
      <outfile xil_pn:name="wired_together_map.ncd"/>
      <outfile xil_pn:name="wired_together_map.ngm"/>
      <outfile xil_pn:name="wired_together_map.xrpt"/>
      <outfile xil_pn:name="wired_together_summary.xml"/>
      <outfile xil_pn:name="wired_together_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1479255617" xil_pn:in_ck="-2222560043316361244" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1479255566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="wired_together.ncd"/>
      <outfile xil_pn:name="wired_together.pad"/>
      <outfile xil_pn:name="wired_together.par"/>
      <outfile xil_pn:name="wired_together.ptwx"/>
      <outfile xil_pn:name="wired_together.unroutes"/>
      <outfile xil_pn:name="wired_together.xpi"/>
      <outfile xil_pn:name="wired_together_pad.csv"/>
      <outfile xil_pn:name="wired_together_pad.txt"/>
      <outfile xil_pn:name="wired_together_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1479255646" xil_pn:in_ck="-3399442218397870721" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1479255617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wired_together.bgn"/>
      <outfile xil_pn:name="wired_together.bit"/>
      <outfile xil_pn:name="wired_together.drc"/>
      <outfile xil_pn:name="wired_together.ut"/>
    </transform>
    <transform xil_pn:end_ts="1479255649" xil_pn:in_ck="-3399442218397883575" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1479255646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479255617" xil_pn:in_ck="1362734912532628103" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1479255606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="wired_together.twr"/>
      <outfile xil_pn:name="wired_together.twx"/>
    </transform>
  </transforms>

</generated_project>
