Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Oct 16 09:17:22 2020
| Host         : pub running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            9 |
| No           | No                    | Yes                    |              20 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|              Clock Signal             |              Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232RX/FSM_sequential_State_reg_n_0 | I_RS232RX/counter               |                1 |              1 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232TX/Tx_i_2_n_0                   | I_RS232TX/stop_bit              |                1 |              1 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232TX/State                        | I_RS232TX/counter[3]_i_1__0_n_0 |                1 |              1 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232RX/FSM_sequential_State_reg_n_0 |                                 |                2 |              3 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232TX/State                        |                                 |                1 |              3 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232RX/Bit                          | I_RS232RX/start_bit             |                1 |              4 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG |                                        |                                 |                3 |              5 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232TX/Bit                          | I_RS232TX/Bit[4]_i_1_n_0        |                1 |              5 |
|  I_BAUDGEN/baudRateReg_reg[14]_0_BUFG | I_RS232RX/Bit                          |                                 |                4 |              8 |
|  Clk_IBUF_BUFG                        |                                        |                                 |                6 |              8 |
|  Clk_IBUF_BUFG                        |                                        | I_BAUDGEN/Rst_n                 |                6 |             20 |
+---------------------------------------+----------------------------------------+---------------------------------+------------------+----------------+


