{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522002811707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522002811708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:33:31 2018 " "Processing started: Sun Mar 25 20:33:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522002811708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002811708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StructuralModeling -c StructuralModeling " "Command: quartus_map --read_settings_files=on --write_settings_files=off StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002811709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522002811944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522002811945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port-beh " "Found design unit 1: serial_port-beh" {  } { { "../../serial_port/src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819480 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port " "Found entity 1: serial_port" {  } { { "../../serial_port/src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tb-beh " "Found design unit 1: serial_port_tb-beh" {  } { { "../../serial_port/tb/serial_port_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819482 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_tb " "Found entity 1: serial_port_tb" {  } { { "../../serial_port/tb/serial_port_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_pkg " "Found design unit 1: serial_port_pkg" {  } { { "../../serial_port/src/serial_port_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tx_fsm-beh " "Found design unit 1: serial_port_tx_fsm-beh" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819485 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_tx_fsm " "Found entity 1: serial_port_tx_fsm" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm_tb-beh " "Found design unit 1: serial_port_rx_fsm_tb-beh" {  } { { "../../serial_port/tb/serial_port_rx_fsm_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819487 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_rx_fsm_tb " "Found entity 1: serial_port_rx_fsm_tb" {  } { { "../../serial_port/tb/serial_port_rx_fsm_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm-beh " "Found design unit 1: serial_port_rx_fsm-beh" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819490 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_rx_fsm " "Found entity 1: serial_port_rx_fsm" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb_util_pkg " "Found design unit 1: top_tb_util_pkg" {  } { { "../tb/top_tb_util_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 top_tb_util_pkg-body " "Found design unit 2: top_tb_util_pkg-body" {  } { { "../tb/top_tb_util_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-beh " "Found design unit 1: top_tb-beh" {  } { { "../tb/top_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819492 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819494 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ltm_cntrl-beh " "Found design unit 1: ltm_cntrl-beh" {  } { { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819495 ""} { "Info" "ISGN_ENTITY_NAME" "1 ltm_cntrl " "Found entity 1: ltm_cntrl" {  } { { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framereader-beh " "Found design unit 1: framereader-beh" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819497 ""} { "Info" "ISGN_ENTITY_NAME" "1 framereader " "Found entity 1: framereader" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_controller_wb-beh " "Found design unit 1: sram_controller_wb-beh" {  } { { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819499 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller_wb " "Found entity 1: sram_controller_wb" {  } { { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_arbiter-arch " "Found design unit 1: wb_arbiter-arch" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819501 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_arbiter " "Found entity 1: wb_arbiter" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer_fsm-beh " "Found design unit 1: rasterizer_fsm-beh" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819503 ""} { "Info" "ISGN_ENTITY_NAME" "1 rasterizer_fsm " "Found entity 1: rasterizer_fsm" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer-struct " "Found design unit 1: rasterizer-struct" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819505 ""} { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_writer-arch " "Found design unit 1: fb_writer-arch" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819507 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_writer " "Found entity 1: fb_writer" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display_pkg " "Found design unit 1: seven_segment_display_pkg" {  } { { "../../seven_segment_display/src/seven_segment_display_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_tb-beh " "Found design unit 1: seven_segment_tb-beh" {  } { { "../../seven_segment_display/tb/seven_segment_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819510 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_tb " "Found entity 1: seven_segment_tb" {  } { { "../../seven_segment_display/tb/seven_segment_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display-beh " "Found design unit 1: seven_segment_display-beh" {  } { { "../../seven_segment_display/src/seven_segment_display.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819511 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "../../seven_segment_display/src/seven_segment_display.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_arbiter_pkg " "Found design unit 1: wb_arbiter_pkg" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pkg " "Found design unit 1: sram_pkg" {  } { { "../../graphics_controller/src/sram/sram_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer_pkg " "Found design unit 1: rasterizer_pkg" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framereader_pkg " "Found design unit 1: framereader_pkg" {  } { { "../../graphics_controller/src/framereader/framereader_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/touch_controller/src/touch_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/touch_controller/src/touch_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_sync_1r-beh " "Found design unit 1: rom_sync_1r-beh" {  } { { "../../rom/src/rom_sync_1r.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819520 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_sync_1r " "Found entity 1: rom_sync_1r" {  } { { "../../rom/src/rom_sync_1r.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_pkg " "Found design unit 1: rom_pkg" {  } { { "../../rom/src/rom_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rom_pkg-body " "Found design unit 2: rom_pkg-body" {  } { { "../../rom/src/rom_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-syn " "Found design unit 1: wb_ram-syn" {  } { { "../../ram/src/wb_ram.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819523 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "../../ram/src/wb_ram.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_pkg " "Found design unit 1: ram_pkg" {  } { { "../../ram/src/ram_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1c1r1w-mixed " "Found design unit 1: fifo_1c1r1w-mixed" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_1c1r1w " "Found entity 1: fifo_1c1r1w" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_ram_1c1r1w-beh " "Found design unit 1: dp_ram_1c1r1w-beh" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819528 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_1c1r1w " "Found entity 1: dp_ram_1c1r1w" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_ascii_pkg " "Found design unit 1: ps2_ascii_pkg" {  } { { "../../ps2_ascii/src/ps2_ascii_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_ascii-struct " "Found design unit 1: ps2_ascii-struct" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_ascii " "Found entity 1: ps2_ascii" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver_pkg " "Found design unit 1: ps2_transceiver_pkg" {  } { { "../../ps2/src/ps2_transceiver_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver-beh " "Found design unit 1: ps2_transceiver-beh" {  } { { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819535 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_transceiver " "Found entity 1: ps2_transceiver" {  } { { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_pkg " "Found design unit 1: ps2_pkg" {  } { { "../../ps2/src/ps2_keyboard_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_controller-beh " "Found design unit 1: ps2_keyboard_controller-beh" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_controller " "Found entity 1: ps2_keyboard_controller" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 merge_fifo_pkg " "Found design unit 1: merge_fifo_pkg" {  } { { "../../merge_fifo/merge_fifo_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 merge_fifo-ARCH " "Found design unit 1: merge_fifo-ARCH" {  } { { "../../merge_fifo/merge_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819542 ""} { "Info" "ISGN_ENTITY_NAME" "1 merge_fifo " "Found entity 1: merge_fifo" {  } { { "../../merge_fifo/merge_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fwft_fifo-SYN " "Found design unit 1: alt_fwft_fifo-SYN" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fwft_fifo " "Found entity 1: alt_fwft_fifo" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Found design unit 1: math_pkg" {  } { { "../../math/src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Found design unit 2: math_pkg-body" {  } { { "../../math/src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics_controller_pkg " "Found design unit 1: graphics_controller_pkg" {  } { { "../../graphics_controller/src/graphics_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphics_controller_pkg-body " "Found design unit 2: graphics_controller_pkg-body" {  } { { "../../graphics_controller/src/graphics_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics_controller-arch " "Found design unit 1: graphics_controller-arch" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819549 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphics_controller " "Found entity 1: graphics_controller" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_gcinstr_pkg " "Found design unit 1: ascii_gcinstr_pkg" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_gcinstr-arch " "Found design unit 1: ascii_gcinstr-arch" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_gcinstr " "Found entity 1: ascii_gcinstr" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Found design unit 1: sync_pkg" {  } { { "../../synchronizer/src/sync_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-beh " "Found design unit 1: sync-beh" {  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819555 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819556 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522002819804 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex6 top.vhd(53) " "VHDL Signal Declaration warning at top.vhd(53): used implicit default value for signal \"hex6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522002819810 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex7 top.vhd(54) " "VHDL Signal Declaration warning at top.vhd(54): used implicit default value for signal \"hex7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522002819810 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[8\] top.vhd(57) " "Using initial value X (don't care) for net \"ledg\[8\]\" at top.vhd(57)" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 57 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819810 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/top.vhd" "pll_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002819863 ""}  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002819863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002819905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002819905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sys_reset_sync " "Elaborating entity \"sync\" for hierarchy \"sync:sys_reset_sync\"" {  } { { "../src/top.vhd" "sys_reset_sync" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_controller graphics_controller:gcntrl_inst " "Elaborating entity \"graphics_controller\" for hierarchy \"graphics_controller:gcntrl_inst\"" {  } { { "../src/top.vhd" "gcntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst " "Elaborating entity \"rasterizer\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "rasterizer_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "instruction_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer_fsm graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit " "Elaborating entity \"rasterizer_fsm\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "rasterizer_unit" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fb_writer graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst " "Elaborating entity \"fb_writer\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "wb_mem_cntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\"" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "framebuffer_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_arbiter graphics_controller:gcntrl_inst\|wb_arbiter:the_arbiter " "Elaborating entity \"wb_arbiter\" for hierarchy \"graphics_controller:gcntrl_inst\|wb_arbiter:the_arbiter\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "the_arbiter" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller_wb graphics_controller:gcntrl_inst\|sram_controller_wb:sram_cntrl " "Elaborating entity \"sram_controller_wb\" for hierarchy \"graphics_controller:gcntrl_inst\|sram_controller_wb:sram_cntrl\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "sram_cntrl" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framereader graphics_controller:gcntrl_inst\|framereader:framereader_inst " "Elaborating entity \"framereader\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "framereader_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002819969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "dcfifo_component" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820187 ""}  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002820187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ifj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ifj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ifj1 " "Found entity 1: dcfifo_ifj1" {  } { { "db/dcfifo_ifj1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ifj1 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated " "Elaborating entity \"dcfifo_ifj1\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ifj1.tdf" "rdptr_g1p" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ifj1.tdf" "wrptr_g1p" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6271 " "Found entity 1: altsyncram_6271" {  } { { "db/altsyncram_6271.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_6271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6271 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|altsyncram_6271:fifo_ram " "Elaborating entity \"altsyncram_6271\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|altsyncram_6271:fifo_ram\"" {  } { { "db/dcfifo_ifj1.tdf" "fifo_ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_ifj1.tdf" "rs_dgwp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ifj1.tdf" "wraclr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_ifj1.tdf" "ws_dgrp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe17" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ifj1.tdf" "rdempty_eq_comp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltm_cntrl graphics_controller:gcntrl_inst\|ltm_cntrl:ltm " "Elaborating entity \"ltm_cntrl\" for hierarchy \"graphics_controller:gcntrl_inst\|ltm_cntrl:ltm\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "ltm" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_controller ps2_keyboard_controller:ps2_kbd_cntrl_inst " "Elaborating entity \"ps2_keyboard_controller\" for hierarchy \"ps2_keyboard_controller:ps2_kbd_cntrl_inst\"" {  } { { "../src/top.vhd" "ps2_kbd_cntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_transceiver ps2_keyboard_controller:ps2_kbd_cntrl_inst\|ps2_transceiver:ps2_transceiver_inst " "Elaborating entity \"ps2_transceiver\" for hierarchy \"ps2_keyboard_controller:ps2_kbd_cntrl_inst\|ps2_transceiver:ps2_transceiver_inst\"" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "ps2_transceiver_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_ascii ps2_ascii:ps2_ascii_inst " "Elaborating entity \"ps2_ascii\" for hierarchy \"ps2_ascii:ps2_ascii_inst\"" {  } { { "../src/top.vhd" "ps2_ascii_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sync_1r ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst " "Elaborating entity \"rom_sync_1r\" for hierarchy \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\"" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "ascii_rom_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w fifo_1c1r1w:ascii_buffer " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"fifo_1c1r1w:ascii_buffer\"" {  } { { "../src/top.vhd" "ascii_buffer" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_gcinstr ascii_gcinstr:ascii_gcinstr_instr " "Elaborating entity \"ascii_gcinstr\" for hierarchy \"ascii_gcinstr:ascii_gcinstr_instr\"" {  } { { "../src/top.vhd" "ascii_gcinstr_instr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:seven_segment_display_instance " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:seven_segment_display_instance\"" {  } { { "../src/top.vhd" "seven_segment_display_instance" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port serial_port:serial_port_intz " "Elaborating entity \"serial_port\" for hierarchy \"serial_port:serial_port_intz\"" {  } { { "../src/top.vhd" "serial_port_intz" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_rx_fsm serial_port:serial_port_intz\|serial_port_rx_fsm:rx_fsm_inst " "Elaborating entity \"serial_port_rx_fsm\" for hierarchy \"serial_port:serial_port_intz\|serial_port_rx_fsm:rx_fsm_inst\"" {  } { { "../../serial_port/src/serial_port.vhd" "rx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820585 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int_next serial_port_rx_fsm.vhd(189) " "VHDL Process Statement warning at serial_port_rx_fsm.vhd(189): signal \"data_int_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522002820589 "|top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_tx_fsm serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst " "Elaborating entity \"serial_port_tx_fsm\" for hierarchy \"serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\"" {  } { { "../../serial_port/src/serial_port.vhd" "tx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge_fifo merge_fifo:merge_fifo_instance " "Elaborating entity \"merge_fifo\" for hierarchy \"merge_fifo:merge_fifo_instance\"" {  } { { "../src/top.vhd" "merge_fifo_instance" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fwft_fifo merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo " "Elaborating entity \"alt_fwft_fifo\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\"" {  } { { "../../merge_fifo/merge_fifo.vhd" "p0_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\"" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "scfifo_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\"" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002820773 ""}  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002820773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka31 " "Found entity 1: scfifo_ka31" {  } { { "db/scfifo_ka31.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka31 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated " "Elaborating entity \"scfifo_ka31\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg31 " "Found entity 1: a_dpfifo_rg31" {  } { { "db/a_dpfifo_rg31.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg31 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo " "Elaborating entity \"a_dpfifo_rg31\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\"" {  } { { "db/scfifo_ka31.tdf" "dpfifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7h1 " "Found entity 1: altsyncram_p7h1" {  } { { "db/altsyncram_p7h1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_p7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7h1 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram " "Elaborating entity \"altsyncram_p7h1\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\"" {  } { { "db/a_dpfifo_rg31.tdf" "FIFOram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rg31.tdf" "almost_full_comparer" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_rg31.tdf" "three_comparison" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002820976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002820976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rg31.tdf" "rd_ptr_msb" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002820977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002821019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002821019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_rg31.tdf" "usedw_counter" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002821020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002821065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002821065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_rg31.tdf" "wr_ptr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002821066 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522002822118 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522002822124 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522002822137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial_port:serial_port_intz\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"serial_port:serial_port_intz\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522002822148 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522002822148 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial_port:serial_port_intz\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"serial_port:serial_port_intz\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522002822148 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1522002822148 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 35 " "Parameter WIDTH_A set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 35 " "Parameter WIDTH_B set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE StructuralModeling.top0.rtl.mif " "Parameter INIT_FILE set to StructuralModeling.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522002823815 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002823815 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522002823815 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002823817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522002823817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002823864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002823864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bko1 " "Found entity 1: altsyncram_bko1" {  } { { "db/altsyncram_bko1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_bko1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002823914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002823914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002823930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 35 " "Parameter \"WIDTH_A\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 35 " "Parameter \"WIDTH_B\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823930 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002823930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glo1 " "Found entity 1: altsyncram_glo1" {  } { { "db/altsyncram_glo1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_glo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002823976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002823976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002823990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002823990 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002823990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_upo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_upo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_upo1 " "Found entity 1: altsyncram_upo1" {  } { { "db/altsyncram_upo1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_upo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002824031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002824031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE StructuralModeling.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"StructuralModeling.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002824045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f01 " "Found entity 1: altsyncram_5f01" {  } { { "db/altsyncram_5f01.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_5f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002824083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002824083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522002824121 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522002824121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002824247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002824247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522002824301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002824301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002824322 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 181 -1 0 } } { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 50 -1 0 } } { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 26 -1 0 } } { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 27 -1 0 } } { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 67 -1 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 366 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 33 2 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 45 -1 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 46 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 47 2 0 } } { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522002824715 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522002824715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] GND " "Pin \"hex6\[0\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] GND " "Pin \"hex7\[0\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sda GND " "Pin \"sda\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522002826044 "|top|sda"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522002826044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522002826187 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522002828005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522002828489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522002828489 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[3\] " "No output dependent on input pin \"keys\[3\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|keys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522002828841 "|top|switches[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522002828841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3899 " "Implemented 3899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522002828841 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522002828841 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522002828841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3428 " "Implemented 3428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522002828841 ""} { "Info" "ICUT_CUT_TM_RAMS" "307 " "Implemented 307 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522002828841 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522002828841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522002828841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1211 " "Peak virtual memory: 1211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522002828891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:33:48 2018 " "Processing ended: Sun Mar 25 20:33:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522002828891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522002828891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522002828891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522002828891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522002830200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522002830201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:33:49 2018 " "Processing started: Sun Mar 25 20:33:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522002830201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522002830201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling " "Command: quartus_fit --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522002830201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522002830238 ""}
{ "Info" "0" "" "Project  = StructuralModeling" {  } {  } 0 0 "Project  = StructuralModeling" 0 0 "Fitter" 0 0 1522002830239 ""}
{ "Info" "0" "" "Revision = StructuralModeling" {  } {  } 0 0 "Revision = StructuralModeling" 0 0 "Fitter" 0 0 1522002830239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522002830359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522002830359 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "StructuralModeling EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"StructuralModeling\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522002830399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522002830424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522002830424 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522002830475 ""}  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522002830475 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p2_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\|ram_block1a8 " "Atom \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p2_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1522002830477 "|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram|ram_block1a8"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1522002830477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522002830759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522002830862 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522002830862 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522002830869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522002830869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522002830869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522002830869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522002830869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522002830872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522002831542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ifj1 " "Entity dcfifo_ifj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522002832608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522002832608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522002832608 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522002832608 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SDC1.sdc " "Reading SDC File: '../src/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522002832631 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522002832633 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1522002832633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522002832633 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522002832665 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522002832666 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522002832666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522002832666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522002832666 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522002832666 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522002832666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522002833101 ""}  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 11247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522002833101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522002833102 ""}  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522002833102 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync:sys_reset_sync\|sync\[2\]  " "Automatically promoted node sync:sys_reset_sync\|sync\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_display:seven_segment_display_instance\|\\sync:lastButtonState " "Destination node seven_segment_display:seven_segment_display_instance\|\\sync:lastButtonState" {  } { { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[1\]~0 " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[1\]~0" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 4056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[1\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[1\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[0\] " "Destination node serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[0\]" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[10\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[10\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_y0\[10\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_y0\[10\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[0\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[0\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[11\] " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|gp12s\[11\]" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[9\]~4 " "Destination node graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|bresenham_x0\[9\]~4" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 4903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522002833102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522002833102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522002833102 ""}  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 2271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522002833102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522002833651 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522002833656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522002833656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522002833663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522002833671 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522002833680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522002833680 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522002833684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522002833870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1522002833875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522002833875 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] nclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"nclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 162 0 0 } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522002833952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002834659 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522002834673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522002836660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002837291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522002837350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522002838476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002838476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522002839212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522002843214 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522002843214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1522002843627 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1522002843627 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522002843627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002843628 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.30 " "Total time spent on timing analysis during the Fitter is 1.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522002843852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522002843887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522002844355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522002844357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522002844810 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002845600 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[1\] 2.5 V M21 " "Pin keys\[1\] uses I/O standard 2.5 V at M21" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[3\] 2.5 V R24 " "Pin keys\[3\] uses I/O standard 2.5 V at R24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL AB28 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL AC28 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL AC27 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL AD27 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL AB27 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL AC26 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL AD26 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL AB26 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL AC25 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[8] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL AB25 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[9] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[10\] 3.3-V LVTTL AC24 " "Pin switches\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[10] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[10\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[11\] 3.3-V LVTTL AB24 " "Pin switches\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[11] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[11\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[12\] 3.3-V LVTTL AB23 " "Pin switches\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[12] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[12\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[13\] 3.3-V LVTTL AA24 " "Pin switches\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[13] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[13\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[14\] 3.3-V LVTTL AA23 " "Pin switches\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[14] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[14\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[15\] 3.3-V LVTTL AA22 " "Pin switches\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[15] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[15\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[16\] 3.3-V LVTTL Y24 " "Pin switches\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[16] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[16\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[17\] 3.3-V LVTTL Y23 " "Pin switches\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { switches[17] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[17\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL G6 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ps2_clk } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { ps2_data } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[0\] 2.5 V M23 " "Pin keys\[0\] uses I/O standard 2.5 V at M23" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[0] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[0\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[2\] 2.5 V N21 " "Pin keys\[2\] uses I/O standard 2.5 V at N21" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { keys[2] } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[2\]" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G12 " "Pin rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelfpga/17.0/quartus/linux64/pin_planner.ppl" { rx } } } { "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelfpga/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522002846408 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1522002846408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/output_files/StructuralModeling.fit.smsg " "Generated suppressed messages file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/output_files/StructuralModeling.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522002846686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1580 " "Peak virtual memory: 1580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522002847539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:34:07 2018 " "Processing ended: Sun Mar 25 20:34:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522002847539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522002847539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522002847539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522002847539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522002848830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522002848831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:34:08 2018 " "Processing started: Sun Mar 25 20:34:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522002848831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522002848831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling " "Command: quartus_asm --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522002848831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1522002849073 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522002851192 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522002851287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522002851685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:34:11 2018 " "Processing ended: Sun Mar 25 20:34:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522002851685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522002851685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522002851685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522002851685 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522002852347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522002852903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522002852905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:34:12 2018 " "Processing started: Sun Mar 25 20:34:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522002852905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002852905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta StructuralModeling -c StructuralModeling " "Command: quartus_sta StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002852905 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1522002852941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853119 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ifj1 " "Entity dcfifo_ifj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522002853641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522002853641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522002853641 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853641 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SDC1.sdc " "Reading SDC File: '../src/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853660 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522002853661 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853679 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1522002853680 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522002853721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.642 " "Worst-case setup slack is 6.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.642               0.000 clk  " "    6.642               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.002 " "Worst-case recovery slack is 11.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.435               0.000 clk  " "   14.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.046 " "Worst-case removal slack is 1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.046               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206               0.000 clk  " "    1.206               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.547 " "Worst-case minimum pulse width slack is 9.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.547               0.000 clk  " "    9.547               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002853809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.933 ns " "Worst Case Available Settling Time: 31.933 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002853903 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853903 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522002853913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002853934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.691 " "Worst-case setup slack is 7.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.691               0.000 clk  " "    7.691               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.534               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.534               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk  " "    0.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.982 " "Worst-case recovery slack is 11.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.982               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.982               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.012               0.000 clk  " "   15.012               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.954 " "Worst-case removal slack is 0.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.954               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.112               0.000 clk  " "    1.112               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.558 " "Worst-case minimum pulse width slack is 9.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.558               0.000 clk  " "    9.558               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002854686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.501 ns " "Worst Case Available Settling Time: 32.501 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002854796 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854796 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522002854806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002854950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.305 " "Worst-case setup slack is 13.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.305               0.000 clk  " "   13.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk  " "    0.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.089 " "Worst-case recovery slack is 15.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.089               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.089               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.962               0.000 clk  " "   16.962               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.496               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 clk  " "    0.561               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 clk  " "    9.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522002855087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.214" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.747 ns " "Worst Case Available Settling Time: 35.747 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522002855242 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522002855907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:34:15 2018 " "Processing ended: Sun Mar 25 20:34:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522002855907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522002855907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522002855907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002855907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522002857326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522002857328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:34:17 2018 " "Processing started: Sun Mar 25 20:34:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522002857328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522002857328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling " "Command: quartus_eda --read_settings_files=off --write_settings_files=off StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522002857328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1522002857602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_7_1200mv_85c_slow.vho /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_7_1200mv_85c_slow.vho in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002858264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_7_1200mv_0c_slow.vho /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_7_1200mv_0c_slow.vho in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002858627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_min_1200mv_0c_fast.vho /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_min_1200mv_0c_fast.vho in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002858991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling.vho /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling.vho in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002859356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_7_1200mv_85c_vhd_slow.sdo /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_7_1200mv_85c_vhd_slow.sdo in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002859625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_7_1200mv_0c_vhd_slow.sdo /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_7_1200mv_0c_vhd_slow.sdo in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002859884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_min_1200mv_0c_vhd_fast.sdo /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_min_1200mv_0c_vhd_fast.sdo in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002860280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "StructuralModeling_vhd.sdo /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/ simulation " "Generated file StructuralModeling_vhd.sdo in folder \"/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522002860595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1213 " "Peak virtual memory: 1213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522002860676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:34:20 2018 " "Processing ended: Sun Mar 25 20:34:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522002860676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522002860676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522002860676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522002860676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522002861357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522003065420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522003065422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:37:45 2018 " "Processing started: Sun Mar 25 20:37:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522003065422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522003065422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp StructuralModeling -c StructuralModeling --netlist_type=sgate " "Command: quartus_npp StructuralModeling -c StructuralModeling --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522003065422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1522003065616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522003066002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:37:46 2018 " "Processing ended: Sun Mar 25 20:37:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522003066002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522003066002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522003066002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522003066002 ""}
