

================================================================
== Synthesis Summary Report of 'fft_stage_first'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 23:03:43 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_FFT_firstStage
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |            |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |+ fft_stage_first  |     -|  0.04|      273|  2.730e+03|         -|      274|     -|        no|     -|  36 (16%)|  4172 (3%)|  6176 (11%)|    -|
    | o DFTpts          |     -|  7.30|      271|  2.710e+03|        17|        1|   256|       yes|     -|         -|          -|           -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| OUT_I_0_address0 | 8        |
| OUT_I_0_d0       | 32       |
| OUT_I_1_address0 | 8        |
| OUT_I_1_d0       | 32       |
| OUT_I_2_address0 | 8        |
| OUT_I_2_d0       | 32       |
| OUT_I_3_address0 | 8        |
| OUT_I_3_d0       | 32       |
| OUT_R_0_address0 | 8        |
| OUT_R_0_d0       | 32       |
| OUT_R_1_address0 | 8        |
| OUT_R_1_d0       | 32       |
| OUT_R_2_address0 | 8        |
| OUT_R_2_d0       | 32       |
| OUT_R_3_address0 | 8        |
| OUT_R_3_d0       | 32       |
| X_I_0_address0   | 8        |
| X_I_0_q0         | 32       |
| X_I_1_address0   | 8        |
| X_I_1_q0         | 32       |
| X_I_2_address0   | 8        |
| X_I_2_q0         | 32       |
| X_I_3_address0   | 8        |
| X_I_3_q0         | 32       |
| X_R_0_address0   | 8        |
| X_R_0_q0         | 32       |
| X_R_1_address0   | 8        |
| X_R_1_q0         | 32       |
| X_R_2_address0   | 8        |
| X_R_2_q0         | 32       |
| X_R_3_address0   | 8        |
| X_R_3_q0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| X_R      | X_R_0_address0   | port    | offset   |
| X_R      | X_R_0_ce0        | port    |          |
| X_R      | X_R_0_q0         | port    |          |
| X_R      | X_R_1_address0   | port    | offset   |
| X_R      | X_R_1_ce0        | port    |          |
| X_R      | X_R_1_q0         | port    |          |
| X_R      | X_R_2_address0   | port    | offset   |
| X_R      | X_R_2_ce0        | port    |          |
| X_R      | X_R_2_q0         | port    |          |
| X_R      | X_R_3_address0   | port    | offset   |
| X_R      | X_R_3_ce0        | port    |          |
| X_R      | X_R_3_q0         | port    |          |
| X_I      | X_I_0_address0   | port    | offset   |
| X_I      | X_I_0_ce0        | port    |          |
| X_I      | X_I_0_q0         | port    |          |
| X_I      | X_I_1_address0   | port    | offset   |
| X_I      | X_I_1_ce0        | port    |          |
| X_I      | X_I_1_q0         | port    |          |
| X_I      | X_I_2_address0   | port    | offset   |
| X_I      | X_I_2_ce0        | port    |          |
| X_I      | X_I_2_q0         | port    |          |
| X_I      | X_I_3_address0   | port    | offset   |
| X_I      | X_I_3_ce0        | port    |          |
| X_I      | X_I_3_q0         | port    |          |
| OUT_R    | OUT_R_0_address0 | port    | offset   |
| OUT_R    | OUT_R_0_ce0      | port    |          |
| OUT_R    | OUT_R_0_we0      | port    |          |
| OUT_R    | OUT_R_0_d0       | port    |          |
| OUT_R    | OUT_R_1_address0 | port    | offset   |
| OUT_R    | OUT_R_1_ce0      | port    |          |
| OUT_R    | OUT_R_1_we0      | port    |          |
| OUT_R    | OUT_R_1_d0       | port    |          |
| OUT_R    | OUT_R_2_address0 | port    | offset   |
| OUT_R    | OUT_R_2_ce0      | port    |          |
| OUT_R    | OUT_R_2_we0      | port    |          |
| OUT_R    | OUT_R_2_d0       | port    |          |
| OUT_R    | OUT_R_3_address0 | port    | offset   |
| OUT_R    | OUT_R_3_ce0      | port    |          |
| OUT_R    | OUT_R_3_we0      | port    |          |
| OUT_R    | OUT_R_3_d0       | port    |          |
| OUT_I    | OUT_I_0_address0 | port    | offset   |
| OUT_I    | OUT_I_0_ce0      | port    |          |
| OUT_I    | OUT_I_0_we0      | port    |          |
| OUT_I    | OUT_I_0_d0       | port    |          |
| OUT_I    | OUT_I_1_address0 | port    | offset   |
| OUT_I    | OUT_I_1_ce0      | port    |          |
| OUT_I    | OUT_I_1_we0      | port    |          |
| OUT_I    | OUT_I_1_d0       | port    |          |
| OUT_I    | OUT_I_2_address0 | port    | offset   |
| OUT_I    | OUT_I_2_ce0      | port    |          |
| OUT_I    | OUT_I_2_we0      | port    |          |
| OUT_I    | OUT_I_2_d0       | port    |          |
| OUT_I    | OUT_I_3_address0 | port    | offset   |
| OUT_I    | OUT_I_3_ce0      | port    |          |
| OUT_I    | OUT_I_3_we0      | port    |          |
| OUT_I    | OUT_I_3_d0       | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + fft_stage_first                    | 36  |        |          |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U13  | 3   |        | mul3     | fmul | maxdsp  | 3       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U1  | 2   |        | temp_R   | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14  | 3   |        | mul9     | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2  | 2   |        | temp_I   | fadd | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U5  | 2   |        | sub      | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U6  | 2   |        | sub1     | fsub | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U7  | 2   |        | add      | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add1     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15  | 3   |        | mul3_1   | fmul | maxdsp  | 3       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U3  | 2   |        | temp_R_1 | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16  | 3   |        | mul9_1   | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U4  | 2   |        | temp_I_1 | fadd | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | sub13_1  | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | sub18_1  | fsub | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add23_1  | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add28_1  | fadd | fulldsp | 4       |
|   add_ln27_fu_394_p2                 | -   |        | add_ln27 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                              | Location                                                                 |
+-----------------+--------------------------------------+--------------------------------------------------------------------------+
| array_partition | variable=OUT_I cyclic factor=4 dim=1 | hls_FFT_firstStage/solution1/directives.tcl:11 in fft_stage_first, OUT_I |
| array_partition | variable=OUT_R cyclic factor=4 dim=1 | hls_FFT_firstStage/solution1/directives.tcl:10 in fft_stage_first, OUT_R |
| array_partition | variable=X_I cyclic factor=4 dim=1   | hls_FFT_firstStage/solution1/directives.tcl:8 in fft_stage_first, X_I    |
| array_partition | variable=X_R cyclic factor=4 dim=1   | hls_FFT_firstStage/solution1/directives.tcl:9 in fft_stage_first, X_R    |
| unroll          | factor=2                             | hls_FFT_firstStage/solution1/directives.tcl:7 in fft_stage_first         |
+-----------------+--------------------------------------+--------------------------------------------------------------------------+


