#ifndef _NVT_AD_TC358840_REG_H_
#define _NVT_AD_TC358840_REG_H_
#include "ad_drv.h"

#define AD_TC358840_INT_STATUS_REG_OFS 0x0014
#define AD_TC358840_INT_STATUS_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_INT_STATUS_REG)
AD_DRV_REGDEF_BIT(IR_DINT, 1)
AD_DRV_REGDEF_BIT(IR_EINT, 1)
AD_DRV_REGDEF_BIT(CEC_RINT, 1)
AD_DRV_REGDEF_BIT(CEC_TINT, 1)
AD_DRV_REGDEF_BIT(CEC_EINT, 1)
AD_DRV_REGDEF_BIT(SYS_INT, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(CSITX0_INT, 1)
AD_DRV_REGDEF_BIT(HDMI_INT, 1)
AD_DRV_REGDEF_BIT(AMUTE_INT, 1)
AD_DRV_REGDEF_END(AD_TC358840_INT_STATUS_REG)
#endif

#define AD_TC358840_LANE_ENABLE_REG_OFS 0x0118
#define AD_TC358840_LANE_ENABLE_REG_LEN 4
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_LANE_ENABLE_REG)
AD_DRV_REGDEF_BIT(DTLANEEN, 3)
AD_DRV_REGDEF_BIT(, 1)
AD_DRV_REGDEF_BIT(CLANEEN, 1)
AD_DRV_REGDEF_END(AD_TC358840_LANE_ENABLE_REG)
#endif

#define AD_TC358840_PPI_DPHY_HSTXVREGEN_REG_OFS 0x0274
#define AD_TC358840_PPI_DPHY_HSTXVREGEN_REG_LEN 4
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_PPI_DPHY_HSTXVREGEN_REG)
AD_DRV_REGDEF_BIT(CLM_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D0M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D1M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D2M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D3M_HSTXVREGEN, 1)
AD_DRV_REGDEF_END(AD_TC358840_PPI_DPHY_HSTXVREGEN_REG)
#endif

#define AD_TC358840_PX_FREQ_REG_OFS 0x8405
#define AD_TC358840_PX_FREQ_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_PX_FREQ_REG)
AD_DRV_REGDEF_BIT(PX_FREQ, 13)
AD_DRV_REGDEF_END(AD_TC358840_PX_FREQ_REG)
#endif

#define AD_TC358840_SYS_INT_REG_OFS 0x8502
#define AD_TC358840_SYS_INT_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_SYS_INT_REG)
AD_DRV_REGDEF_BIT(I_DDC, 1)
AD_DRV_REGDEF_BIT(I_TMDS, 1)
AD_DRV_REGDEF_BIT(I_DPMBDET, 1)
AD_DRV_REGDEF_BIT(I_NOPMBDET, 1)
AD_DRV_REGDEF_BIT(I_HDMI, 1)
AD_DRV_REGDEF_BIT(I_DVI, 1)
AD_DRV_REGDEF_BIT(I_ACRN, 1)
AD_DRV_REGDEF_BIT(I_ACR_CTS, 1)
AD_DRV_REGDEF_END(AD_TC358840_SYS_INT_REG)
#endif

#define AD_TC358840_SYS_STATUS_REG_OFS 0x8520
#define AD_TC358840_SYS_STATUS_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_SYS_STATUS_REG)
AD_DRV_REGDEF_BIT(S_DDC5V, 1)
AD_DRV_REGDEF_BIT(S_TMDS, 1)
AD_DRV_REGDEF_BIT(S_PHY_PLL, 1)
AD_DRV_REGDEF_BIT(S_PHY_SCDT, 1)
AD_DRV_REGDEF_BIT(S_HDMI, 1)
AD_DRV_REGDEF_BIT(S_HDCP, 1)
AD_DRV_REGDEF_BIT(S_AVMUTE, 1)
AD_DRV_REGDEF_BIT(S_SYNC_, 1)
AD_DRV_REGDEF_END(AD_TC358840_SYS_STATUS_REG)
#endif

#define AD_TC358840_VI_STATUS1_REG_OFS 0x8522
#define AD_TC358840_VI_STATUS1_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_VI_STATUS1_REG)
AD_DRV_REGDEF_BIT(S_V_INTERLACE, 1)
AD_DRV_REGDEF_BIT(S_V_422, 1)
AD_DRV_REGDEF_BIT(S_DEEP_COLOR, 2)
AD_DRV_REGDEF_BIT(, 3)
AD_DRV_REGDEF_BIT(S_V_GBD, 1)
AD_DRV_REGDEF_END(AD_TC358840_VI_STATUS1_REG)
#endif

#define AD_TC358840_DE_STR_REG_OFS 0x8580
#define AD_TC358840_DE_STR_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_DE_STR_REG)
AD_DRV_REGDEF_BIT(DE_H_START, 13)
AD_DRV_REGDEF_END(AD_TC358840_DE_STR_REG)
#endif

#define AD_TC358840_DE_H_SIZE_REG_OFS 0x8582
#define AD_TC358840_DE_H_SIZE_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_DE_H_SIZE_REG)
AD_DRV_REGDEF_BIT(DE_H_SIZE, 13)
AD_DRV_REGDEF_END(AD_TC358840_DE_H_SIZE_REG)
#endif

#define AD_TC358840_DE_V_START_A_REG_OFS 0x8584
#define AD_TC358840_DE_V_START_A_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_DE_V_START_A_REG)
AD_DRV_REGDEF_BIT(DE_V_START_A, 13)
AD_DRV_REGDEF_END(AD_TC358840_DE_V_START_A_REG)
#endif

#define AD_TC358840_DE_V_START_B_REG_OFS 0x8586
#define AD_TC358840_DE_V_START_B_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_DE_V_START_B_REG)
AD_DRV_REGDEF_BIT(DE_V_START_B, 13)
AD_DRV_REGDEF_END(AD_TC358840_DE_V_START_B_REG)
#endif

#define AD_TC358840_DE_V_SIZE_REG_OFS 0x858C
#define AD_TC358840_DE_V_SIZE_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_DE_V_SIZE_REG)
AD_DRV_REGDEF_BIT(DE_V_SIZE, 13)
AD_DRV_REGDEF_END(AD_TC358840_DE_V_SIZE_REG)
#endif

#define AD_TC358840_IN_H_SIZE_REG_OFS 0x858E
#define AD_TC358840_IN_H_SIZE_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_IN_H_SIZE_REG)
AD_DRV_REGDEF_BIT(IN_H_SIZE, 13)
AD_DRV_REGDEF_END(AD_TC358840_IN_H_SIZE_REG)
#endif

#define AD_TC358840_IN_V_SIZE_REG_OFS 0x8590
#define AD_TC358840_IN_V_SIZE_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_IN_V_SIZE_REG)
AD_DRV_REGDEF_BIT(IN_V_SIZE, 13)
AD_DRV_REGDEF_END(AD_TC358840_IN_V_SIZE_REG)
#endif

#define AD_TC358840_HV_CLR_REG_OFS 0x8593
#define AD_TC358840_HV_CLR_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358840_HV_CLR_REG)
AD_DRV_REGDEF_BIT(H_CLR, 1)
AD_DRV_REGDEF_BIT(V_CLR, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(DEH_CLR, 1)
AD_DRV_REGDEF_BIT(DEV_CLR, 1)
AD_DRV_REGDEF_BIT(, 1)
AD_DRV_REGDEF_BIT(HOLD, 1)
AD_DRV_REGDEF_END(AD_TC358840_HV_CLR_REG)
#endif

#endif //_NVT_AD_TC358840_REG_H_
