

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3'
================================================================
* Date:           Sat Oct 29 23:33:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176   |rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184  |rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192     |rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_batch       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + input_turn       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_67_5  |        8|        8|         2|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    212|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    149|    380|    -|
|Memory           |        1|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    201|    -|
|Register         |        -|   -|    444|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   0|    593|    793|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   0|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184  |rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        0|   0|  73|  192|    0|
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176   |rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1   |        0|   0|  38|   94|    0|
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192     |rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2     |        0|   0|  38|   94|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                |                                                                          |        0|   0| 149|  380|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                    |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln36_1_fu_267_p2   |         +|   0|  0|   7|           7|           2|
    |add_ln36_fu_291_p2     |         +|   0|  0|  30|          30|           1|
    |add_ln39_fu_302_p2     |         +|   0|  0|  32|          32|           1|
    |add_ln67_fu_336_p2     |         +|   0|  0|   4|           3|           1|
    |empty_19_fu_320_p2     |         +|   0|  0|   7|           7|           7|
    |sub_ln24_1_fu_246_p2   |         -|   0|  0|  31|           1|          31|
    |sub_ln24_fu_208_p2     |         -|   0|  0|  32|           1|          32|
    |empty_17_fu_262_p2     |      icmp|   0|  0|  12|          32|           1|
    |icmp_ln36_fu_286_p2    |      icmp|   0|  0|  11|          31|          31|
    |icmp_ln39_fu_297_p2    |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln67_fu_330_p2    |      icmp|   0|  0|   2|           3|           4|
    |ap_block_state1        |        or|   0|  0|   1|           1|           1|
    |select_ln24_fu_255_p3  |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 212|         181|         175|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  49|         12|    1|         12|
    |ap_done               |   9|          2|    1|          2|
    |batch_fu_96           |   9|          2|   30|         60|
    |buff_address0         |  13|          3|    7|         21|
    |buff_ce0              |  13|          3|    1|          3|
    |buff_we0              |   9|          2|    1|          2|
    |featrue_length_blk_n  |   9|          2|    1|          2|
    |node_cnt_blk_n        |   9|          2|    1|          2|
    |output_data           |   9|          2|   32|         64|
    |output_r_read         |   9|          2|    1|          2|
    |output_size_blk_n     |   9|          2|    1|          2|
    |p_read1_blk_n         |   9|          2|    1|          2|
    |p_read_blk_n          |   9|          2|    1|          2|
    |property_input_write  |   9|          2|    1|          2|
    |row_reg_165           |   9|          2|    3|          6|
    |turn_reg_154          |   9|          2|   32|         64|
    |weight_input_write    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 201|         46|  116|        250|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln36_1_reg_403                                                                                |   7|   0|    7|          0|
    |add_ln36_reg_418                                                                                  |  30|   0|   30|          0|
    |add_ln39_reg_426                                                                                  |  32|   0|   32|          0|
    |add_ln67_reg_439                                                                                  |   3|   0|    3|          0|
    |ap_CS_fsm                                                                                         |  11|   0|   11|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |batch_fu_96                                                                                       |  30|   0|   30|          0|
    |empty_17_reg_399                                                                                  |   1|   0|    1|          0|
    |empty_reg_389                                                                                     |   7|   0|    7|          0|
    |featrue_length_read_reg_364                                                                       |  32|   0|   32|          0|
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176_ap_start_reg   |   1|   0|    1|          0|
    |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192_ap_start_reg     |   1|   0|    1|          0|
    |output_data_preg                                                                                  |  32|   0|   32|          0|
    |output_size_read_reg_353                                                                          |  32|   0|   32|          0|
    |p_read_1_reg_359                                                                                  |  32|   0|   32|          0|
    |p_read_2_reg_369                                                                                  |  32|   0|   32|          0|
    |row_reg_165                                                                                       |   3|   0|    3|          0|
    |select_ln24_reg_394                                                                               |  31|   0|   31|          0|
    |tmp_1_reg_408                                                                                     |  32|   0|   34|          2|
    |tmp_reg_374                                                                                       |   1|   0|    1|          0|
    |trunc_ln24_1_reg_379                                                                              |  30|   0|   30|          0|
    |trunc_ln24_2_reg_384                                                                              |  30|   0|   30|          0|
    |turn_reg_154                                                                                      |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 444|   0|  446|          2|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  rerArray_Loop_input_batch_proc3|  return value|
|node_cnt_dout                  |   in|   32|     ap_fifo|                         node_cnt|       pointer|
|node_cnt_num_data_valid        |   in|    3|     ap_fifo|                         node_cnt|       pointer|
|node_cnt_fifo_cap              |   in|    3|     ap_fifo|                         node_cnt|       pointer|
|node_cnt_empty_n               |   in|    1|     ap_fifo|                         node_cnt|       pointer|
|node_cnt_read                  |  out|    1|     ap_fifo|                         node_cnt|       pointer|
|output_size_dout               |   in|   32|     ap_fifo|                      output_size|       pointer|
|output_size_num_data_valid     |   in|    2|     ap_fifo|                      output_size|       pointer|
|output_size_fifo_cap           |   in|    2|     ap_fifo|                      output_size|       pointer|
|output_size_empty_n            |   in|    1|     ap_fifo|                      output_size|       pointer|
|output_size_read               |  out|    1|     ap_fifo|                      output_size|       pointer|
|output_data                    |  out|   32|      ap_vld|                      output_data|       pointer|
|output_data_ap_vld             |  out|    1|      ap_vld|                      output_data|       pointer|
|output_r_dout                  |   in|   32|     ap_fifo|                         output_r|       pointer|
|output_r_num_data_valid        |   in|    2|     ap_fifo|                         output_r|       pointer|
|output_r_fifo_cap              |   in|    2|     ap_fifo|                         output_r|       pointer|
|output_r_empty_n               |   in|    1|     ap_fifo|                         output_r|       pointer|
|output_r_read                  |  out|    1|     ap_fifo|                         output_r|       pointer|
|featrue_length_dout            |   in|   32|     ap_fifo|                   featrue_length|       pointer|
|featrue_length_num_data_valid  |   in|    2|     ap_fifo|                   featrue_length|       pointer|
|featrue_length_fifo_cap        |   in|    2|     ap_fifo|                   featrue_length|       pointer|
|featrue_length_empty_n         |   in|    1|     ap_fifo|                   featrue_length|       pointer|
|featrue_length_read            |  out|    1|     ap_fifo|                   featrue_length|       pointer|
|p_read1_dout                   |   in|   32|     ap_fifo|                          p_read1|       pointer|
|p_read1_num_data_valid         |   in|    3|     ap_fifo|                          p_read1|       pointer|
|p_read1_fifo_cap               |   in|    3|     ap_fifo|                          p_read1|       pointer|
|p_read1_empty_n                |   in|    1|     ap_fifo|                          p_read1|       pointer|
|p_read1_read                   |  out|    1|     ap_fifo|                          p_read1|       pointer|
|weight_input_din               |  out|   32|     ap_fifo|                     weight_input|       pointer|
|weight_input_num_data_valid    |   in|    2|     ap_fifo|                     weight_input|       pointer|
|weight_input_fifo_cap          |   in|    2|     ap_fifo|                     weight_input|       pointer|
|weight_input_full_n            |   in|    1|     ap_fifo|                     weight_input|       pointer|
|weight_input_write             |  out|    1|     ap_fifo|                     weight_input|       pointer|
|p_read_dout                    |   in|   32|     ap_fifo|                           p_read|       pointer|
|p_read_num_data_valid          |   in|    3|     ap_fifo|                           p_read|       pointer|
|p_read_fifo_cap                |   in|    3|     ap_fifo|                           p_read|       pointer|
|p_read_empty_n                 |   in|    1|     ap_fifo|                           p_read|       pointer|
|p_read_read                    |  out|    1|     ap_fifo|                           p_read|       pointer|
|property_input_din             |  out|   32|     ap_fifo|                   property_input|       pointer|
|property_input_num_data_valid  |   in|    2|     ap_fifo|                   property_input|       pointer|
|property_input_fifo_cap        |   in|    2|     ap_fifo|                   property_input|       pointer|
|property_input_full_n          |   in|    1|     ap_fifo|                   property_input|       pointer|
|property_input_write           |  out|    1|     ap_fifo|                   property_input|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

