
UART_rcv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b0  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800045c  08000464  00001464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800045c  0800045c  00001464  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800045c  0800045c  00001464  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800045c  08000464  00001464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800045c  0800045c  0000145c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000460  08000460  00001460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001464  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001464  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001464  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000783  00000000  00000000  00001494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000281  00000000  00000000  00001c17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000098  00000000  00000000  00001e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000065  00000000  00000000  00001f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b0c4  00000000  00000000  00001f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000dcd  00000000  00000000  0001d059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097352  00000000  00000000  0001de26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b5178  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000158  00000000  00000000  000b51bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000040  00000000  00000000  000b5314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000444 	.word	0x08000444

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000444 	.word	0x08000444

080001ec <main>:
#define LED_PIN         (1 << 13)     // PB13 (LD5)

char key;

int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
	 // Enable GPIOB clock
	 RCC->AHB1ENR |= GPIOBEN;
 80001f0:	4b15      	ldr	r3, [pc, #84]	@ (8000248 <main+0x5c>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f4:	4a14      	ldr	r2, [pc, #80]	@ (8000248 <main+0x5c>)
 80001f6:	f043 0302 	orr.w	r3, r3, #2
 80001fa:	6313      	str	r3, [r2, #48]	@ 0x30

	 // Set PB13 as output
	 GPIOB->MODER &= ~(1U << 27);
 80001fc:	4b13      	ldr	r3, [pc, #76]	@ (800024c <main+0x60>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a12      	ldr	r2, [pc, #72]	@ (800024c <main+0x60>)
 8000202:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000206:	6013      	str	r3, [r2, #0]
	 GPIOB->MODER |=  (1U << 26);
 8000208:	4b10      	ldr	r3, [pc, #64]	@ (800024c <main+0x60>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a0f      	ldr	r2, [pc, #60]	@ (800024c <main+0x60>)
 800020e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000212:	6013      	str	r3, [r2, #0]

	uart1_rxtx_init();
 8000214:	f000 f81e 	bl	8000254 <uart1_rxtx_init>

	while(1)
	{
		key = uart1_read();
 8000218:	f000 f88c 	bl	8000334 <uart1_read>
 800021c:	4603      	mov	r3, r0
 800021e:	461a      	mov	r2, r3
 8000220:	4b0b      	ldr	r3, [pc, #44]	@ (8000250 <main+0x64>)
 8000222:	701a      	strb	r2, [r3, #0]
		if(key == '1')
 8000224:	4b0a      	ldr	r3, [pc, #40]	@ (8000250 <main+0x64>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b31      	cmp	r3, #49	@ 0x31
 800022a:	d106      	bne.n	800023a <main+0x4e>
		{
			GPIOB->ODR |= LED_PIN;
 800022c:	4b07      	ldr	r3, [pc, #28]	@ (800024c <main+0x60>)
 800022e:	695b      	ldr	r3, [r3, #20]
 8000230:	4a06      	ldr	r2, [pc, #24]	@ (800024c <main+0x60>)
 8000232:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000236:	6153      	str	r3, [r2, #20]
 8000238:	e7ee      	b.n	8000218 <main+0x2c>
		}
		else
		{
			GPIOB->ODR &= ~LED_PIN;
 800023a:	4b04      	ldr	r3, [pc, #16]	@ (800024c <main+0x60>)
 800023c:	695b      	ldr	r3, [r3, #20]
 800023e:	4a03      	ldr	r2, [pc, #12]	@ (800024c <main+0x60>)
 8000240:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000244:	6153      	str	r3, [r2, #20]
		key = uart1_read();
 8000246:	e7e7      	b.n	8000218 <main+0x2c>
 8000248:	40023800 	.word	0x40023800
 800024c:	40020400 	.word	0x40020400
 8000250:	2000001c 	.word	0x2000001c

08000254 <uart1_rxtx_init>:
	uart1_write(ch);
	return ch;
}

void uart1_rxtx_init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOAEN;
 8000258:	4b32      	ldr	r3, [pc, #200]	@ (8000324 <uart1_rxtx_init+0xd0>)
 800025a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800025c:	4a31      	ldr	r2, [pc, #196]	@ (8000324 <uart1_rxtx_init+0xd0>)
 800025e:	f043 0301 	orr.w	r3, r3, #1
 8000262:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER &= ~(1<<18);
 8000264:	4b30      	ldr	r3, [pc, #192]	@ (8000328 <uart1_rxtx_init+0xd4>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a2f      	ldr	r2, [pc, #188]	@ (8000328 <uart1_rxtx_init+0xd4>)
 800026a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800026e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<19);
 8000270:	4b2d      	ldr	r3, [pc, #180]	@ (8000328 <uart1_rxtx_init+0xd4>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a2c      	ldr	r2, [pc, #176]	@ (8000328 <uart1_rxtx_init+0xd4>)
 8000276:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800027a:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[1] |= (1<<4);
 800027c:	4b2a      	ldr	r3, [pc, #168]	@ (8000328 <uart1_rxtx_init+0xd4>)
 800027e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000280:	4a29      	ldr	r2, [pc, #164]	@ (8000328 <uart1_rxtx_init+0xd4>)
 8000282:	f043 0310 	orr.w	r3, r3, #16
 8000286:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= (1<<5);
 8000288:	4b27      	ldr	r3, [pc, #156]	@ (8000328 <uart1_rxtx_init+0xd4>)
 800028a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028c:	4a26      	ldr	r2, [pc, #152]	@ (8000328 <uart1_rxtx_init+0xd4>)
 800028e:	f043 0320 	orr.w	r3, r3, #32
 8000292:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= (1<<6);
 8000294:	4b24      	ldr	r3, [pc, #144]	@ (8000328 <uart1_rxtx_init+0xd4>)
 8000296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000298:	4a23      	ldr	r2, [pc, #140]	@ (8000328 <uart1_rxtx_init+0xd4>)
 800029a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800029e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &= ~(1<<7);
 80002a0:	4b21      	ldr	r3, [pc, #132]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002a4:	4a20      	ldr	r2, [pc, #128]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002aa:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOA->MODER &= ~(1<<20);
 80002ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002b2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80002b6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<21);
 80002b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002c2:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[1] |= (1<<8);
 80002c4:	4b18      	ldr	r3, [pc, #96]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002c8:	4a17      	ldr	r2, [pc, #92]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ce:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= (1<<9);
 80002d0:	4b15      	ldr	r3, [pc, #84]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002d4:	4a14      	ldr	r2, [pc, #80]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002da:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |= (1<<10);
 80002dc:	4b12      	ldr	r3, [pc, #72]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002e0:	4a11      	ldr	r2, [pc, #68]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002e6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &= ~(1<<11);
 80002e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000328 <uart1_rxtx_init+0xd4>)
 80002ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002f2:	6253      	str	r3, [r2, #36]	@ 0x24

	RCC->APB2ENR |= USART1EN;
 80002f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <uart1_rxtx_init+0xd0>)
 80002f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000324 <uart1_rxtx_init+0xd0>)
 80002fa:	f043 0310 	orr.w	r3, r3, #16
 80002fe:	6453      	str	r3, [r2, #68]	@ 0x44

	uart_set_baudrate(USART1,APB1_CLK,UART_BAUDRATE);
 8000300:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000304:	4909      	ldr	r1, [pc, #36]	@ (800032c <uart1_rxtx_init+0xd8>)
 8000306:	480a      	ldr	r0, [pc, #40]	@ (8000330 <uart1_rxtx_init+0xdc>)
 8000308:	f000 f828 	bl	800035c <uart_set_baudrate>

	USART1->CR1 = CR1_TE | CR1_RE;
 800030c:	4b08      	ldr	r3, [pc, #32]	@ (8000330 <uart1_rxtx_init+0xdc>)
 800030e:	220c      	movs	r2, #12
 8000310:	60da      	str	r2, [r3, #12]

	USART1->CR1 |= CR1_UE;
 8000312:	4b07      	ldr	r3, [pc, #28]	@ (8000330 <uart1_rxtx_init+0xdc>)
 8000314:	68db      	ldr	r3, [r3, #12]
 8000316:	4a06      	ldr	r2, [pc, #24]	@ (8000330 <uart1_rxtx_init+0xdc>)
 8000318:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800031c:	60d3      	str	r3, [r2, #12]

}
 800031e:	bf00      	nop
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	40023800 	.word	0x40023800
 8000328:	40020000 	.word	0x40020000
 800032c:	00f42400 	.word	0x00f42400
 8000330:	40011000 	.word	0x40011000

08000334 <uart1_read>:
	USART1->CR1 |= CR1_UE;

}

char uart1_read(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
	while(!(USART1->SR & SR_RXNE)){}
 8000338:	bf00      	nop
 800033a:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <uart1_read+0x24>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f003 0320 	and.w	r3, r3, #32
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0f9      	beq.n	800033a <uart1_read+0x6>

	return USART1->DR;
 8000346:	4b04      	ldr	r3, [pc, #16]	@ (8000358 <uart1_read+0x24>)
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	b2db      	uxtb	r3, r3
}
 800034c:	4618      	mov	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40011000 	.word	0x40011000

0800035c <uart_set_baudrate>:
  /*Write to transmit data register*/
	USART1->DR	=  (ch & 0xFF);
}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b084      	sub	sp, #16
 8000360:	af00      	add	r7, sp, #0
 8000362:	60f8      	str	r0, [r7, #12]
 8000364:	60b9      	str	r1, [r7, #8]
 8000366:	607a      	str	r2, [r7, #4]
	USARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 8000368:	6879      	ldr	r1, [r7, #4]
 800036a:	68b8      	ldr	r0, [r7, #8]
 800036c:	f000 f808 	bl	8000380 <compute_uart_bd>
 8000370:	4603      	mov	r3, r0
 8000372:	461a      	mov	r2, r3
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	609a      	str	r2, [r3, #8]
}
 8000378:	bf00      	nop
 800037a:	3710      	adds	r7, #16
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	085a      	lsrs	r2, r3, #1
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	441a      	add	r2, r3
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	fbb2 f3f3 	udiv	r3, r2, r3
 8000398:	b29b      	uxth	r3, r3
}
 800039a:	4618      	mov	r0, r3
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
	...

080003a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a8:	480d      	ldr	r0, [pc, #52]	@ (80003e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b0:	480c      	ldr	r0, [pc, #48]	@ (80003e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003b2:	490d      	ldr	r1, [pc, #52]	@ (80003e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003b4:	4a0d      	ldr	r2, [pc, #52]	@ (80003ec <LoopForever+0xe>)
  movs r3, #0
 80003b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b8:	e002      	b.n	80003c0 <LoopCopyDataInit>

080003ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003be:	3304      	adds	r3, #4

080003c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c4:	d3f9      	bcc.n	80003ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003c6:	4a0a      	ldr	r2, [pc, #40]	@ (80003f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003c8:	4c0a      	ldr	r4, [pc, #40]	@ (80003f4 <LoopForever+0x16>)
  movs r3, #0
 80003ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003cc:	e001      	b.n	80003d2 <LoopFillZerobss>

080003ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d0:	3204      	adds	r2, #4

080003d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d4:	d3fb      	bcc.n	80003ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003d6:	f000 f811 	bl	80003fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003da:	f7ff ff07 	bl	80001ec <main>

080003de <LoopForever>:

LoopForever:
  b LoopForever
 80003de:	e7fe      	b.n	80003de <LoopForever>
  ldr   r0, =_estack
 80003e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80003e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003ec:	08000464 	.word	0x08000464
  ldr r2, =_sbss
 80003f0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003f4:	20000020 	.word	0x20000020

080003f8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f8:	e7fe      	b.n	80003f8 <ADC_IRQHandler>
	...

080003fc <__libc_init_array>:
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	4d0d      	ldr	r5, [pc, #52]	@ (8000434 <__libc_init_array+0x38>)
 8000400:	4c0d      	ldr	r4, [pc, #52]	@ (8000438 <__libc_init_array+0x3c>)
 8000402:	1b64      	subs	r4, r4, r5
 8000404:	10a4      	asrs	r4, r4, #2
 8000406:	2600      	movs	r6, #0
 8000408:	42a6      	cmp	r6, r4
 800040a:	d109      	bne.n	8000420 <__libc_init_array+0x24>
 800040c:	4d0b      	ldr	r5, [pc, #44]	@ (800043c <__libc_init_array+0x40>)
 800040e:	4c0c      	ldr	r4, [pc, #48]	@ (8000440 <__libc_init_array+0x44>)
 8000410:	f000 f818 	bl	8000444 <_init>
 8000414:	1b64      	subs	r4, r4, r5
 8000416:	10a4      	asrs	r4, r4, #2
 8000418:	2600      	movs	r6, #0
 800041a:	42a6      	cmp	r6, r4
 800041c:	d105      	bne.n	800042a <__libc_init_array+0x2e>
 800041e:	bd70      	pop	{r4, r5, r6, pc}
 8000420:	f855 3b04 	ldr.w	r3, [r5], #4
 8000424:	4798      	blx	r3
 8000426:	3601      	adds	r6, #1
 8000428:	e7ee      	b.n	8000408 <__libc_init_array+0xc>
 800042a:	f855 3b04 	ldr.w	r3, [r5], #4
 800042e:	4798      	blx	r3
 8000430:	3601      	adds	r6, #1
 8000432:	e7f2      	b.n	800041a <__libc_init_array+0x1e>
 8000434:	0800045c 	.word	0x0800045c
 8000438:	0800045c 	.word	0x0800045c
 800043c:	0800045c 	.word	0x0800045c
 8000440:	08000460 	.word	0x08000460

08000444 <_init>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr

08000450 <_fini>:
 8000450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000452:	bf00      	nop
 8000454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000456:	bc08      	pop	{r3}
 8000458:	469e      	mov	lr, r3
 800045a:	4770      	bx	lr
