{"Ja Chun Ku": [0.5922161191701889, ["A self-adjusting clock tree architecture to cope with temperature variations", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", "iccad", 2007]], "Sung Kyu Lim": [0.9975332617759705, ["Thermal-aware Steiner routing for 3D stacked ICs", ["Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2007.4397267", "iccad", 2007]], "Joonsoo Kim": [0.9991592615842819, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", "iccad", 2007]], "Hyondeuk Kim": [0.9999759495258331, ["Hybrid CEGAR: combining variable hiding and predicate abstraction", ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397283", "iccad", 2007]], "Sungmin Cho": [0.6420749425888062, ["Combinational and sequential mapping with priority cuts", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", "iccad", 2007]], "Jongyoon Jung": [0.9999268651008606, ["Timing variation-aware high-level synthesis", ["Jongyoon Jung", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2007.4397302", "iccad", 2007]], "Taewhan Kim": [1, ["Timing variation-aware high-level synthesis", ["Jongyoon Jung", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2007.4397302", "iccad", 2007]], "Taemin Kim": [0.8832177817821503, ["Compatibility path based binding algorithm for interconnect reduction in high level synthesis", ["Taemin Kim", "Xun Liu"], "https://doi.org/10.1109/ICCAD.2007.4397304", "iccad", 2007]], "Un-Ku Moon": [0.9603807777166367, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", "iccad", 2007]], "Jintae Kim": [0.8594928830862045, ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", "iccad", 2007]], "Minsik Cho": [0.5, ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", "iccad", 2007]], "Seongmoon Wang": [0.9999925792217255, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", "iccad", 2007]], "Byungsub Kim": [0.9996087104082108, ["Equalized interconnects for on-chip networks: modeling and optimization framework", ["Byungsub Kim", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2007.4397323", "iccad", 2007]], "Nam Sung Kim": [0.9872660338878632, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", "iccad", 2007]], "Kunhyuk Kang": [0.9992233216762543, ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", "iccad", 2007]], "Sang Phill Park": [0.9997978061437607, ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", "iccad", 2007]], "Jung Hwan Choi": [0.9857367277145386, ["The effect of process variation on device temperature in FinFET circuits", ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2007.4397355", "iccad", 2007]], "Jaehyun Kim": [0.9989170581102371, ["Minimizing leakage power in sequential circuits by using mixed Vt flip-flops", ["Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2007.4397363", "iccad", 2007]], "Youngsoo Shin": [0.9997629821300507, ["Minimizing leakage power in sequential circuits by using mixed Vt flip-flops", ["Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2007.4397363", "iccad", 2007]], "Jaeha Kim": [0.9453413188457489, ["Variable domain transformation for linear PAC analysis of mixed-signal systems", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1109/ICCAD.2007.4397376", "iccad", 2007]]}