Analysis & Synthesis report for toolflow
Thu Nov 26 10:26:48 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 16. Parameter Settings for User Entity Instance: mem:IMem
 17. Parameter Settings for User Entity Instance: IF_ID:IF_IDreg|register_nbit_struct:Instruction
 18. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg
 19. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j
 20. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j
 21. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j
 22. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j
 23. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j
 24. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j
 25. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j
 26. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j
 27. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j
 28. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j
 29. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j
 30. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j
 31. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j
 32. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j
 33. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j
 34. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j
 35. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j
 36. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j
 37. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j
 38. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j
 39. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j
 40. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j
 41. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j
 42. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j
 43. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j
 44. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j
 45. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j
 46. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j
 47. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j
 48. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j
 49. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j
 50. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt
 51. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i
 52. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:1:mux_j_i
 53. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:2:mux_j_i
 54. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:3:mux_j_i
 55. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:4:mux_j_i
 56. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:5:mux_j_i
 57. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:6:mux_j_i
 58. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:7:mux_j_i
 59. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:8:mux_j_i
 60. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:9:mux_j_i
 61. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:10:mux_j_i
 62. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:11:mux_j_i
 63. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:12:mux_j_i
 64. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:13:mux_j_i
 65. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:14:mux_j_i
 66. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:15:mux_j_i
 67. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:0:mux_j_i
 68. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:1:mux_j_i
 69. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:2:mux_j_i
 70. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:3:mux_j_i
 71. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:4:mux_j_i
 72. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:5:mux_j_i
 73. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:6:mux_j_i
 74. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:7:mux_j_i
 75. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:0:mux_j_i
 76. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:1:mux_j_i
 77. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:2:mux_j_i
 78. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:3:mux_j_i
 79. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:3:G2_2:0:mux_j_i
 80. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:3:G2_2:1:mux_j_i
 81. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i
 82. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs
 83. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i
 84. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:1:mux_j_i
 85. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:2:mux_j_i
 86. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:3:mux_j_i
 87. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:4:mux_j_i
 88. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:5:mux_j_i
 89. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:6:mux_j_i
 90. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:7:mux_j_i
 91. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:8:mux_j_i
 92. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:9:mux_j_i
 93. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:10:mux_j_i
 94. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:11:mux_j_i
 95. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:12:mux_j_i
 96. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:13:mux_j_i
 97. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:14:mux_j_i
 98. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:15:mux_j_i
 99. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:0:mux_j_i
100. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:1:mux_j_i
101. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:2:mux_j_i
102. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:3:mux_j_i
103. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:4:mux_j_i
104. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:5:mux_j_i
105. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:6:mux_j_i
106. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:7:mux_j_i
107. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:0:mux_j_i
108. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:1:mux_j_i
109. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:2:mux_j_i
110. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:3:mux_j_i
111. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:3:G2_2:0:mux_j_i
112. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:3:G2_2:1:mux_j_i
113. Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i
114. Parameter Settings for User Entity Instance: extender16bit_flow:extender
115. Parameter Settings for User Entity Instance: ID_EX:ID_EXreg
116. Parameter Settings for User Entity Instance: mux_nbit_struct:ALUInputmux
117. Parameter Settings for User Entity Instance: FullALU:ALU
118. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu
119. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31
120. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:0:ALU1bit_j
121. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j
122. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j
123. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j
124. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j
125. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j
126. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j
127. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j
128. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j
129. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j
130. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j
131. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j
132. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j
133. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j
134. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j
135. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j
136. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j
137. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j
138. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j
139. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j
140. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j
141. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j
142. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j
143. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j
144. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j
145. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j
146. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j
147. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j
148. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j
149. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j
150. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j
151. Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|mux_nbit_struct:sltMux
152. Parameter Settings for User Entity Instance: FullALU:ALU|mux_nbit_struct:finalMux
153. Parameter Settings for User Entity Instance: pc:counter|register_nbit_struct:reg
154. Parameter Settings for User Entity Instance: pc:counter|adder_nbit_struct:immedate_adder
155. Parameter Settings for User Entity Instance: pc:counter|adder_nbit_struct:four_adder
156. Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut
157. Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut
158. Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress
159. Parameter Settings for User Entity Instance: mem:DMem
160. Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg
161. Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut
162. Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:MemOut
163. Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress
164. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
165. altsyncram Parameter Settings by Entity Instance
166. Port Connectivity Checks: "MEM_WB:MEM_WBReg|dffg:t_RegWrite"
167. Port Connectivity Checks: "MEM_WB:MEM_WBReg|dffg:MemtoReg"
168. Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress"
169. Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:MemOut"
170. Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut"
171. Port Connectivity Checks: "MEM_WB:MEM_WBReg"
172. Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:MemWrite"
173. Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:t_RegWrite"
174. Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:MemtoReg"
175. Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress"
176. Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut"
177. Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut"
178. Port Connectivity Checks: "EX_MEM:EX_MEMReg"
179. Port Connectivity Checks: "pc:counter|adder_nbit_struct:four_adder"
180. Port Connectivity Checks: "pc:counter|adder_nbit_struct:immedate_adder"
181. Port Connectivity Checks: "pc:counter|register_nbit_struct:reg"
182. Port Connectivity Checks: "pc:counter"
183. Port Connectivity Checks: "FullALU:ALU|bsLR:BarrelShifter|mux2:muxLRselB"
184. Port Connectivity Checks: "FullALU:ALU|bsLR:BarrelShifter|mux2:muxLRselA"
185. Port Connectivity Checks: "FullALU:ALU|ALU32Bit:alu|mux_nbit_struct:sltMux"
186. Port Connectivity Checks: "FullALU:ALU"
187. Port Connectivity Checks: "ID_EX:ID_EXreg"
188. Port Connectivity Checks: "ALUControler:ALUctl"
189. Port Connectivity Checks: "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs"
190. Port Connectivity Checks: "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt"
191. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j"
192. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j"
193. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j"
194. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j"
195. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j"
196. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j"
197. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j"
198. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j"
199. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j"
200. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j"
201. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j"
202. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j"
203. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j"
204. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j"
205. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j"
206. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j"
207. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j"
208. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j"
209. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j"
210. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j"
211. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j"
212. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j"
213. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j"
214. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j"
215. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j"
216. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j"
217. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j"
218. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j"
219. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j"
220. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j"
221. Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j"
222. Port Connectivity Checks: "registerFile_nbit_struct:reg|andg2:\G1:0:and_j"
223. Port Connectivity Checks: "registerFile_nbit_struct:reg"
224. Port Connectivity Checks: "IF_ID:IF_IDreg|register_nbit_struct:Instruction"
225. Port Connectivity Checks: "IF_ID:IF_IDreg"
226. Post-Synthesis Netlist Statistics for Top Partition
227. Elapsed Time Per Partition
228. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 26 10:26:47 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 59,000                                          ;
;     Total combinational functions  ; 25,206                                          ;
;     Dedicated logic registers      ; 34,036                                          ;
; Total registers                    ; 34036                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; ../ModelSimWork/src/ALU1bit.vhd                  ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd                  ;         ;
; ../ModelSimWork/src/ALU32Bit.vhd                 ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd                 ;         ;
; ../ModelSimWork/src/ALUControler.vhd             ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd             ;         ;
; ../ModelSimWork/src/EX_MEM.vhd                   ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd                   ;         ;
; ../ModelSimWork/src/FullALU.vhd                  ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd                  ;         ;
; ../ModelSimWork/src/ID_EX.vhd                    ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd                    ;         ;
; ../ModelSimWork/src/IF_ID.vhd                    ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd                    ;         ;
; ../ModelSimWork/src/MEM_WB.vhd                   ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd                   ;         ;
; ../ModelSimWork/src/MIPS_Processor.vhd           ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd           ;         ;
; ../ModelSimWork/src/adder.vhd                    ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd                    ;         ;
; ../ModelSimWork/src/adder_nbit_struct.vhd        ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd        ;         ;
; ../ModelSimWork/src/andg2.vhd                    ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd                    ;         ;
; ../ModelSimWork/src/bsLR.vhd                     ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd                     ;         ;
; ../ModelSimWork/src/control.vhd                  ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd                  ;         ;
; ../ModelSimWork/src/decoder5to32_flow.vhd        ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd        ;         ;
; ../ModelSimWork/src/dff.vhd                      ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd                      ;         ;
; ../ModelSimWork/src/extender16bit_flow.vhd       ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd       ;         ;
; ../ModelSimWork/src/mem.vhd                      ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd                      ;         ;
; ../ModelSimWork/src/mux.vhd                      ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd                      ;         ;
; ../ModelSimWork/src/mux2.vhd                     ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd                     ;         ;
; ../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd  ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd  ;         ;
; ../ModelSimWork/src/mux_nbit_struct.vhd          ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd          ;         ;
; ../ModelSimWork/src/org2.vhd                     ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd                     ;         ;
; ../ModelSimWork/src/pc.vhd                       ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd                       ;         ;
; ../ModelSimWork/src/registerFile_nbit_struct.vhd ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd ;         ;
; ../ModelSimWork/src/register_nbit_struct.vhd     ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd     ;         ;
; ../ModelSimWork/src/reverse.vhd                  ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd                  ;         ;
; ../ModelSimWork/src/xorg2.vhd                    ; yes             ; User VHDL File               ; U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd                    ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal201.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                  ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_eg81.tdf                           ; yes             ; Auto-Generated Megafunction  ; U:/CPRE381/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf            ;         ;
+--------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 59,000     ;
;                                             ;            ;
; Total combinational functions               ; 25206      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 23759      ;
;     -- 3 input functions                    ; 581        ;
;     -- <=2 input functions                  ; 866        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 25177      ;
;     -- arithmetic mode                      ; 29         ;
;                                             ;            ;
; Total registers                             ; 34036      ;
;     -- Dedicated logic registers            ; 34036      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 32768      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 34068      ;
; Total fan-out                               ; 202203     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name              ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |MIPS_Processor                                   ; 25206 (156)         ; 34036 (0)                 ; 32768       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                      ; MIPS_Processor           ; work         ;
;    |ALUControler:ALUctl|                          ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALUControler:ALUctl                                                                                                  ; ALUControler             ; work         ;
;    |EX_MEM:EX_MEMReg|                             ; 14 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg                                                                                                     ; EX_MEM                   ; work         ;
;       |dffg:MemWrite|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|dffg:MemWrite                                                                                       ; dffg                     ; work         ;
;       |dffg:MemtoReg|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|dffg:MemtoReg                                                                                       ; dffg                     ; work         ;
;       |dffg:t_RegWrite|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|dffg:t_RegWrite                                                                                     ; dffg                     ; work         ;
;       |register_nbit_struct:ALUOut|               ; 14 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut                                                                         ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:0:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:10:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:11:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:12:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:13:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:14:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:15:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:16:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:17:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:18:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:19:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:1:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:20:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:21:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:22:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:23:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:24:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:25:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:26:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:27:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:28:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:29:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:2:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:30:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:31:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:3:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:4:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:5:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:6:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:7:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:8:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:9:dff_i                                                        ; dffg                     ; work         ;
;       |register_nbit_struct:MuxOut|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut                                                                         ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:0:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:10:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:11:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:12:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:13:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:14:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:15:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:16:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:17:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:18:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:19:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:1:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:20:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:21:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:22:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:23:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:24:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:25:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:26:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:27:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:28:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:29:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:2:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:30:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:31:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:3:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:4:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:5:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:6:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:7:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:8:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut|dffg:\G1:9:dff_i                                                        ; dffg                     ; work         ;
;       |register_nbit_struct:WriteAdress|          ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress                                                                    ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress|dffg:\G1:0:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress|dffg:\G1:1:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress|dffg:\G1:2:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress|dffg:\G1:3:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress|dffg:\G1:4:dff_i                                                   ; dffg                     ; work         ;
;    |FullALU:ALU|                                  ; 446 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU                                                                                                          ; FullALU                  ; work         ;
;       |ALU32Bit:alu|                              ; 182 (19)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu                                                                                             ; ALU32Bit                 ; work         ;
;          |ALU1bit:ALU1bit_31|                     ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31                                                                          ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|adder:addSub                                                             ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|adder:addSub|org2:org2_1                                                 ; org2                     ; work         ;
;          |ALU1bit:\G1:0:ALU1bit_j|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:0:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;          |ALU1bit:\G1:10:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:11:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:12:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:13:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:14:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:15:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:16:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:17:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:18:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:19:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:1:ALU1bit_j|                ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:20:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:21:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:22:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:23:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:24:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:25:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:26:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:27:ALU1bit_j|               ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:28:ALU1bit_j|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:29:ALU1bit_j|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:2:ALU1bit_j|                ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:30:ALU1bit_j|               ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j                                                                    ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j|adder:addSub                                                       ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j|adder:addSub|org2:org2_1                                           ; org2                     ; work         ;
;          |ALU1bit:\G1:3:ALU1bit_j|                ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:4:ALU1bit_j|                ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:5:ALU1bit_j|                ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:6:ALU1bit_j|                ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:7:ALU1bit_j|                ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:8:ALU1bit_j|                ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;          |ALU1bit:\G1:9:ALU1bit_j|                ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j                                                                     ; ALU1bit                  ; work         ;
;             |adder:addSub|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j|adder:addSub                                                        ; adder                    ; work         ;
;                |org2:org2_1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j|adder:addSub|org2:org2_1                                            ; org2                     ; work         ;
;       |bsLR:BarrelShifter|                        ; 192 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter                                                                                       ; bsLR                     ; work         ;
;          |mux2:\G16:0:mux16i|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:0:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:10:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:10:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:11:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:11:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:12:mux16i|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:12:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:13:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:13:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:14:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:14:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:15:mux16i|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:15:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:16:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:16:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:17:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:17:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:18:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:18:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:19:mux16i|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:19:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:1:mux16i|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:1:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:24:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:24:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:25:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:25:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:26:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:26:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:27:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:27:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:28:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:28:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:2:mux16i|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:2:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:30:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:30:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:31:mux16i|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:31:mux16i                                                                   ; mux2                     ; work         ;
;          |mux2:\G16:3:mux16i|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:3:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:4:mux16i|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:4:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:5:mux16i|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:5:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:6:mux16i|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:6:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:7:mux16i|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:7:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:8:mux16i|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:8:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G16:9:mux16i|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:9:mux16i                                                                    ; mux2                     ; work         ;
;          |mux2:\G1:10:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:10:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:11:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:11:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:12:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:12:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:13:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:13:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:14:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:14:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:16:mux1i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:16:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:17:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:17:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:18:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:18:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:19:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:19:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:20:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:20:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:21:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:21:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:22:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:22:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:23:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:23:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:24:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:24:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:25:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:25:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:26:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:26:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:27:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:27:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:28:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:28:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:29:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:29:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:2:mux1i|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:2:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:30:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:30:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G1:3:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:3:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:4:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:4:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:5:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:5:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:6:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:6:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:7:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:7:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:8:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:8:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G1:9:mux1i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G1:9:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:10:mux2i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:10:mux2i                                                                     ; mux2                     ; work         ;
;          |mux2:\G2:11:mux2i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:11:mux2i                                                                     ; mux2                     ; work         ;
;          |mux2:\G2:13:mux2i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:13:mux2i                                                                     ; mux2                     ; work         ;
;          |mux2:\G2:15:mux2i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:15:mux2i                                                                     ; mux2                     ; work         ;
;          |mux2:\G2:29:mux2i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:29:mux2i                                                                     ; mux2                     ; work         ;
;          |mux2:\G2:4:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:4:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:5:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:5:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:6:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:6:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:7:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:7:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:8:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:8:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G2:9:mux2i|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G2:9:mux2i                                                                      ; mux2                     ; work         ;
;          |mux2:\G4:10:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:10:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:11:mux4i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:11:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:12:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:12:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:13:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:13:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:14:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:14:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:15:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:15:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:16:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:16:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:17:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:17:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:18:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:18:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:19:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:19:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:20:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:20:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:21:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:21:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:22:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:22:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:23:mux4i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:23:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:24:mux4i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:24:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:25:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:25:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:26:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:26:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:27:mux4i|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:27:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:28:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:28:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:30:mux4i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:30:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:31:mux4i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:31:mux4i                                                                     ; mux2                     ; work         ;
;          |mux2:\G4:8:mux4i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G4:8:mux4i                                                                      ; mux2                     ; work         ;
;          |mux2:\G8:1:mux1i|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:1:mux1i                                                                      ; mux2                     ; work         ;
;          |mux2:\G8:20:mux1i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:20:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:21:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:21:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:22:mux1i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:22:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:23:mux1i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:23:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:29:mux1i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:29:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:30:mux1i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:30:mux1i                                                                     ; mux2                     ; work         ;
;          |mux2:\G8:31:mux1i|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G8:31:mux1i                                                                     ; mux2                     ; work         ;
;       |mux_nbit_struct:finalMux|                  ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux                                                                                 ; mux_nbit_struct          ; work         ;
;          |muxg:\G1:0:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:0:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:10:mux_i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:10:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:11:mux_i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:11:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:12:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:12:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:13:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:13:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:14:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:14:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:15:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:15:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:16:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:16:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:17:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:17:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:18:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:18:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:19:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:19:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:1:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:1:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:20:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:20:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:21:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:21:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:22:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:22:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:23:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:23:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:24:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:24:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:25:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:25:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:26:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:26:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:27:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:27:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:28:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:28:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:29:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:29:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:2:mux_i|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:2:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:30:mux_i|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:30:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:31:mux_i|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:31:mux_i                                                               ; muxg                     ; work         ;
;          |muxg:\G1:3:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:3:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:4:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:4:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:5:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:5:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:6:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:6:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:7:mux_i|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:7:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:8:mux_i|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:8:mux_i                                                                ; muxg                     ; work         ;
;          |muxg:\G1:9:mux_i|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:9:mux_i                                                                ; muxg                     ; work         ;
;    |ID_EX:ID_EXreg|                               ; 10 (10)             ; 101 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:ID_EXreg                                                                                                       ; ID_EX                    ; work         ;
;    |IF_ID:IF_IDreg|                               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg                                                                                                       ; IF_ID                    ; work         ;
;       |register_nbit_struct:Instruction|          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction                                                                      ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:0:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:10:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:11:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:12:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:13:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:14:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:15:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:16:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:17:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:18:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:19:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:1:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:20:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:21:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:22:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:23:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:24:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:25:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:26:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:27:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:28:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:29:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:2:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:30:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:31:dff_i                                                    ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:3:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:4:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:5:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:6:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:7:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:8:dff_i                                                     ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:9:dff_i                                                     ; dffg                     ; work         ;
;    |MEM_WB:MEM_WBReg|                             ; 0 (0)               ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg                                                                                                     ; MEM_WB                   ; work         ;
;       |dffg:MemtoReg|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|dffg:MemtoReg                                                                                       ; dffg                     ; work         ;
;       |dffg:t_RegWrite|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|dffg:t_RegWrite                                                                                     ; dffg                     ; work         ;
;       |register_nbit_struct:ALUOut|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut                                                                         ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:0:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:10:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:11:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:12:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:13:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:14:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:15:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:16:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:17:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:18:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:19:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:1:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:20:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:21:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:22:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:23:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:24:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:25:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:26:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:27:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:28:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:29:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:2:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:30:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:31:dff_i                                                       ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:3:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:4:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:5:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:6:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:7:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:8:dff_i                                                        ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut|dffg:\G1:9:dff_i                                                        ; dffg                     ; work         ;
;       |register_nbit_struct:WriteAdress|          ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress                                                                    ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress|dffg:\G1:0:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress|dffg:\G1:1:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress|dffg:\G1:2:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress|dffg:\G1:3:dff_i                                                   ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress|dffg:\G1:4:dff_i                                                   ; dffg                     ; work         ;
;    |control:ctl|                                  ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:ctl                                                                                                          ; control                  ; work         ;
;    |extender16bit_flow:extender|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extender16bit_flow:extender                                                                                          ; extender16bit_flow       ; work         ;
;    |mem:DMem|                                     ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                             ; mem                      ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                                        ; altsyncram               ; work         ;
;          |altsyncram_eg81:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                         ; altsyncram_eg81          ; work         ;
;    |mem:IMem|                                     ; 22930 (22930)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                             ; mem                      ; work         ;
;    |mux_nbit_struct:ALUInputmux|                  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux                                                                                          ; mux_nbit_struct          ; work         ;
;       |muxg:\G1:0:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:0:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:10:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:10:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:11:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:11:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:12:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:12:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:13:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:13:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:14:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:14:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:15:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:15:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:16:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:16:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:17:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:17:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:18:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:18:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:19:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:19:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:1:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:1:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:20:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:20:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:21:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:21:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:22:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:22:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:23:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:23:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:24:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:24:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:25:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:25:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:26:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:26:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:27:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:27:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:28:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:28:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:29:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:29:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:2:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:2:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:30:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:30:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:31:mux_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:31:mux_i                                                                        ; muxg                     ; work         ;
;       |muxg:\G1:3:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:3:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:4:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:4:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:5:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:5:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:6:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:6:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:7:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:7:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:8:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:8:mux_i                                                                         ; muxg                     ; work         ;
;       |muxg:\G1:9:mux_i|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux_nbit_struct:ALUInputmux|muxg:\G1:9:mux_i                                                                         ; muxg                     ; work         ;
;    |pc:counter|                                   ; 157 (72)            ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter                                                                                                           ; pc                       ; work         ;
;       |adder_nbit_struct:four_adder|              ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder                                                                              ; adder_nbit_struct        ; work         ;
;          |adder:\G1:10:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:10:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:10:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:10:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:11:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:11:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:11:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:11:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:12:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:12:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:12:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:12:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:13:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:13:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:13:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:13:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:14:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:14:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:14:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:14:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:15:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:15:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:15:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:15:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:16:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:16:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:16:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:16:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:17:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:17:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:17:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:17:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:18:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:18:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:18:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:18:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:19:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:19:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:19:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:19:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:1:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:1:adder_i                                                          ; adder                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:1:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:20:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:20:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:20:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:20:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:21:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:21:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:21:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:21:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:22:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:22:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:22:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:22:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:23:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:23:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:23:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:23:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:24:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:24:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:24:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:24:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:25:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:25:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:25:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:25:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:26:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:26:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:26:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:26:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:27:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:27:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:27:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:27:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:28:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:28:adder_i                                                         ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:28:adder_i|andg2:andg2_1                                           ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:28:adder_i|xorg2:xorg2_2                                           ; xorg2                    ; work         ;
;          |adder:\G1:2:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:2:adder_i                                                          ; adder                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:2:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:3:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:3:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:3:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:3:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:4:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:4:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:4:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:4:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:5:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:5:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:5:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:5:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:6:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:6:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:6:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:6:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:7:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:7:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:7:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:7:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:8:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:8:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:8:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:8:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;          |adder:\G1:9:adder_i|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:9:adder_i                                                          ; adder                    ; work         ;
;             |andg2:andg2_1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:9:adder_i|andg2:andg2_1                                            ; andg2                    ; work         ;
;             |xorg2:xorg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:four_adder|adder:\G1:9:adder_i|xorg2:xorg2_2                                            ; xorg2                    ; work         ;
;       |adder_nbit_struct:immedate_adder|          ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder                                                                          ; adder_nbit_struct        ; work         ;
;          |adder:\G1:10:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:10:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:10:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:11:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:11:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:11:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:12:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:12:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:12:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:13:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:13:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:13:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:14:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:14:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:14:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:15:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:15:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:15:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:16:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:16:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:16:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:17:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:17:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:17:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:18:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:18:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:18:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:19:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:19:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:19:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:20:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:20:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:20:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:21:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:21:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:21:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:22:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:22:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:22:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:23:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:23:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:23:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:24:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:24:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:24:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:25:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:25:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:25:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:26:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:26:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:26:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:27:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:27:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:27:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:28:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:28:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:28:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:29:adder_i|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:29:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:29:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:30:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:30:adder_i                                                     ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:30:adder_i|org2:org2_1                                         ; org2                     ; work         ;
;          |adder:\G1:31:adder_i|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:31:adder_i                                                     ; adder                    ; work         ;
;             |andg2:andg2_2|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:31:adder_i|andg2:andg2_2                                       ; andg2                    ; work         ;
;          |adder:\G1:3:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:3:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:3:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:4:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:4:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:4:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:5:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:5:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:5:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:6:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:6:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:6:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:7:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:7:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:7:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:8:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:8:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:8:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;          |adder:\G1:9:adder_i|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:9:adder_i                                                      ; adder                    ; work         ;
;             |org2:org2_1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|adder_nbit_struct:immedate_adder|adder:\G1:9:adder_i|org2:org2_1                                          ; org2                     ; work         ;
;       |register_nbit_struct:reg|                  ; 1 (0)               ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg                                                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:10:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:11:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:12:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:13:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:14:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:15:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:16:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:17:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:18:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:19:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:1:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:20:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:21:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:22:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:23:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:24:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:25:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:26:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:27:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:28:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:29:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:2:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:30:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:31:dff_i                                                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:3:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:4:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:5:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:6:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:7:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:8:dff_i                                                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:9:dff_i                                                                 ; dffg                     ; work         ;
;    |registerFile_nbit_struct:reg|                 ; 1413 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg                                                                                         ; registerFile_nbit_struct ; work         ;
;       |andg2:\G1:10:and_j|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:10:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:11:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:11:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:12:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:12:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:13:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:13:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:14:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:14:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:15:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:15:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:16:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:16:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:17:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:17:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:18:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:18:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:19:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:19:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:1:and_j|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:1:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:20:and_j|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:20:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:21:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:21:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:22:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:22:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:23:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:23:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:24:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:24:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:25:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:25:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:26:and_j|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:26:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:27:and_j|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:27:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:28:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:28:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:29:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:29:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:2:and_j|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:2:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:30:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:30:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:31:and_j|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:31:and_j                                                                      ; andg2                    ; work         ;
;       |andg2:\G1:3:and_j|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:3:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:4:and_j|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:4:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:5:and_j|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:5:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:6:and_j|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:6:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:7:and_j|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:7:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:8:and_j|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:8:and_j                                                                       ; andg2                    ; work         ;
;       |andg2:\G1:9:and_j|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|andg2:\G1:9:and_j                                                                       ; andg2                    ; work         ;
;       |mux_nbit_nbitto1_struct:mux_rs|            ; 672 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs                                                          ; mux_nbit_nbitto1_struct  ; work         ;
;          |mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i| ; 672 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i                   ; mux_nbit_struct          ; work         ;
;             |muxg:\G1:0:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:0:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:10:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:10:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:11:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:11:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:12:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:12:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:13:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:13:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:14:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:14:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:15:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:15:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:16:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:16:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:17:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:17:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:18:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:18:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:19:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:19:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:1:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:1:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:20:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:20:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:21:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:21:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:22:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:22:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:23:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:23:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:24:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:24:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:25:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:25:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:26:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:26:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:27:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:27:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:28:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:28:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:29:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:29:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:2:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:2:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:30:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:30:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:31:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:31:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:3:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:3:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:4:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:4:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:5:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:5:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:6:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:6:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:7:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:7:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:8:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:8:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:9:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:9:mux_i  ; muxg                     ; work         ;
;       |mux_nbit_nbitto1_struct:mux_rt|            ; 672 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt                                                          ; mux_nbit_nbitto1_struct  ; work         ;
;          |mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i| ; 672 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i                   ; mux_nbit_struct          ; work         ;
;             |muxg:\G1:0:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:0:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:10:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:10:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:11:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:11:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:12:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:12:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:13:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:13:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:14:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:14:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:15:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:15:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:16:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:16:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:17:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:17:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:18:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:18:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:19:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:19:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:1:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:1:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:20:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:20:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:21:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:21:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:22:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:22:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:23:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:23:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:24:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:24:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:25:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:25:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:26:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:26:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:27:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:27:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:28:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:28:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:29:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:29:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:2:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:2:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:30:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:30:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:31:mux_i|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:31:mux_i ; muxg                     ; work         ;
;             |muxg:\G1:3:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:3:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:4:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:4:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:5:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:5:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:6:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:6:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:7:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:7:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:8:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:8:mux_i  ; muxg                     ; work         ;
;             |muxg:\G1:9:mux_i|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i|muxg:\G1:9:mux_i  ; muxg                     ; work         ;
;       |register_nbit_struct:\G0:10:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:11:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:12:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:13:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:14:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:15:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:16:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:17:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:18:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:19:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:1:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:20:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:21:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:22:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:23:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:24:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:25:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:26:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:27:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:28:register_j|    ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:29:register_j|    ; 28 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:2:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:30:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:31:register_j|    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j                                                  ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:0:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:10:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:11:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:12:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:13:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:14:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:15:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:16:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:17:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:18:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:19:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:1:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:20:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:21:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:22:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:23:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:24:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:25:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:26:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:27:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:28:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:29:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:2:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:30:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:31:dff_i                                ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:3:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:4:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:5:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:6:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:7:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:8:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j|dffg:\G1:9:dff_i                                 ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:3:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:4:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:5:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:6:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:7:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:8:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
;       |register_nbit_struct:\G0:9:register_j|     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j                                                   ; register_nbit_struct     ; work         ;
;          |dffg:\G1:0:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:0:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:10:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:10:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:11:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:11:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:12:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:12:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:13:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:13:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:14:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:14:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:15:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:15:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:16:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:16:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:17:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:17:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:18:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:18:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:19:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:19:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:1:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:1:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:20:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:20:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:21:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:21:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:22:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:22:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:23:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:23:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:24:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:24:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:25:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:25:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:26:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:26:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:27:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:27:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:28:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:28:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:29:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:29:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:2:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:2:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:30:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:30:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:31:dff_i|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:31:dff_i                                 ; dffg                     ; work         ;
;          |dffg:\G1:3:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:3:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:4:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:4:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:5:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:5:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:6:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:6:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:7:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:7:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:8:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:8:dff_i                                  ; dffg                     ; work         ;
;          |dffg:\G1:9:dff_i|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j|dffg:\G1:9:dff_i                                  ; dffg                     ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-------------------------------------------+---------------------------------------------------+
; Register name                             ; Reason for Removal                                ;
+-------------------------------------------+---------------------------------------------------+
; ID_EX:ID_EXreg|o_ExtendedImmediate[1..15] ; Merged with ID_EX:ID_EXreg|o_ExtendedImmediate[0] ;
; Total Number of Removed Registers = 15    ;                                                   ;
+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34036 ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 1268  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33762 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                        ;
+-------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------+---------+
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:29:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:28:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:27:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:1:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:4:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:26:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:5:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:2:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:3:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:3:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:25:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:6:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:24:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:7:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:15:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:16:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j|dffg:\G1:16:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:14:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:17:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:13:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:18:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:12:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:11:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:20:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:10:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:21:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:9:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:22:dff_i|s_Q ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:8:dff_i|s_Q  ; 2       ;
; registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j|dffg:\G1:23:dff_i|s_Q ; 2       ;
; pc:counter|register_nbit_struct:reg|dffg:\G1:9:dff_i|s_Q                                  ; 6       ;
; Total number of inverted registers = 31                                                   ;         ;
+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+--------------------------------------------------------------------+--------------------+------+
; Register Name                                                      ; Megafunction       ; Type ;
+--------------------------------------------------------------------+--------------------+------+
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:31:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:30:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:29:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:28:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:27:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:26:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:25:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:24:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:23:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:22:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:21:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:20:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:19:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:18:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:17:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:16:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:15:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:14:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:13:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:12:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:11:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:10:dff_i|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:9:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:8:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:7:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:6:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:5:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:4:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:3:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:2:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:1:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB:MEM_WBReg|register_nbit_struct:MemOut|dffg:\G1:0:dff_i|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
+--------------------------------------------------------------------+--------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:26:dff_i|s_Q ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut|dffg:\G1:11:dff_i|s_Q ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|ID_EX:ID_EXreg|o_RdAddress[1]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:30:dff_i|s_Q          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc:counter|register_nbit_struct:reg|dffg:\G1:28:dff_i|s_Q          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|ID_EX:ID_EXreg|o_RT[31]                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|ID_EX:ID_EXreg|o_RS[31]                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|EX_jumpLocation[12]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:15:mux16i|O               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j|out_data         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|FullALU:ALU|mux_nbit_struct:finalMux|muxg:\G1:22:mux_i|o_z         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:6:mux16i|O                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|FullALU:ALU|bsLR:BarrelShifter|mux2:\G16:2:mux16i|O                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:IF_IDreg|register_nbit_struct:Instruction ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 31    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt ;
+-----------------------+-------+--------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------+
; data_size             ; 31    ; Signed Integer                                                           ;
; num_of_inputs         ; 31    ; Signed Integer                                                           ;
; log2_Of_num_of_inputs ; 4     ; Signed Integer                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:4:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:5:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:6:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:7:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:8:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:9:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:10:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:11:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:12:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:13:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:14:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:15:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:4:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:5:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:6:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:1:G2_2:7:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:2:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:3:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:3:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs ;
+-----------------------+-------+--------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------+
; data_size             ; 31    ; Signed Integer                                                           ;
; num_of_inputs         ; 31    ; Signed Integer                                                           ;
; log2_Of_num_of_inputs ; 4     ; Signed Integer                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:4:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:5:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:6:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:7:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:8:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:9:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:10:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:11:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:12:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:13:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:14:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:0:G2_2:15:mux_j_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:4:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:5:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:6:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:1:G2_2:7:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:2:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:2:G2_2:3:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:3:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:3:G2_2:1:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs|mux_nbit_struct:\G2_1:4:G2_2:0:mux_j_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extender16bit_flow:extender ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 15    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:ID_EXreg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 31    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_nbit_struct:ALUInputmux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 31    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_size      ; 31    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; data_size      ; 31    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31 ;
+-----------------+-------+----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                           ;
+-----------------+-------+----------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                 ;
+-----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:0:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; numofoperations ; 7     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|ALU32Bit:alu|mux_nbit_struct:sltMux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullALU:ALU|mux_nbit_struct:finalMux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 31    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:counter|register_nbit_struct:reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 31    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:counter|adder_nbit_struct:immedate_adder ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:counter|adder_nbit_struct:four_adder ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 31    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 31    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 31    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 31    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 31    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:MemOut ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 31    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg|dffg:t_RegWrite" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg|dffg:MemtoReg" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; i_default ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:WriteAdress" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:MemOut" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg|register_nbit_struct:ALUOut" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:MEM_WBReg"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; i_stall   ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_syscall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:MemWrite" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; i_default ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:t_RegWrite" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|dffg:MemtoReg" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; i_default ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:MuxOut" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg|register_nbit_struct:ALUOut" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "EX_MEM:EX_MEMReg" ;
+---------+-------+----------+-----------------+
; Port    ; Type  ; Severity ; Details         ;
+---------+-------+----------+-----------------+
; i_stall ; Input ; Info     ; Stuck at GND    ;
+---------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:counter|adder_nbit_struct:four_adder"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[0..28]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[30..31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[29]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_carry     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carry     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:counter|adder_nbit_struct:immedate_adder"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_carry ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pc:counter|register_nbit_struct:reg" ;
+-------------------+-------+----------+--------------------------+
; Port              ; Type  ; Severity ; Details                  ;
+-------------------+-------+----------+--------------------------+
; i_we              ; Input ; Info     ; Stuck at VCC             ;
; i_default[0..8]   ; Input ; Info     ; Stuck at GND             ;
; i_default[10..31] ; Input ; Info     ; Stuck at GND             ;
; i_default[9]      ; Input ; Info     ; Stuck at VCC             ;
+-------------------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:counter"                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_instruction_number[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "FullALU:ALU|bsLR:BarrelShifter|mux2:muxLRselB" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "FullALU:ALU|bsLR:BarrelShifter|mux2:muxLRselA" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                    ;
; b    ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "FullALU:ALU|ALU32Bit:alu|mux_nbit_struct:sltMux" ;
+------------+-------+----------+---------------------------------------------+
; Port       ; Type  ; Severity ; Details                                     ;
+------------+-------+----------+---------------------------------------------+
; i_a[0..30] ; Input ; Info     ; Stuck at GND                                ;
+------------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FullALU:ALU"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; out_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_carry    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:ID_EXreg"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_stall       ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_regwrite    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_memwrite    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_regdst      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rtaddress   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rsaddress   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_zeroextened ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUControler:ALUctl"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isunsigned ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rs" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; in_data_0[0] ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; in_data_0[0] ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:31:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:30:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:29:register_j" ;
+-------------------+-------+----------+----------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                  ;
+-------------------+-------+----------+----------------------------------------------------------+
; i_default[1..18]  ; Input ; Info     ; Stuck at VCC                                             ;
; i_default[20..29] ; Input ; Info     ; Stuck at VCC                                             ;
; i_default[30..31] ; Input ; Info     ; Stuck at GND                                             ;
; i_default[0]      ; Input ; Info     ; Stuck at GND                                             ;
; i_default[19]     ; Input ; Info     ; Stuck at GND                                             ;
+-------------------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:28:register_j" ;
+-------------------+-------+----------+----------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                  ;
+-------------------+-------+----------+----------------------------------------------------------+
; i_default[0..2]   ; Input ; Info     ; Stuck at GND                                             ;
; i_default[4..15]  ; Input ; Info     ; Stuck at GND                                             ;
; i_default[17..31] ; Input ; Info     ; Stuck at GND                                             ;
; i_default[3]      ; Input ; Info     ; Stuck at VCC                                             ;
; i_default[16]     ; Input ; Info     ; Stuck at VCC                                             ;
+-------------------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:27:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:26:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:25:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:24:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:23:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:22:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:21:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:20:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:19:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:18:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:17:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:16:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:15:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:14:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:13:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:12:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:11:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:10:register_j" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:9:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:8:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:7:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:6:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:5:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:4:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:3:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:2:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg|andg2:\G1:0:and_j"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_f  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile_nbit_struct:reg"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; jal  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_v0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:IF_IDreg|register_nbit_struct:Instruction" ;
+-----------+-------+----------+----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                      ;
+-----------+-------+----------+----------------------------------------------+
; i_default ; Input ; Info     ; Stuck at GND                                 ;
+-----------+-------+----------+----------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "IF_ID:IF_IDreg" ;
+---------+-------+----------+---------------+
; Port    ; Type  ; Severity ; Details       ;
+---------+-------+----------+---------------+
; i_stall ; Input ; Info     ; Stuck at GND  ;
+---------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 34036                       ;
;     CLR               ; 242                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 14                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 32768                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 25206                       ;
;     arith             ; 29                          ;
;         2 data inputs ; 29                          ;
;     normal            ; 25177                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 806                         ;
;         3 data inputs ; 581                         ;
;         4 data inputs ; 23759                       ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 42.00                       ;
; Average LUT depth     ; 22.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 26 10:24:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd
    Info (12022): Found design unit 1: ALU1bit-ALU_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 25
    Info (12023): Found entity 1: ALU1bit File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu32bit.vhd
    Info (12022): Found design unit 1: arrayPackage File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 4
    Info (12022): Found design unit 2: ALU32Bit-ALU32Bit_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 40
    Info (12023): Found entity 1: ALU32Bit File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alucontroler.vhd
    Info (12022): Found design unit 1: ALUControler-ALUControl_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd Line: 20
    Info (12023): Found entity 1: ALUControler File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/controlstotest.vhd
    Info (12022): Found design unit 1: ControlsToTest-ControlsToTest_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd Line: 30
    Info (12023): Found entity 1: ControlsToTest File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/ex_mem.vhd
    Info (12022): Found design unit 1: EX_MEM-EX_MEM_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 36
    Info (12023): Found entity 1: EX_MEM File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/fullalu.vhd
    Info (12022): Found design unit 1: FullALU-FullALU_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 27
    Info (12023): Found entity 1: FullALU File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/id_ex.vhd
    Info (12022): Found design unit 1: ID_EX-ID_EX_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 86
    Info (12023): Found entity 1: ID_EX File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/if_id.vhd
    Info (12022): Found design unit 1: IF_ID-IF_ID_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd Line: 23
    Info (12023): Found entity 1: IF_ID File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/integrateddatapath.vhd
    Info (12022): Found design unit 1: IntegratedDatapath-IntegratedDatapath_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd Line: 20
    Info (12023): Found entity 1: IntegratedDatapath File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mem_wb.vhd
    Info (12022): Found design unit 1: MEM_WB-MEM_WB_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd Line: 33
    Info (12023): Found entity 1: MEM_WB File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 34
    Info (12023): Found entity 1: MIPS_Processor File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/add_sub_struct_1bit.vhd
    Info (12022): Found design unit 1: add_sub_struct_1bit-add_sub_struct_1bit_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd Line: 20
    Info (12023): Found entity 1: add_sub_struct_1bit File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder.vhd
    Info (12022): Found design unit 1: adder-adder_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd Line: 18
    Info (12023): Found entity 1: adder File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder_nbit_struct.vhd
    Info (12022): Found design unit 1: adder_nbit_struct-adder_nbit_struct_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd Line: 20
    Info (12023): Found entity 1: adder_nbit_struct File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/bslr.vhd
    Info (12022): Found design unit 1: bsLR-structure File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd Line: 12
    Info (12023): Found entity 1: bsLR File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/control.vhd
    Info (12022): Found design unit 1: control-controlArch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd Line: 53
    Info (12023): Found entity 1: control File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/decoder5to32_flow.vhd
    Info (12022): Found design unit 1: decoder5to32_flow-decoder5to32_flow_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd Line: 15
    Info (12023): Found entity 1: decoder5to32_flow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/dff.vhd
    Info (12022): Found design unit 1: dffg-mixed File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 32
    Info (12023): Found entity 1: dffg File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/extender16bit_flow.vhd
    Info (12022): Found design unit 1: extender16bit_flow-extender16bit_flow_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd Line: 15
    Info (12023): Found entity 1: extender16bit_flow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux.vhd
    Info (12022): Found design unit 1: muxg-mux_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd Line: 17
    Info (12023): Found entity 1: muxg File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux2.vhd
    Info (12022): Found design unit 1: mux2-Behavioral File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd Line: 11
    Info (12023): Found entity 1: mux2 File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_nbitto1_struct.vhd
    Info (12022): Found design unit 1: mux_nbit_nbitto1_struct-mux_nbit_nbitto1_struct_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd Line: 47
    Info (12023): Found entity 1: mux_nbit_nbitto1_struct File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_struct.vhd
    Info (12022): Found design unit 1: mux_nbit_struct-mux_nbit_struct_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd Line: 17
    Info (12023): Found entity 1: mux_nbit_struct File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/nandg.vhd
    Info (12022): Found design unit 1: nandg-dataflow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd Line: 31
    Info (12023): Found entity 1: nandg File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/pc.vhd
    Info (12022): Found design unit 1: pc-pc_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd Line: 30
    Info (12023): Found entity 1: pc File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/registerfile_nbit_struct.vhd
    Info (12022): Found design unit 1: registerFile_nbit_struct-registerFile_nbit_struct_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 36
    Info (12023): Found entity 1: registerFile_nbit_struct File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/register_nbit_struct.vhd
    Info (12022): Found design unit 1: register_nbit_struct-register_nbit_struct_arch File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd Line: 22
    Info (12023): Found entity 1: register_nbit_struct File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/reverse.vhd
    Info (12022): Found design unit 1: reverse-Behavioral File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd Line: 11
    Info (12023): Found entity 1: reverse File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_controls.vhd
    Info (12022): Found design unit 1: tb_Controls-behavior File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd Line: 9
    Info (12023): Found entity 1: tb_Controls File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_integrateddatapath.vhd
    Info (12022): Found design unit 1: tb_IntegratedDatapath-behavior File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd Line: 10
    Info (12023): Found entity 1: tb_IntegratedDatapath File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(43): object "s_RegWr" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(44): object "s_RegWrAddr" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(45): object "s_RegWrData" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(92): object "ID_IsUnsigned" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(104): object "ID_func_select" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(126): object "EX_RegDst" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 126
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(133): object "EX_zeroExtened" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(167): object "MEM_DMem_addr" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(192): object "nothingTwo" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(193): object "nothing" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 193
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(202): used explicit default value for signal "low" because signal was never assigned a value File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 202
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 624
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_IDreg" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 694
Info (12128): Elaborating entity "register_nbit_struct" for hierarchy "IF_ID:IF_IDreg|register_nbit_struct:Instruction" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd Line: 58
Info (12128): Elaborating entity "dffg" for hierarchy "IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:0:dff_i" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd Line: 43
Warning (10492): VHDL Process Statement warning at dff.vhd(53): signal "i_Default" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 53
Info (12128): Elaborating entity "registerFile_nbit_struct" for hierarchy "registerFile_nbit_struct:reg" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 757
Warning (10540): VHDL Signal Declaration warning at registerFile_nbit_struct.vhd(47): used explicit default value for signal "ground" because signal was never assigned a value File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 47
Info (12128): Elaborating entity "decoder5to32_flow" for hierarchy "registerFile_nbit_struct:reg|decoder5to32_flow:inverter" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 141
Info (12128): Elaborating entity "andg2" for hierarchy "registerFile_nbit_struct:reg|andg2:\G1:0:and_j" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 150
Info (12128): Elaborating entity "register_nbit_struct" for hierarchy "registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 174
Info (12128): Elaborating entity "mux_nbit_nbitto1_struct" for hierarchy "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd Line: 196
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "internal" into its bus
Info (12128): Elaborating entity "mux_nbit_struct" for hierarchy "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd Line: 88
Info (12128): Elaborating entity "muxg" for hierarchy "registerFile_nbit_struct:reg|mux_nbit_nbitto1_struct:mux_rt|mux_nbit_struct:\G2_1:0:G2_2:0:mux_j_i|muxg:\G1:0:mux_i" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd Line: 32
Info (12128): Elaborating entity "extender16bit_flow" for hierarchy "extender16bit_flow:extender" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 780
Info (12128): Elaborating entity "control" for hierarchy "control:ctl" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 792
Info (12128): Elaborating entity "ALUControler" for hierarchy "ALUControler:ALUctl" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 819
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:ID_EXreg" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 873
Warning (10541): VHDL Signal Declaration warning at ID_EX.vhd(64): used implicit default value for signal "o_RtAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at ID_EX.vhd(65): used implicit default value for signal "o_RsAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 65
Warning (10631): VHDL Process Statement warning at ID_EX.vhd(128): inferring latch(es) for signal or variable "o_RegWrite", which holds its previous value in one or more paths through the process File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 128
Warning (10631): VHDL Process Statement warning at ID_EX.vhd(128): inferring latch(es) for signal or variable "o_MemWrite", which holds its previous value in one or more paths through the process File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 128
Info (10041): Inferred latch for "o_MemWrite" at ID_EX.vhd(128) File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 128
Info (10041): Inferred latch for "o_RegWrite" at ID_EX.vhd(128) File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd Line: 128
Info (12128): Elaborating entity "FullALU" for hierarchy "FullALU:ALU" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 951
Warning (10036): Verilog HDL or VHDL warning at FullALU.vhd(31): object "internal_alu_ctl" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at FullALU.vhd(43): object "ctl_srl" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 43
Info (12128): Elaborating entity "ALU32Bit" for hierarchy "FullALU:ALU|ALU32Bit:alu" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(52): object "ctl_and" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(53): object "ctl_or" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(54): object "ctl_xor" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(55): object "ctl_nand" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(56): object "ctl_nor" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at ALU32Bit.vhd(57): object "ctl_add" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 57
Info (12128): Elaborating entity "ALU1bit" for hierarchy "FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at ALU1bit.vhd(49): object "ctl_add_sub" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 49
Info (10041): Inferred latch for "out_data" at ALU1bit.vhd(124) File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 124
Info (12128): Elaborating entity "adder" for hierarchy "FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|adder:addSub" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 105
Info (12128): Elaborating entity "xorg2" for hierarchy "FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|adder:addSub|xorg2:xorg2_1" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd Line: 49
Info (12128): Elaborating entity "org2" for hierarchy "FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|adder:addSub|org2:org2_1" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd Line: 80
Info (12128): Elaborating entity "bsLR" for hierarchy "FullALU:ALU|bsLR:BarrelShifter" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd Line: 142
Info (12128): Elaborating entity "mux2" for hierarchy "FullALU:ALU|bsLR:BarrelShifter|mux2:muxLRselA" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd Line: 33
Info (12128): Elaborating entity "reverse" for hierarchy "FullALU:ALU|bsLR:BarrelShifter|reverse:in_reverse" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd Line: 46
Info (12128): Elaborating entity "pc" for hierarchy "pc:counter" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 986
Warning (10036): Verilog HDL or VHDL warning at pc.vhd(37): object "shifted_input" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd Line: 37
Info (12128): Elaborating entity "adder_nbit_struct" for hierarchy "pc:counter|adder_nbit_struct:immedate_adder" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd Line: 143
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEMReg" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 1028
Warning (10036): Verilog HDL or VHDL warning at EX_MEM.vhd(70): object "s_Def4" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at EX_MEM.vhd(70): object "s_Stall4" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at EX_MEM.vhd(72): object "s_Stall10" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 72
Info (12128): Elaborating entity "register_nbit_struct" for hierarchy "EX_MEM:EX_MEMReg|register_nbit_struct:WriteAdress" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd Line: 156
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:MEM_WBReg" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 1095
Warning (10036): Verilog HDL or VHDL warning at MEM_WB.vhd(67): object "s_Def4" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at MEM_WB.vhd(67): object "s_Stall4" assigned a value but never read File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd Line: 67
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 35
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:0:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:30:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:29:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:28:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:27:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:26:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:25:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:24:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:23:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:22:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:21:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:20:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:19:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:18:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:17:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:16:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:15:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:14:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:13:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:12:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:11:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:10:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:9:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:8:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:7:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:6:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:5:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:4:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:3:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:2:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Warning (14026): LATCH primitive "FullALU:ALU|ALU32Bit:alu|ALU1bit:\G1:1:ALU1bit_j|out_data" is permanently enabled File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd Line: 18
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:DMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:DMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: U:/CPRE381/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 52
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 27
Info (21057): Implemented 59209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 59078 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 5050 megabytes
    Info: Processing ended: Thu Nov 26 10:26:49 2020
    Info: Elapsed time: 00:02:08
    Info: Total CPU time (on all processors): 00:01:39


