{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554258862020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554258862026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 22:34:21 2019 " "Processing started: Tue Apr 02 22:34:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554258862026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258862026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258862026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554258862464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554258862464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/InstructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodule0.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymodule0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryModule0 " "Found entity 1: MemoryModule0" {  } { { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodule1.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymodule1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryModule1 " "Found entity 1: MemoryModule1" {  } { { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodule2.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymodule2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryModule2 " "Found entity 1: MemoryModule2" {  } { { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodule3.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymodule3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryModule3 " "Found entity 1: MemoryModule3" {  } { { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_in_a Processor.v(55) " "Verilog HDL Implicit Net warning at Processor.v(55): created implicit net for \"register_in_a\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_a Processor.v(59) " "Verilog HDL Implicit Net warning at Processor.v(59): created implicit net for \"out_a\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_b Processor.v(61) " "Verilog HDL Implicit Net warning at Processor.v(61): created implicit net for \"out_b\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_a Processor.v(74) " "Verilog HDL Implicit Net warning at Processor.v(74): created implicit net for \"alu_in_a\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_b Processor.v(75) " "Verilog HDL Implicit Net warning at Processor.v(75): created implicit net for \"alu_in_b\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_status Processor.v(77) " "Verilog HDL Implicit Net warning at Processor.v(77): created implicit net for \"alu_status\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_out Processor.v(79) " "Verilog HDL Implicit Net warning at Processor.v(79): created implicit net for \"alu_out\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_address Processor.v(91) " "Verilog HDL Implicit Net warning at Processor.v(91): created implicit net for \"memory_address\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_in Processor.v(92) " "Verilog HDL Implicit Net warning at Processor.v(92): created implicit net for \"memory_in\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_out Processor.v(97) " "Verilog HDL Implicit Net warning at Processor.v(97): created implicit net for \"memory_out\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "programcounter_in Processor.v(107) " "Verilog HDL Implicit Net warning at Processor.v(107): created implicit net for \"programcounter_in\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "programcounter_out Processor.v(112) " "Verilog HDL Implicit Net warning at Processor.v(112): created implicit net for \"programcounter_out\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instructionregister_in Processor.v(125) " "Verilog HDL Implicit Net warning at Processor.v(125): created implicit net for \"instructionregister_in\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instructionregister_out Processor.v(126) " "Verilog HDL Implicit Net warning at Processor.v(126): created implicit net for \"instructionregister_out\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554258870228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 Processor.v(107) " "Verilog HDL assignment warning at Processor.v(107): truncated value with size 10 to match size of target (1)" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870230 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control " "Elaborating entity \"Control\" for hierarchy \"Control:control\"" {  } { { "Processor.v" "control" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870441 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register_address_a Control.v(33) " "Output port \"register_address_a\" at Control.v(33) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870442 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register_address_b Control.v(33) " "Output port \"register_address_b\" at Control.v(33) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870442 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_op Control.v(38) " "Output port \"alu_op\" at Control.v(38) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870442 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memory_width Control.v(43) " "Output port \"memory_width\" at Control.v(43) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870442 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "programcounter_value Control.v(52) " "Output port \"programcounter_value\" at Control.v(52) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870442 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register_wren_a Control.v(35) " "Output port \"register_wren_a\" at Control.v(35) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memory_wren Control.v(41) " "Output port \"memory_wren\" at Control.v(41) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memory_sign Control.v(45) " "Output port \"memory_sign\" at Control.v(45) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "programcounter_wren Control.v(48) " "Output port \"programcounter_wren\" at Control.v(48) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "programcounter_add_or_set Control.v(50) " "Output port \"programcounter_add_or_set\" at Control.v(50) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instructionregister_wren Control.v(55) " "Output port \"instructionregister_wren\" at Control.v(55) has no driver" {  } { { "Control.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Control.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554258870444 "|Processor|Control:control"}
{ "Warning" "WSGN_EMPTY_SHELL" "Control " "Entity \"Control\" contains only dangling pins" {  } { { "Processor.v" "control" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 48 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1554258870445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register " "Elaborating entity \"Register\" for hierarchy \"Register:register\"" {  } { { "Processor.v" "register" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Register:register\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Register:register\|altsyncram:altsyncram_component\"" {  } { { "Register.v" "altsyncram_component" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register:register\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Register:register\|altsyncram:altsyncram_component\"" {  } { { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register:register\|altsyncram:altsyncram_component " "Instantiated megafunction \"Register:register\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Register.mif " "Parameter \"init_file\" = \"Register.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870621 ""}  } { { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554258870621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahi2 " "Found entity 1: altsyncram_ahi2" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahi2 Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated " "Elaborating entity \"altsyncram_ahi2\" for hierarchy \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870703 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(52) " "Verilog HDL warning at ALU.v(52): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/ALU.v" 52 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1554258870709 "|Processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Processor.v" "memory" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(41) " "Verilog HDL assignment warning at Memory.v(41): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870716 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(67) " "Verilog HDL assignment warning at Memory.v(67): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(68) " "Verilog HDL assignment warning at Memory.v(68): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(95) " "Verilog HDL assignment warning at Memory.v(95): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(96) " "Verilog HDL assignment warning at Memory.v(96): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(97) " "Verilog HDL assignment warning at Memory.v(97): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(98) " "Verilog HDL assignment warning at Memory.v(98): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(121) " "Verilog HDL assignment warning at Memory.v(121): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(147) " "Verilog HDL assignment warning at Memory.v(147): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(148) " "Verilog HDL assignment warning at Memory.v(148): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870717 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(174) " "Verilog HDL assignment warning at Memory.v(174): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(175) " "Verilog HDL assignment warning at Memory.v(175): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(176) " "Verilog HDL assignment warning at Memory.v(176): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(177) " "Verilog HDL assignment warning at Memory.v(177): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(201) " "Verilog HDL assignment warning at Memory.v(201): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(227) " "Verilog HDL assignment warning at Memory.v(227): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(228) " "Verilog HDL assignment warning at Memory.v(228): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(253) " "Verilog HDL assignment warning at Memory.v(253): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(254) " "Verilog HDL assignment warning at Memory.v(254): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870718 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(255) " "Verilog HDL assignment warning at Memory.v(255): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(256) " "Verilog HDL assignment warning at Memory.v(256): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(281) " "Verilog HDL assignment warning at Memory.v(281): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(304) " "Verilog HDL assignment warning at Memory.v(304): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(305) " "Verilog HDL assignment warning at Memory.v(305): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(332) " "Verilog HDL assignment warning at Memory.v(332): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(333) " "Verilog HDL assignment warning at Memory.v(333): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(334) " "Verilog HDL assignment warning at Memory.v(334): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 Memory.v(335) " "Verilog HDL assignment warning at Memory.v(335): truncated value with size 10 to match size of target (6)" {  } { { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554258870719 "|Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryModule0 Memory:memory\|MemoryModule0:mem0 " "Elaborating entity \"MemoryModule0\" for hierarchy \"Memory:memory\|MemoryModule0:mem0\"" {  } { { "Memory.v" "mem0" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule0.v" "altsyncram_component" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryModule0.mif " "Parameter \"init_file\" = \"MemoryModule0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870763 ""}  } { { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554258870763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5i1 " "Found entity 1: altsyncram_a5i1" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5i1 Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated " "Elaborating entity \"altsyncram_a5i1\" for hierarchy \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryModule1 Memory:memory\|MemoryModule1:mem1 " "Elaborating entity \"MemoryModule1\" for hierarchy \"Memory:memory\|MemoryModule1:mem1\"" {  } { { "Memory.v" "mem1" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule1.v" "altsyncram_component" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryModule1.mif " "Parameter \"init_file\" = \"MemoryModule1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870863 ""}  } { { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554258870863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5i1 " "Found entity 1: altsyncram_b5i1" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258870934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258870934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5i1 Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated " "Elaborating entity \"altsyncram_b5i1\" for hierarchy \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryModule2 Memory:memory\|MemoryModule2:mem2 " "Elaborating entity \"MemoryModule2\" for hierarchy \"Memory:memory\|MemoryModule2:mem2\"" {  } { { "Memory.v" "mem2" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule2.v" "altsyncram_component" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258870987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryModule2.mif " "Parameter \"init_file\" = \"MemoryModule2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258870987 ""}  } { { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554258870987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5i1 " "Found entity 1: altsyncram_c5i1" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258871057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258871057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5i1 Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated " "Elaborating entity \"altsyncram_c5i1\" for hierarchy \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryModule3 Memory:memory\|MemoryModule3:mem3 " "Elaborating entity \"MemoryModule3\" for hierarchy \"Memory:memory\|MemoryModule3:mem3\"" {  } { { "Memory.v" "mem3" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule3.v" "altsyncram_component" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\"" {  } { { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryModule3.mif " "Parameter \"init_file\" = \"MemoryModule3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554258871088 ""}  } { { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554258871088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5i1 " "Found entity 1: altsyncram_d5i1" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554258871159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258871159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5i1 Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated " "Elaborating entity \"altsyncram_d5i1\" for hierarchy \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:programcounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:programcounter\"" {  } { { "Processor.v" "programcounter" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:instructionregister " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:instructionregister\"" {  } { { "Processor.v" "instructionregister" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258871171 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:memory\|MemoryModule3:mem3\|altsyncram:altsyncram_component\|altsyncram_d5i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_d5i1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule3.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule3.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 348 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule3:mem3|altsyncram:altsyncram_component|altsyncram_d5i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:memory\|MemoryModule2:mem2\|altsyncram:altsyncram_component\|altsyncram_c5i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_c5i1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule2.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule2.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 347 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule2:mem2|altsyncram:altsyncram_component|altsyncram_c5i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:memory\|MemoryModule1:mem1\|altsyncram:altsyncram_component\|altsyncram_b5i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_b5i1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule1.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule1.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 346 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule1:mem1|altsyncram:altsyncram_component|altsyncram_b5i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:memory\|MemoryModule0:mem0\|altsyncram:altsyncram_component\|altsyncram_a5i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_a5i1.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_a5i1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MemoryModule0.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/MemoryModule0.v" 86 0 0 } } { "Memory.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Memory.v" 345 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Memory:memory|MemoryModule0:mem0|altsyncram:altsyncram_component|altsyncram_a5i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[0\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[1\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[2\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[3\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[4\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[5\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[6\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[7\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[8\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[9\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[10\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[11\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[12\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[13\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[14\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[15\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[16\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[17\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[18\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[19\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[20\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[21\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[22\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[23\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[24\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[25\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[26\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[27\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[28\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[29\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[30\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[31\] " "Synthesized away node \"Register:register\|altsyncram:altsyncram_component\|altsyncram_ahi2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ahi2.tdf" "" { Text "M:/ECE 289/RISC-V-master/Processor/db/altsyncram_ahi2.tdf" 1219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Register.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Register.v" 98 0 0 } } { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258871828 "|Processor|Register:register|altsyncram:altsyncram_component|altsyncram_ahi2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554258871828 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554258871828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554258872128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554258872965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554258872965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258873253 "|Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Processor.v" "" { Text "M:/ECE 289/RISC-V-master/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554258873253 "|Processor|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554258873253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554258873254 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554258873254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554258873254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554258873513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 22:34:33 2019 " "Processing ended: Tue Apr 02 22:34:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554258873513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554258873513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554258873513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554258873513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554258875376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554258875382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 22:34:35 2019 " "Processing started: Tue Apr 02 22:34:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554258875382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554258875382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554258875382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554258875472 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1554258875472 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1554258875473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554258875649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554258875650 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554258875674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554258875719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554258875719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554258876012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554258876016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554258876091 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554258876091 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554258876093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554258876093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554258876093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554258876093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554258876093 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554258876093 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554258876094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1554258876677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554258876812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554258876814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1554258876814 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1554258876814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554258876815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1554258876815 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554258876815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554258876816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554258876816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554258876816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554258876817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554258876818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554258876818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1554258876820 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1554258876820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554258876820 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554258876821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1554258876821 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554258876821 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554258876828 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554258876884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554258878906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554258878991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554258879023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554258879556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554258879556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554258879795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "M:/ECE 289/RISC-V-master/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554258882012 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554258882012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554258882173 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1554258882173 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554258882173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554258882177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554258882404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554258882412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554258882588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554258882588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554258882768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554258883013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE 289/RISC-V-master/Processor/output_files/Processor.fit.smsg " "Generated suppressed messages file M:/ECE 289/RISC-V-master/Processor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554258883341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5707 " "Peak virtual memory: 5707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554258884498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 22:34:44 2019 " "Processing ended: Tue Apr 02 22:34:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554258884498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554258884498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554258884498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554258884498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554258886560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554258886565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 22:34:46 2019 " "Processing started: Tue Apr 02 22:34:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554258886565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554258886565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554258886566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554258886956 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554258888856 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554258888970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554258890022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 22:34:50 2019 " "Processing ended: Tue Apr 02 22:34:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554258890022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554258890022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554258890022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554258890022 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554258890825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554258891364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554258891370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 22:34:51 2019 " "Processing started: Tue Apr 02 22:34:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554258891370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1554258891471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258891752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892233 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892233 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892233 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892233 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892235 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554258892235 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892305 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554258892332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554258892507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892792 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892792 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892792 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258892930 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554258892993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893127 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893128 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893128 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893253 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893895 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258893895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554258894439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 22:34:54 2019 " "Processing ended: Tue Apr 02 22:34:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554258894439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554258894439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554258894439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258894439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554258895497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554258921753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554258921758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 22:35:21 2019 " "Processing started: Tue Apr 02 22:35:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554258921758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554258921758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processor -c Processor --netlist_type=sgate " "Command: quartus_npp Processor -c Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554258921758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1554258921984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554258922086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 22:35:22 2019 " "Processing ended: Tue Apr 02 22:35:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554258922086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554258922086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554258922086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1554258922086 ""}
