

================================================================
== Vitis HLS Report for 'gemm_kernel'
================================================================
* Date:           Wed Dec 25 16:20:52 2024

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        gemm_vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   272057|   272057|  2.721 ms|  2.721 ms|  272058|  272058|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1_fu_270         |gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1         |     2061|     2061|  20.610 us|  20.610 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2_fu_294         |gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2         |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3_fu_317  |gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3  |     1669|     1669|  16.690 us|  16.690 us|  1028|  1028|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4_fu_354   |gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4   |      266|      266|   2.660 us|   2.660 us|   257|   257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SWEEP_B_BLOCKS   |   272056|   272056|     34007|          -|          -|     8|        no|
        | + SWEEP_A_BLOCKS  |    31936|    31936|      3992|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        6|  160|   39012|  35197|    -|
|Memory           |       65|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1713|    -|
|Register         |        -|    -|     296|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       71|  160|   39308|  36962|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       25|   72|      36|     69|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                                |control_s_axi                                       |        0|    0|    246|    424|    0|
    |grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3_fu_317  |gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3  |        0|  160|  36102|  31883|    0|
    |grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2_fu_294         |gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2         |        0|    0|     71|    150|    0|
    |grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1_fu_270         |gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1         |        0|    0|    367|    410|    0|
    |grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4_fu_354   |gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4   |        0|    0|    219|    370|    0|
    |gmem0_m_axi_U                                                  |gmem0_m_axi                                         |        2|    0|    671|    657|    0|
    |gmem1_m_axi_U                                                  |gmem1_m_axi                                         |        2|    0|    671|    657|    0|
    |gmem2_m_axi_U                                                  |gmem2_m_axi                                         |        2|    0|    665|    646|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                          |                                                    |        6|  160|  39012|  35197|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_block_U     |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_1_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_2_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_3_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_4_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_5_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_6_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_7_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_8_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_9_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_10_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_11_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_12_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_13_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_14_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |A_block_15_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_U     |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_1_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_2_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_3_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_4_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_5_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_6_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_7_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_8_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_9_U   |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_10_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_11_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_12_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_13_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_14_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |B_block_15_U  |A_block_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |C_block_U     |C_block_RAM_AUTO_1R1W       |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                            |       65|  0|   0|    0|  4352| 1056|    33|       139264|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_398_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln44_fu_423_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln32_fu_392_p2  |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln44_fu_417_p2  |      icmp|   0|  0|  13|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          16|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_block_10_address0  |  14|          3|    7|         21|
    |A_block_10_ce0       |  14|          3|    1|          3|
    |A_block_10_ce1       |   9|          2|    1|          2|
    |A_block_10_we0       |   9|          2|    1|          2|
    |A_block_11_address0  |  14|          3|    7|         21|
    |A_block_11_ce0       |  14|          3|    1|          3|
    |A_block_11_ce1       |   9|          2|    1|          2|
    |A_block_11_we0       |   9|          2|    1|          2|
    |A_block_12_address0  |  14|          3|    7|         21|
    |A_block_12_ce0       |  14|          3|    1|          3|
    |A_block_12_ce1       |   9|          2|    1|          2|
    |A_block_12_we0       |   9|          2|    1|          2|
    |A_block_13_address0  |  14|          3|    7|         21|
    |A_block_13_ce0       |  14|          3|    1|          3|
    |A_block_13_ce1       |   9|          2|    1|          2|
    |A_block_13_we0       |   9|          2|    1|          2|
    |A_block_14_address0  |  14|          3|    7|         21|
    |A_block_14_ce0       |  14|          3|    1|          3|
    |A_block_14_ce1       |   9|          2|    1|          2|
    |A_block_14_we0       |   9|          2|    1|          2|
    |A_block_15_address0  |  14|          3|    7|         21|
    |A_block_15_ce0       |  14|          3|    1|          3|
    |A_block_15_ce1       |   9|          2|    1|          2|
    |A_block_15_we0       |   9|          2|    1|          2|
    |A_block_1_address0   |  14|          3|    7|         21|
    |A_block_1_ce0        |  14|          3|    1|          3|
    |A_block_1_ce1        |   9|          2|    1|          2|
    |A_block_1_we0        |   9|          2|    1|          2|
    |A_block_2_address0   |  14|          3|    7|         21|
    |A_block_2_ce0        |  14|          3|    1|          3|
    |A_block_2_ce1        |   9|          2|    1|          2|
    |A_block_2_we0        |   9|          2|    1|          2|
    |A_block_3_address0   |  14|          3|    7|         21|
    |A_block_3_ce0        |  14|          3|    1|          3|
    |A_block_3_ce1        |   9|          2|    1|          2|
    |A_block_3_we0        |   9|          2|    1|          2|
    |A_block_4_address0   |  14|          3|    7|         21|
    |A_block_4_ce0        |  14|          3|    1|          3|
    |A_block_4_ce1        |   9|          2|    1|          2|
    |A_block_4_we0        |   9|          2|    1|          2|
    |A_block_5_address0   |  14|          3|    7|         21|
    |A_block_5_ce0        |  14|          3|    1|          3|
    |A_block_5_ce1        |   9|          2|    1|          2|
    |A_block_5_we0        |   9|          2|    1|          2|
    |A_block_6_address0   |  14|          3|    7|         21|
    |A_block_6_ce0        |  14|          3|    1|          3|
    |A_block_6_ce1        |   9|          2|    1|          2|
    |A_block_6_we0        |   9|          2|    1|          2|
    |A_block_7_address0   |  14|          3|    7|         21|
    |A_block_7_ce0        |  14|          3|    1|          3|
    |A_block_7_ce1        |   9|          2|    1|          2|
    |A_block_7_we0        |   9|          2|    1|          2|
    |A_block_8_address0   |  14|          3|    7|         21|
    |A_block_8_ce0        |  14|          3|    1|          3|
    |A_block_8_ce1        |   9|          2|    1|          2|
    |A_block_8_we0        |   9|          2|    1|          2|
    |A_block_9_address0   |  14|          3|    7|         21|
    |A_block_9_ce0        |  14|          3|    1|          3|
    |A_block_9_ce1        |   9|          2|    1|          2|
    |A_block_9_we0        |   9|          2|    1|          2|
    |A_block_address0     |  14|          3|    7|         21|
    |A_block_ce0          |  14|          3|    1|          3|
    |A_block_ce1          |   9|          2|    1|          2|
    |A_block_we0          |   9|          2|    1|          2|
    |B_block_10_address0  |  14|          3|    7|         21|
    |B_block_10_ce0       |  14|          3|    1|          3|
    |B_block_10_ce1       |   9|          2|    1|          2|
    |B_block_10_we0       |   9|          2|    1|          2|
    |B_block_11_address0  |  14|          3|    7|         21|
    |B_block_11_ce0       |  14|          3|    1|          3|
    |B_block_11_ce1       |   9|          2|    1|          2|
    |B_block_11_we0       |   9|          2|    1|          2|
    |B_block_12_address0  |  14|          3|    7|         21|
    |B_block_12_ce0       |  14|          3|    1|          3|
    |B_block_12_ce1       |   9|          2|    1|          2|
    |B_block_12_we0       |   9|          2|    1|          2|
    |B_block_13_address0  |  14|          3|    7|         21|
    |B_block_13_ce0       |  14|          3|    1|          3|
    |B_block_13_ce1       |   9|          2|    1|          2|
    |B_block_13_we0       |   9|          2|    1|          2|
    |B_block_14_address0  |  14|          3|    7|         21|
    |B_block_14_ce0       |  14|          3|    1|          3|
    |B_block_14_ce1       |   9|          2|    1|          2|
    |B_block_14_we0       |   9|          2|    1|          2|
    |B_block_15_address0  |  14|          3|    7|         21|
    |B_block_15_ce0       |  14|          3|    1|          3|
    |B_block_15_ce1       |   9|          2|    1|          2|
    |B_block_15_we0       |   9|          2|    1|          2|
    |B_block_1_address0   |  14|          3|    7|         21|
    |B_block_1_ce0        |  14|          3|    1|          3|
    |B_block_1_ce1        |   9|          2|    1|          2|
    |B_block_1_we0        |   9|          2|    1|          2|
    |B_block_2_address0   |  14|          3|    7|         21|
    |B_block_2_ce0        |  14|          3|    1|          3|
    |B_block_2_ce1        |   9|          2|    1|          2|
    |B_block_2_we0        |   9|          2|    1|          2|
    |B_block_3_address0   |  14|          3|    7|         21|
    |B_block_3_ce0        |  14|          3|    1|          3|
    |B_block_3_ce1        |   9|          2|    1|          2|
    |B_block_3_we0        |   9|          2|    1|          2|
    |B_block_4_address0   |  14|          3|    7|         21|
    |B_block_4_ce0        |  14|          3|    1|          3|
    |B_block_4_ce1        |   9|          2|    1|          2|
    |B_block_4_we0        |   9|          2|    1|          2|
    |B_block_5_address0   |  14|          3|    7|         21|
    |B_block_5_ce0        |  14|          3|    1|          3|
    |B_block_5_ce1        |   9|          2|    1|          2|
    |B_block_5_we0        |   9|          2|    1|          2|
    |B_block_6_address0   |  14|          3|    7|         21|
    |B_block_6_ce0        |  14|          3|    1|          3|
    |B_block_6_ce1        |   9|          2|    1|          2|
    |B_block_6_we0        |   9|          2|    1|          2|
    |B_block_7_address0   |  14|          3|    7|         21|
    |B_block_7_ce0        |  14|          3|    1|          3|
    |B_block_7_ce1        |   9|          2|    1|          2|
    |B_block_7_we0        |   9|          2|    1|          2|
    |B_block_8_address0   |  14|          3|    7|         21|
    |B_block_8_ce0        |  14|          3|    1|          3|
    |B_block_8_ce1        |   9|          2|    1|          2|
    |B_block_8_we0        |   9|          2|    1|          2|
    |B_block_9_address0   |  14|          3|    7|         21|
    |B_block_9_ce0        |  14|          3|    1|          3|
    |B_block_9_ce1        |   9|          2|    1|          2|
    |B_block_9_we0        |   9|          2|    1|          2|
    |B_block_address0     |  14|          3|    7|         21|
    |B_block_ce0          |  14|          3|    1|          3|
    |B_block_ce1          |   9|          2|    1|          2|
    |B_block_we0          |   9|          2|    1|          2|
    |C_block_address0     |  14|          3|    8|         24|
    |C_block_ce0          |  14|          3|    1|          3|
    |C_block_we0          |   9|          2|    1|          2|
    |a_blk_reg_259        |   9|          2|    4|          8|
    |ap_NS_fsm            |  81|         17|    1|         17|
    |b_blk_fu_98          |   9|          2|    4|          8|
    |gmem0_0_ARADDR       |  14|          3|   64|        192|
    |gmem0_0_ARLEN        |  14|          3|   32|         96|
    |gmem0_0_ARVALID      |  14|          3|    1|          3|
    |gmem0_0_RREADY       |   9|          2|    1|          2|
    |gmem0_blk_n_AR       |   9|          2|    1|          2|
    |gmem1_0_ARVALID      |   9|          2|    1|          2|
    |gmem1_0_RREADY       |   9|          2|    1|          2|
    |gmem2_0_AWVALID      |   9|          2|    1|          2|
    |gmem2_0_BREADY       |   9|          2|    1|          2|
    |gmem2_0_WVALID       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1713|        372|  443|       1263|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |B_read_reg_449                                                              |  64|   0|   64|          0|
    |C_read_reg_444                                                              |  64|   0|   64|          0|
    |a_blk_reg_259                                                               |   4|   0|    4|          0|
    |add_ln32_reg_467                                                            |   4|   0|    4|          0|
    |add_ln44_reg_481                                                            |   4|   0|    4|          0|
    |ap_CS_fsm                                                                   |  16|   0|   16|          0|
    |b_blk_fu_98                                                                 |   4|   0|    4|          0|
    |empty_28_reg_486                                                            |   3|   0|    3|          0|
    |gmem0_addr_reg_459                                                          |  64|   0|   64|          0|
    |grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_57_3_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2_fu_294_ap_start_reg         |   1|   0|    1|          0|
    |grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_36_1_fu_270_ap_start_reg         |   1|   0|    1|          0|
    |grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_70_4_fu_354_ap_start_reg   |   1|   0|    1|          0|
    |p_cast_reg_454                                                              |  62|   0|   62|          0|
    |tmp_1_reg_472                                                               |   3|   0|    9|          6|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 296|   0|  302|          6|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   gemm_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   gemm_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   gemm_kernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

