<stg><name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %allocated_tiles_shapes_values_load_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_shapes_values_load_2

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %existLen_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen_1

]]></Node>
<StgValue><ssdm name="existLen_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.lr.ph46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph46:0 %j_6 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph46:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph46:2 %icmp_ln518 = icmp_ult  i7 %j_6, i7 %existLen_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln518"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph46:3 %j_7 = add i7 %j_6, i7 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph46:4 %br_ln518 = br i1 %icmp_ln518, void %.critedge104.loopexit.exitStub, void %.split9

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
.split9:1 %zext_ln519 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:2 %intersection_addr = getelementptr i4 %intersection, i64 0, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="intersection_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4">
<![CDATA[
.split9:3 %intersection_load = load i4 %intersection_addr

]]></Node>
<StgValue><ssdm name="intersection_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln516"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4">
<![CDATA[
.split9:3 %intersection_load = load i4 %intersection_addr

]]></Node>
<StgValue><ssdm name="intersection_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split9:4 %icmp_ln519 = icmp_eq  i4 %allocated_tiles_shapes_values_load_2_read, i4 %intersection_load

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split9:5 %br_ln519 = br i1 %icmp_ln519, void, void %.critedge104.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln518 = store i7 %j_7, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge104.loopexit.exitStub:0 %merge = phi i1 1, void %.lr.ph46, i1 0, void %.split9

]]></Node>
<StgValue><ssdm name="merge"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1">
<![CDATA[
.critedge104.loopexit.exitStub:1 %ret_ln0 = ret i1 %merge

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="existLen_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="existLen_1"/></StgValue>
</port>
<port id="37" name="intersection" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="intersection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="allocated_tiles_shapes_values_load_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="allocated_tiles_shapes_values_load_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="j" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i4" to="allocated_tiles_shapes_values_load_2_read" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="allocated_tiles_shapes_values_load_2" to="allocated_tiles_shapes_values_load_2_read" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i7" to="existLen_1_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="existLen_1" to="existLen_1_read" fromId="36" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="j" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="50" from="j" to="j_6" fromId="5" toId="10">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="j_6" to="icmp_ln518" fromId="10" toId="12">
</dataflow>
<dataflow id="62" from="existLen_1_read" to="icmp_ln518" fromId="7" toId="12">
</dataflow>
<dataflow id="63" from="j_6" to="j_7" fromId="10" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="j_7" fromId="64" toId="13">
</dataflow>
<dataflow id="66" from="icmp_ln518" to="br_ln518" fromId="12" toId="14">
</dataflow>
<dataflow id="67" from="j_6" to="zext_ln519" fromId="10" toId="15">
</dataflow>
<dataflow id="68" from="intersection" to="intersection_addr" fromId="37" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_69" to="intersection_addr" fromId="69" toId="16">
</dataflow>
<dataflow id="71" from="zext_ln519" to="intersection_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="72" from="intersection_addr" to="intersection_load" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopName" to="specloopname_ln516" fromId="73" toId="18">
</dataflow>
<dataflow id="76" from="empty_27" to="specloopname_ln516" fromId="75" toId="18">
</dataflow>
<dataflow id="77" from="intersection_addr" to="intersection_load" fromId="16" toId="19">
</dataflow>
<dataflow id="78" from="allocated_tiles_shapes_values_load_2_read" to="icmp_ln519" fromId="6" toId="20">
</dataflow>
<dataflow id="79" from="intersection_load" to="icmp_ln519" fromId="19" toId="20">
</dataflow>
<dataflow id="80" from="icmp_ln519" to="br_ln519" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="j_7" to="store_ln518" fromId="13" toId="22">
</dataflow>
<dataflow id="82" from="j" to="store_ln518" fromId="5" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_83" to="merge" fromId="83" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln518" to="merge" fromId="14" toId="24">
</dataflow>
<dataflow id="87" from="StgValue_86" to="merge" fromId="86" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="br_ln519" to="merge" fromId="21" toId="24">
</dataflow>
<dataflow id="89" from="merge" to="ret_ln0" fromId="24" toId="25">
</dataflow>
<dataflow id="90" from="icmp_ln518" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="91" from="icmp_ln518" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="92" from="icmp_ln519" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
