

================================================================
== Vivado HLS Report for 'Loop_3_proc'
================================================================
* Date:           Sun Feb  7 17:35:32 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     29|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     104|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     104|    215|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |indvars_iv_next_fu_131_p2           |     +    |      0|  0|  12|           3|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_114_p2                 |   icmp   |      0|  0|   2|           3|           4|
    |last_assign_fu_125_p2               |   icmp   |      0|  0|   1|           3|           2|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  29|          19|          15|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |indvars_iv_reg_90             |   9|          2|    3|          6|
    |k_1_reg_102                   |   9|          2|    3|          6|
    |out_stream_TDATA_blk_n        |   9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_dest_V_1_state     |  15|          3|    2|          6|
    |out_stream_id_V_1_state       |  15|          3|    2|          6|
    |out_stream_keep_V_1_state     |  15|          3|    2|          6|
    |out_stream_last_V_1_data_out  |   9|          2|    1|          2|
    |out_stream_last_V_1_state     |  15|          3|    2|          6|
    |out_stream_strb_V_1_state     |  15|          3|    2|          6|
    |out_stream_user_V_1_state     |  15|          3|    2|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 186|         38|   56|        129|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |indvars_iv_next_reg_155        |   3|   0|    3|          0|
    |indvars_iv_reg_90              |   3|   0|    3|          0|
    |k_1_reg_102                    |   3|   0|    3|          0|
    |last_assign_reg_150            |   1|   0|    1|          0|
    |out_stream_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 104|   0|  104|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    Loop_3_proc    | return value |
|X_OUT_0_address0   | out |    2|  ap_memory |      X_OUT_0      |     array    |
|X_OUT_0_ce0        | out |    1|  ap_memory |      X_OUT_0      |     array    |
|X_OUT_0_q0         |  in |   32|  ap_memory |      X_OUT_0      |     array    |
|out_stream_TDATA   | out |   32|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID  | out |    1|    axis    | out_stream_data_V |    pointer   |
|out_stream_TREADY  |  in |    1|    axis    | out_stream_data_V |    pointer   |
|out_stream_TKEEP   | out |    4|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB   | out |    4|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER   | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST   | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID     | out |    5|    axis    |  out_stream_id_V  |    pointer   |
|out_stream_TDEST   | out |    5|    axis    | out_stream_dest_V |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

