module RAM_1p_8g_20a_128b
(
	input logic [19:0] address, // 20 bits de direccion => 16 bits para las sub RAMs y 4 bits para tener 16 sub RAMs
	input logic [127:0] data_in,
	input logic [15:0] byte_enablers,
	
	input logic write_enable,
	input logic clock,
	
	output logic [31:0] data_out
);
	logic [3:0] offset;
	logic [15:0] sub_address;
	assign {sub_address, offset} = address;
	
	

