{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715811206173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715811206173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:13:26 2024 " "Processing started: Wed May 15 17:13:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715811206173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715811206173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main2 -c main2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off main2 -c main2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715811206173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715811206354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main2-Behavioral " "Found design unit 1: main2-Behavioral" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715811206626 ""} { "Info" "ISGN_ENTITY_NAME" "1 main2 " "Found entity 1: main2" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715811206626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715811206626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main2 " "Elaborating entity \"main2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715811206637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle main2.vhd(50) " "VHDL Signal Declaration warning at main2.vhd(50): used implicit default value for signal \"angle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_i main2.vhd(54) " "Verilog HDL or VHDL warning at main2.vhd(54): object \"s_talan_i\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_f main2.vhd(55) " "Verilog HDL or VHDL warning at main2.vhd(55): object \"s_talan_f\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_i main2.vhd(56) " "Verilog HDL or VHDL warning at main2.vhd(56): object \"s_sema_i\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_f main2.vhd(57) " "Verilog HDL or VHDL warning at main2.vhd(57): object \"s_sema_f\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_rojo main2.vhd(58) " "Verilog HDL or VHDL warning at main2.vhd(58): object \"s_led_rojo\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_verde main2.vhd(59) " "Verilog HDL or VHDL warning at main2.vhd(59): object \"s_led_verde\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alarma main2.vhd(60) " "Verilog HDL or VHDL warning at main2.vhd(60): object \"s_alarma\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_f main2.vhd(61) " "Verilog HDL or VHDL warning at main2.vhd(61): object \"s_f\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715811206637 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_front_sensor main2.vhd(62) " "VHDL Signal Declaration warning at main2.vhd(62): used implicit default value for signal \"s_front_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715811206647 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_id main2.vhd(63) " "VHDL Signal Declaration warning at main2.vhd(63): used implicit default value for signal \"s_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715811206647 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_back_sensor main2.vhd(64) " "VHDL Signal Declaration warning at main2.vhd(64): used implicit default value for signal \"s_back_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715811206647 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx main2.vhd(65) " "VHDL Signal Declaration warning at main2.vhd(65): used implicit default value for signal \"s_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715811206647 "|main2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 pwm " "Node instance \"u1\" instantiates undefined entity \"pwm\"" {  } { { "main2.vhd" "u1" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715811206768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 control " "Node instance \"u2\" instantiates undefined entity \"control\"" {  } { { "main2.vhd" "u2" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 77 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715811206768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "A0 moore_peaje " "Node instance \"A0\" instantiates undefined entity \"moore_peaje\"" {  } { { "main2.vhd" "A0" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 90 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715811206768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715811206838 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 17:13:26 2024 " "Processing ended: Wed May 15 17:13:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715811206838 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715811206838 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715811206838 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715811206838 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 14 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715811207420 ""}
