Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Asus/Downloads/session3/New folder/ripple/Test_isim_beh.exe -prj C:/Users/Asus/Downloads/session3/New folder/ripple/Test_beh.prj work.Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Asus/Downloads/session3/New folder/ripple/T_Flip_Flop.vhd" into library work
Parsing VHDL file "C:/Users/Asus/Downloads/session3/New folder/ripple/Ripple_Counter_4_bit.vhd" into library work
Parsing VHDL file "C:/Users/Asus/Downloads/session3/New folder/ripple/Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity T_Flip_Flop [t_flip_flop_default]
Compiling architecture behavioral of entity Ripple_Counter_4_bit [ripple_counter_4_bit_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/Asus/Downloads/session3/New folder/ripple/Test_isim_beh.exe
Fuse Memory Usage: 29960 KB
Fuse CPU Usage: 468 ms
