AArch64 LB.RF+addr-rfi-ctrlisb+addr
"DpAddrdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfe"
Cycle=Rfi DpCtrlIsbdW Iffe DpAddrdW Rfe DpAddrdW
Relax=Iffe
Safe=Rfi Rfe DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=DpAddrdW Rfi DpCtrlIsbdW Iffe DpAddrdW Rfe
{
0:X1=x; 0:X3=0x1; 0:X4=y; 0:X6=0x14000001; 0:X7=P1:Lself07;
1:X2=0x1; 1:X3=x;
}
 P0                  | P1                  ;
 LDR W0,[X1]         | Lself07:            ;
 EOR W2,W0,W0        | B L01               ;
 STR W3,[X4,W2,SXTW] | MOV W0,#2           ;
 LDR W5,[X4]         | B L02               ;
 CBNZ W5,LC00        | L01:                ;
 LC00:               | MOV W0,#1           ;
 ISB                 | L02:                ;
 STR W6,[X7]         | EOR W1,W0,W0        ;
                     | STR W2,[X3,W1,SXTW] ;
exists
(0:X0=0x1 /\ 0:X5=0x1 /\ 1:X0=0x2)
