C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/sign_xtend_16.v {2 {vlog -work work -stats=none {C:\Users\Erbert\OneDrive\Documentos\GitHub\CPU_Grupo7\sign_xtend_16.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend_16
** Warning: C:\Users\Erbert\OneDrive\Documentos\GitHub\CPU_Grupo7\sign_xtend_16.v(17): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	sign_extend_16

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaB.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ulaB

Top level modules:
	mux_ulaB

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_writereg.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_writereg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_writereg

Top level modules:
	mux_writereg

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ctrl_unit.v {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/ctrl_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl_unit

Top level modules:
	ctrl_unit

} {} {}} C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaA.vhd {1 {vlog -work work -stats=none C:/Users/Erbert/OneDrive/Documentos/GitHub/CPU_Grupo7/mux_ulaA.vhd
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_ulaA

Top level modules:
	mux_ulaA

} {} {}}
