Classic Timing Analyzer report for PQP
Fri May 17 22:40:27 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.696 ns                        ; ControlUnit:ControlUnit|state.Bne          ; MuxMemToRegOut[0]                                  ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 44.11 MHz ( period = 22.672 ns ) ; ControlUnit:ControlUnit|nextstate.Srl_4272 ; ControlUnit:ControlUnit|state.Srl                  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp        ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4685 ; clock      ; clock    ; 651          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                            ;                                                    ;            ;          ; 651          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 44.11 MHz ( period = 22.672 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.694 ns                ;
; N/A                                     ; 44.12 MHz ( period = 22.666 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 44.52 MHz ( period = 22.462 ns )                    ; ControlUnit:ControlUnit|nextstate.Store_3261          ; ControlUnit:ControlUnit|state.Store                   ; clock      ; clock    ; None                        ; None                      ; 0.832 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.376 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A                                     ; 44.94 MHz ( period = 22.252 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_4083          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A                                     ; 44.94 MHz ( period = 22.250 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.740 ns                ;
; N/A                                     ; 44.95 MHz ( period = 22.246 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_3972            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.216 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; ControlUnit:ControlUnit|state.Lw                      ; clock      ; clock    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_4917            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 45.06 MHz ( period = 22.192 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 45.07 MHz ( period = 22.186 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_4878          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 45.13 MHz ( period = 22.160 ns )                    ; ControlUnit:ControlUnit|nextstate.And_4956            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.728 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.146 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_5180            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 45.23 MHz ( period = 22.108 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; ControlUnit:ControlUnit|state.Lui                     ; clock      ; clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A                                     ; 46.09 MHz ( period = 21.696 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_4763             ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.09 MHz ( period = 21.696 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; ControlUnit:ControlUnit|state.Jal                     ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A                                     ; 47.11 MHz ( period = 21.226 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; ControlUnit:ControlUnit|state.StoreSaveb              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.12 MHz ( period = 21.224 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; ControlUnit:ControlUnit|state.StoreSaveh              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.13 MHz ( period = 21.220 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; ControlUnit:ControlUnit|state.StoreSave               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_3898            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.15 MHz ( period = 21.210 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_4046            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.21 MHz ( period = 21.182 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.21 MHz ( period = 21.180 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.26 MHz ( period = 21.160 ns )                    ; ControlUnit:ControlUnit|nextstate.Slti_2996           ; ControlUnit:ControlUnit|state.Slti                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData2_3033     ; ControlUnit:ControlUnit|state.StoreData2              ; clock      ; clock    ; None                        ; None                      ; 0.822 ns                ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_4802            ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 48.93 MHz ( period = 20.436 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_3300           ; ControlUnit:ControlUnit|state.Mult                    ; clock      ; clock    ; None                        ; None                      ; 0.912 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.350 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_4533          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.348 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4496    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.348 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4685    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_4233          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_4196    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_3337          ; ControlUnit:ControlUnit|state.LGet3                   ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.344 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_4422          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.182 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_5291          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 49.97 MHz ( period = 20.012 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_3485           ; ControlUnit:ControlUnit|state.Jump                    ; clock      ; clock    ; None                        ; None                      ; 0.840 ns                ;
; N/A                                     ; 50.19 MHz ( period = 19.924 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_5217         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.717 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.758 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_3411       ; ControlUnit:ControlUnit|state.WriteJal                ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 51.02 MHz ( period = 19.600 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.06 MHz ( period = 19.586 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.426 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4309   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.13 MHz ( period = 19.182 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData_3187      ; ControlUnit:ControlUnit|state.StoreData               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreGet_3224       ; ControlUnit:ControlUnit|state.StoreGet                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.15 MHz ( period = 19.176 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4993   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.15 MHz ( period = 19.176 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_3713           ; ControlUnit:ControlUnit|state.LGet                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.17 MHz ( period = 19.168 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_3935     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.17 MHz ( period = 19.168 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_3374          ; ControlUnit:ControlUnit|state.LGet2                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.18 MHz ( period = 19.166 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_4009     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.18 MHz ( period = 19.164 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_3787     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.162 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_3861     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.20 MHz ( period = 19.158 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_5254    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_4459         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.150 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4609   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.24 MHz ( period = 19.142 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_3522           ; ControlUnit:ControlUnit|state.Lui2                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.25 MHz ( period = 19.140 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_4346         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.136 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_5141     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.33 MHz ( period = 19.108 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_5104           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.35 MHz ( period = 19.102 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_4839      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 53.19 MHz ( period = 18.800 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_3598         ; ControlUnit:ControlUnit|state.LSaveb                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; ControlUnit:ControlUnit|state.LSave                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_3637         ; ControlUnit:ControlUnit|state.LSaveh                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 62.82 MHz ( period = 15.918 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.671 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.848 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.648 ns               ;
; N/A                                     ; 64.00 MHz ( period = 15.624 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.520 ns               ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.509 ns               ;
; N/A                                     ; 64.14 MHz ( period = 15.592 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.493 ns               ;
; N/A                                     ; 64.24 MHz ( period = 15.566 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 64.29 MHz ( period = 15.554 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 64.42 MHz ( period = 15.524 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.486 ns               ;
; N/A                                     ; 64.42 MHz ( period = 15.522 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.485 ns               ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.500 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.470 ns               ;
; N/A                                     ; 64.53 MHz ( period = 15.496 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.468 ns               ;
; N/A                                     ; 64.60 MHz ( period = 15.480 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.448 ns               ;
; N/A                                     ; 64.79 MHz ( period = 15.434 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.437 ns               ;
; N/A                                     ; 64.89 MHz ( period = 15.410 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.425 ns               ;
; N/A                                     ; 65.37 MHz ( period = 15.297 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 15.046 ns               ;
; N/A                                     ; 65.49 MHz ( period = 15.270 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.347 ns               ;
; N/A                                     ; 65.63 MHz ( period = 15.238 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 65.64 MHz ( period = 15.234 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 65.76 MHz ( period = 15.206 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.315 ns               ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 65.80 MHz ( period = 15.197 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.958 ns               ;
; N/A                                     ; 65.93 MHz ( period = 15.168 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 65.95 MHz ( period = 15.164 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.306 ns               ;
; N/A                                     ; 66.01 MHz ( period = 15.150 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.895 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.135 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.884 ns               ;
; N/A                                     ; 66.08 MHz ( period = 15.134 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.883 ns               ;
; N/A                                     ; 66.12 MHz ( period = 15.123 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.868 ns               ;
; N/A                                     ; 66.13 MHz ( period = 15.121 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.866 ns               ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.266 ns               ;
; N/A                                     ; 66.27 MHz ( period = 15.090 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.835 ns               ;
; N/A                                     ; 66.28 MHz ( period = 15.087 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.843 ns               ;
; N/A                                     ; 66.32 MHz ( period = 15.078 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.823 ns               ;
; N/A                                     ; 66.45 MHz ( period = 15.050 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.807 ns               ;
; N/A                                     ; 66.50 MHz ( period = 15.038 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 66.51 MHz ( period = 15.035 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.796 ns               ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.795 ns               ;
; N/A                                     ; 66.56 MHz ( period = 15.023 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.780 ns               ;
; N/A                                     ; 66.57 MHz ( period = 15.021 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.778 ns               ;
; N/A                                     ; 66.71 MHz ( period = 14.990 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.747 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.979 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.736 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.979 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.736 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.979 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.736 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.979 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.736 ns               ;
; N/A                                     ; 66.76 MHz ( period = 14.978 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.735 ns               ;
; N/A                                     ; 66.79 MHz ( period = 14.973 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.722 ns               ;
; N/A                                     ; 66.86 MHz ( period = 14.957 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.702 ns               ;
; N/A                                     ; 66.87 MHz ( period = 14.955 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.704 ns               ;
; N/A                                     ; 66.89 MHz ( period = 14.951 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.670 ns               ;
; N/A                                     ; 66.93 MHz ( period = 14.941 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.690 ns               ;
; N/A                                     ; 66.93 MHz ( period = 14.940 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.692 ns               ;
; N/A                                     ; 67.00 MHz ( period = 14.925 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.681 ns               ;
; N/A                                     ; 67.01 MHz ( period = 14.924 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.680 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.171 ns               ;
; N/A                                     ; 67.06 MHz ( period = 14.913 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.665 ns               ;
; N/A                                     ; 67.06 MHz ( period = 14.911 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.663 ns               ;
; N/A                                     ; 67.08 MHz ( period = 14.908 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 67.15 MHz ( period = 14.892 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.641 ns               ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.632 ns               ;
; N/A                                     ; 67.21 MHz ( period = 14.878 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.149 ns               ;
; N/A                                     ; 67.23 MHz ( period = 14.875 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.632 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.873 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.634 ns               ;
; N/A                                     ; 67.26 MHz ( period = 14.868 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.620 ns               ;
; N/A                                     ; 67.31 MHz ( period = 14.857 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.614 ns               ;
; N/A                                     ; 67.32 MHz ( period = 14.855 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.616 ns               ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 14.611 ns               ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 14.611 ns               ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.148 ns               ;
; N/A                                     ; 67.38 MHz ( period = 14.841 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.602 ns               ;
; N/A                                     ; 67.39 MHz ( period = 14.840 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 67.39 MHz ( period = 14.838 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.143 ns               ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.585 ns               ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.585 ns               ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.585 ns               ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.585 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.817 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.817 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.817 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.817 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.573 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.573 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.573 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.573 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.808 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.126 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.558 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.558 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.558 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.805 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.558 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.519 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.803 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.803 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.803 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.55 MHz ( period = 14.803 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.58 MHz ( period = 14.797 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.546 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.541 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.553 ns               ;
; N/A                                     ; 67.62 MHz ( period = 14.789 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.508 ns               ;
; N/A                                     ; 67.62 MHz ( period = 14.788 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.507 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.777 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.524 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.777 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.492 ns               ;
; N/A                                     ; 67.68 MHz ( period = 14.775 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.490 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.772 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.525 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                        ; None                      ; 11.105 ns               ;
; N/A                                     ; 67.74 MHz ( period = 14.763 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.519 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 14.513 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[3]~DUPLICATE                     ; clock      ; clock    ; None                        ; None                      ; 14.513 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 14.513 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 14.513 ns               ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 14.503 ns               ;
; N/A                                     ; 67.81 MHz ( period = 14.747 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.499 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.745 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.501 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.744 ns )                    ; ControlUnit:ControlUnit|state.Slti                    ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.88 MHz ( period = 14.732 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 14.447 ns               ;
; N/A                                     ; 67.88 MHz ( period = 14.731 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.487 ns               ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.713 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.470 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.469 ns               ;
; N/A                                     ; 68.00 MHz ( period = 14.705 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 14.460 ns               ;
; N/A                                     ; 68.00 MHz ( period = 14.705 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 14.460 ns               ;
; N/A                                     ; 68.02 MHz ( period = 14.701 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.454 ns               ;
; N/A                                     ; 68.03 MHz ( period = 14.699 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 14.452 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.698 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 14.419 ns               ;
; N/A                                     ; 68.04 MHz ( period = 14.697 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.458 ns               ;
; N/A                                     ; 68.06 MHz ( period = 14.692 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 14.453 ns               ;
; N/A                                     ; 68.07 MHz ( period = 14.690 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 14.449 ns               ;
; N/A                                     ; 68.07 MHz ( period = 14.690 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 14.449 ns               ;
; N/A                                     ; 68.08 MHz ( period = 14.689 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 14.448 ns               ;
; N/A                                     ; 68.08 MHz ( period = 14.689 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 14.448 ns               ;
; N/A                                     ; 68.09 MHz ( period = 14.687 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 14.408 ns               ;
; N/A                                     ; 68.11 MHz ( period = 14.682 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 14.438 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.681 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 14.405 ns               ;
; N/A                                     ; 68.12 MHz ( period = 14.681 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 14.405 ns               ;
; N/A                                     ; 68.13 MHz ( period = 14.678 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 14.403 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4685    ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_5254    ; clock      ; clock    ; None                       ; None                       ; 0.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_4459         ; clock      ; clock    ; None                       ; None                       ; 0.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4309   ; clock      ; clock    ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4496    ; clock      ; clock    ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_3337          ; clock      ; clock    ; None                       ; None                       ; 0.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_4196    ; clock      ; clock    ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_4046            ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4993   ; clock      ; clock    ; None                       ; None                       ; 1.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4609   ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_3411       ; clock      ; clock    ; None                       ; None                       ; 0.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_3787     ; clock      ; clock    ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_3187      ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_3522           ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_4346         ; clock      ; clock    ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_3935     ; clock      ; clock    ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_3374          ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; clock      ; clock    ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_5217         ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; clock      ; clock    ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_4046            ; clock      ; clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3150      ; clock      ; clock    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_3224       ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_5291          ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; clock      ; clock    ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3033     ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 2.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_4233          ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; clock      ; clock    ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; clock      ; clock    ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; clock      ; clock    ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 2.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_4533          ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_4422          ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; clock      ; clock    ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_4763             ; clock      ; clock    ; None                       ; None                       ; 3.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_4802            ; clock      ; clock    ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_4046            ; clock      ; clock    ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 2.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; clock      ; clock    ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_3898            ; clock      ; clock    ; None                       ; None                       ; 2.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; clock      ; clock    ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_4763             ; clock      ; clock    ; None                       ; None                       ; 3.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; clock      ; clock    ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; clock      ; clock    ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_4272            ; clock      ; clock    ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3072     ; clock      ; clock    ; None                       ; None                       ; 2.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; clock      ; clock    ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_4763             ; clock      ; clock    ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 2.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_4083          ; clock      ; clock    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_3972            ; clock      ; clock    ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; clock      ; clock    ; None                       ; None                       ; 3.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; clock      ; clock    ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; clock      ; clock    ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; clock      ; clock    ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_4648           ; clock      ; clock    ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_4724            ; clock      ; clock    ; None                       ; None                       ; 3.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_3448            ; clock      ; clock    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; clock      ; clock    ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_3598         ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_3637         ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult_3300           ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_5291          ; clock      ; clock    ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Slti_2996           ; clock      ; clock    ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 3.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_3861     ; clock      ; clock    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_3485           ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_4956            ; clock      ; clock    ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_3972            ; clock      ; clock    ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_4083          ; clock      ; clock    ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4009     ; clock      ; clock    ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_4046            ; clock      ; clock    ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; clock      ; clock    ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_4839      ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_4083          ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; clock      ; clock    ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_4763             ; clock      ; clock    ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_3972            ; clock      ; clock    ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_5141     ; clock      ; clock    ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; clock      ; clock    ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_4572            ; clock      ; clock    ; None                       ; None                       ; 3.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Slti_2996           ; clock      ; clock    ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_5141     ; clock      ; clock    ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 2.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_3750             ; clock      ; clock    ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; clock      ; clock    ; None                       ; None                       ; 3.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_3898            ; clock      ; clock    ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_5180            ; clock      ; clock    ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_3485           ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 3.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_3713           ; clock      ; clock    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_3898            ; clock      ; clock    ; None                       ; None                       ; 3.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_4917            ; clock      ; clock    ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 3.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addiu_4083          ; clock      ; clock    ; None                       ; None                       ; 3.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_4917            ; clock      ; clock    ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_4802            ; clock      ; clock    ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; clock      ; clock    ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_4956            ; clock      ; clock    ; None                       ; None                       ; 3.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3637         ; clock      ; clock    ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_5180            ; clock      ; clock    ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; clock      ; clock    ; None                       ; None                       ; 3.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_4956            ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; clock      ; clock    ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Store_3261          ; clock      ; clock    ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_5180            ; clock      ; clock    ; None                       ; None                       ; 3.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; clock      ; clock    ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bgt_3898            ; clock      ; clock    ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; clock      ; clock    ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_3972            ; clock      ; clock    ; None                       ; None                       ; 3.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3111     ; clock      ; clock    ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3637         ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Slti_2996           ; clock      ; clock    ; None                       ; None                       ; 3.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_5104           ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_5104           ; clock      ; clock    ; None                       ; None                       ; 2.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Mult_3300           ; clock      ; clock    ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_3559            ; clock      ; clock    ; None                       ; None                       ; 3.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; clock      ; clock    ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 3.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_4385           ; clock      ; clock    ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; LoadBox:LoadBox|out[7]                                ; clock      ; clock    ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_5067           ; clock      ; clock    ; None                       ; None                       ; 3.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Rte_4802            ; clock      ; clock    ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3637         ; clock      ; clock    ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_3485           ; clock      ; clock    ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 3.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030 ; clock      ; clock    ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_4956            ; clock      ; clock    ; None                       ; None                       ; 3.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_5180            ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_5141     ; clock      ; clock    ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.And_4956            ; clock      ; clock    ; None                       ; None                       ; 3.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_4120    ; clock      ; clock    ; None                       ; None                       ; 3.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Ble_3824            ; clock      ; clock    ; None                       ; None                       ; 3.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_3676          ; clock      ; clock    ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Slt_4159            ; clock      ; clock    ; None                       ; None                       ; 3.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_5180            ; clock      ; clock    ; None                       ; None                       ; 3.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Break_4878          ; clock      ; clock    ; None                       ; None                       ; 3.915 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 20.696 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.549 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.534 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.533 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.522 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.520 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.489 ns  ; ControlUnit:ControlUnit|state.Slti          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.477 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.372 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.356 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.354 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.340 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.291 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.196 ns  ; ControlUnit:ControlUnit|state.Store         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.191 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.176 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.157 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.044 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 20.013 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.979 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.776 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.666 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.518 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.417 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.321 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.290 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.264 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.214 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.167 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.155 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.058 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 19.020 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.949 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.940 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.928 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.927 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.926 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.915 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.883 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.819 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.809 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.774 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.747 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.740 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.739 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.723 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.687 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.624 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.603 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.565 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.459 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.453 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.438 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.330 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 18.134 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.983 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.935 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.861 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.857 ns  ; LoadBox:LoadBox|out[5]                      ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 17.827 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.612 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.552 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.531 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.502 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.471 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.380 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.350 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.304 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.303 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.243 ns  ; LoadBox:LoadBox|out[1]                      ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 17.241 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.233 ns  ; LoadBox:LoadBox|out[27]                     ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 17.218 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.185 ns  ; LoadBox:LoadBox|out[3]                      ; MuxMemToRegOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 17.086 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.073 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.044 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 17.042 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.985 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.979 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.957 ns  ; LoadBox:LoadBox|out[19]                     ; MuxMemToRegOut[19]   ; clock      ;
; N/A                                     ; None                                                ; 16.955 ns  ; LoadBox:LoadBox|out[17]                     ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 16.953 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.941 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.939 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.909 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.863 ns  ; LoadBox:LoadBox|out[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.854 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.847 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.845 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.827 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.810 ns  ; LoadBox:LoadBox|out[25]                     ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 16.757 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.646 ns  ; LoadBox:LoadBox|out[9]                      ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 16.588 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.534 ns  ; Registrador:PC|Saida[20]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.479 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.462 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.448 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.416 ns  ; LoadBox:LoadBox|out[21]                     ; MuxMemToRegOut[21]   ; clock      ;
; N/A                                     ; None                                                ; 16.358 ns  ; LoadBox:LoadBox|out[8]                      ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 16.324 ns  ; LoadBox:LoadBox|out[12]                     ; MuxMemToRegOut[12]   ; clock      ;
; N/A                                     ; None                                                ; 16.285 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.251 ns  ; LoadBox:LoadBox|out[7]                      ; MuxMemToRegOut[7]    ; clock      ;
; N/A                                     ; None                                                ; 16.209 ns  ; Registrador:PC|Saida[18]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.196 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.141 ns  ; Registrador:B|Saida[25]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.129 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.112 ns  ; LoadBox:LoadBox|out[2]                      ; MuxMemToRegOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 16.099 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 16.097 ns  ; LoadBox:LoadBox|out[6]                      ; MuxMemToRegOut[6]    ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; LoadBox:LoadBox|out[16]                     ; MuxMemToRegOut[16]   ; clock      ;
; N/A                                     ; None                                                ; 16.033 ns  ; LoadBox:LoadBox|out[14]                     ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 16.025 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.992 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.978 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.976 ns  ; Registrador:B|Saida[24]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.974 ns  ; LoadBox:LoadBox|out[31]                     ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 15.956 ns  ; LoadBox:LoadBox|out[23]                     ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 15.937 ns  ; ControlUnit:ControlUnit|state.Slt           ; stateout[3]          ; clock      ;
; N/A                                     ; None                                                ; 15.924 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[9]        ; clock      ;
; N/A                                     ; None                                                ; 15.911 ns  ; LoadBox:LoadBox|out[18]                     ; MuxMemToRegOut[18]   ; clock      ;
; N/A                                     ; None                                                ; 15.852 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.828 ns  ; ControlUnit:ControlUnit|state.Slt           ; stateout[2]          ; clock      ;
; N/A                                     ; None                                                ; 15.827 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.814 ns  ; LoadBox:LoadBox|out[24]                     ; MuxMemToRegOut[24]   ; clock      ;
; N/A                                     ; None                                                ; 15.812 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.741 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.723 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[9]        ; clock      ;
; N/A                                     ; None                                                ; 15.718 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.707 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[9]        ; clock      ;
; N/A                                     ; None                                                ; 15.700 ns  ; LoadBox:LoadBox|out[11]                     ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 15.666 ns  ; LoadBox:LoadBox|out[30]                     ; MuxMemToRegOut[30]   ; clock      ;
; N/A                                     ; None                                                ; 15.622 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.619 ns  ; LoadBox:LoadBox|out[15]                     ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[3]        ; clock      ;
; N/A                                     ; None                                                ; 15.572 ns  ; Registrador:A|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.509 ns  ; LoadBox:LoadBox|out[10]                     ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 15.498 ns  ; LoadBox:LoadBox|out[13]                     ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 15.496 ns  ; LoadBox:LoadBox|out[29]                     ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 15.398 ns  ; Registrador:A|Saida[27]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.397 ns  ; Registrador:PC|Saida[22]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.393 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 15.371 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[3]        ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; LoadBox:LoadBox|out[20]                     ; MuxMemToRegOut[20]   ; clock      ;
; N/A                                     ; None                                                ; 15.355 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[3]        ; clock      ;
; N/A                                     ; None                                                ; 15.352 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[13]       ; clock      ;
; N/A                                     ; None                                                ; 15.339 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; LoadBox:LoadBox|out[4]                      ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 15.329 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.317 ns  ; LoadBox:LoadBox|out[22]                     ; MuxMemToRegOut[22]   ; clock      ;
; N/A                                     ; None                                                ; 15.306 ns  ; LoadBox:LoadBox|out[28]                     ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 15.241 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[12]       ; clock      ;
; N/A                                     ; None                                                ; 15.238 ns  ; Registrador:PC|Saida[25]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.202 ns  ; LoadBox:LoadBox|out[26]                     ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 15.186 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[2]        ; clock      ;
; N/A                                     ; None                                                ; 15.173 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.159 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[0]        ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; ControlUnit:ControlUnit|state.Store         ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.151 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[13]       ; clock      ;
; N/A                                     ; None                                                ; 15.135 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[13]       ; clock      ;
; N/A                                     ; None                                                ; 15.114 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 15.060 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[28]       ; clock      ;
; N/A                                     ; None                                                ; 15.053 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[25]       ; clock      ;
; N/A                                     ; None                                                ; 15.040 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[12]       ; clock      ;
; N/A                                     ; None                                                ; 15.038 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 15.033 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 15.029 ns  ; ControlUnit:ControlUnit|state.Slti          ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 15.024 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[12]       ; clock      ;
; N/A                                     ; None                                                ; 15.004 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.990 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[4]        ; clock      ;
; N/A                                     ; None                                                ; 14.989 ns  ; Registrador:A|Saida[25]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.987 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.985 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[2]        ; clock      ;
; N/A                                     ; None                                                ; 14.976 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[2]        ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 14.958 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[0]        ; clock      ;
; N/A                                     ; None                                                ; 14.942 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[0]        ; clock      ;
; N/A                                     ; None                                                ; 14.921 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[6]        ; clock      ;
; N/A                                     ; None                                                ; 14.881 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxALUSourceBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.875 ns  ; Registrador:B|Saida[27]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.871 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 14.865 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[18]   ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[28]       ; clock      ;
; N/A                                     ; None                                                ; 14.852 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[25]       ; clock      ;
; N/A                                     ; None                                                ; 14.843 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[28]       ; clock      ;
; N/A                                     ; None                                                ; 14.836 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[25]       ; clock      ;
; N/A                                     ; None                                                ; 14.831 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[23]       ; clock      ;
; N/A                                     ; None                                                ; 14.814 ns  ; Registrador:A|Saida[24]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.808 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 14.804 ns  ; ControlUnit:ControlUnit|state.Slti          ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 14.799 ns  ; ControlUnit:ControlUnit|state.Slti          ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 14.789 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[4]        ; clock      ;
; N/A                                     ; None                                                ; 14.788 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 14.776 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 14.773 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[4]        ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 22:40:26 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_4233" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_4385" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_4648" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_4533" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_4309" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_4346" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_4496" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_4459" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_4609" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_4272" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_4572" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_4724" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_4196" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_4685" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_4422" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_4993" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_4763" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_3750" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_5217" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_3261" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_3787" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_2996" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_3861" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4009" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_4159" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_3935" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_3111" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3072" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_3150" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_4120" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_5254" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_3224" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_3713" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_3337" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3033" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_3824" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_3898" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4046" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_3972" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_3448" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_4878" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_4802" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_5291" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_3485" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_3411" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_5067" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_4956" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_4917" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_3559" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_4083" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_5180" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_4839" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_3374" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_3187" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_3598" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_3676" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_3637" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_5141" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5030" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_3522" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_5104" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_3300" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector78~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal17~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr49" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr23~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector160~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector160~1" as buffer
Info: Clock "clock" has Internal fmax of 44.11 MHz between source register "ControlUnit:ControlUnit|nextstate.Srl_4272" and destination register "ControlUnit:ControlUnit|state.Srl" (period= 22.672 ns)
    Info: + Longest register to register delay is 0.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y9_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Srl_4272'
        Info: 2: + IC(0.280 ns) + CELL(0.414 ns) = 0.694 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.Srl'
        Info: Total cell delay = 0.414 ns ( 59.65 % )
        Info: Total interconnect delay = 0.280 ns ( 40.35 % )
    Info: - Smallest clock skew is -10.521 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.306 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1457; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.892 ns) + CELL(0.828 ns) = 3.306 ns; Loc. = LCFF_X6_Y9_N13; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.Srl'
            Info: Total cell delay = 1.955 ns ( 59.13 % )
            Info: Total interconnect delay = 1.351 ns ( 40.87 % )
        Info: - Longest clock path from clock "clock" to source register is 13.827 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.650 ns) + CELL(0.955 ns) = 3.732 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 20; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(1.153 ns) + CELL(0.306 ns) = 5.191 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.380 ns) + CELL(0.490 ns) = 6.061 ns; Loc. = LCCOMB_X2_Y14_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.158 ns) + CELL(0.364 ns) = 7.583 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~1'
            Info: 6: + IC(0.371 ns) + CELL(0.364 ns) = 8.318 ns; Loc. = LCCOMB_X6_Y11_N24; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector154~1'
            Info: 7: + IC(0.772 ns) + CELL(0.490 ns) = 9.580 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector154~3'
            Info: 8: + IC(2.680 ns) + CELL(0.000 ns) = 12.260 ns; Loc. = CLKCTRL_G6; Fanout = 23; COMB Node = 'ControlUnit:ControlUnit|Selector154~3clkctrl'
            Info: 9: + IC(1.265 ns) + CELL(0.302 ns) = 13.827 ns; Loc. = LCCOMB_X6_Y9_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Srl_4272'
            Info: Total cell delay = 4.398 ns ( 31.81 % )
            Info: Total interconnect delay = 9.429 ns ( 68.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_4685" for clock "clock" (Hold time is 8.546 ns)
    Info: + Largest clock skew is 9.371 ns
        Info: + Longest clock path from clock "clock" to destination register is 12.678 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.650 ns) + CELL(0.955 ns) = 3.732 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 20; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(1.153 ns) + CELL(0.306 ns) = 5.191 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.380 ns) + CELL(0.490 ns) = 6.061 ns; Loc. = LCCOMB_X2_Y14_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.158 ns) + CELL(0.364 ns) = 7.583 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~1'
            Info: 6: + IC(1.513 ns) + CELL(0.071 ns) = 9.167 ns; Loc. = LCCOMB_X6_Y11_N30; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector160~1'
            Info: 7: + IC(2.087 ns) + CELL(0.000 ns) = 11.254 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'ControlUnit:ControlUnit|Selector160~1clkctrl'
            Info: 8: + IC(1.218 ns) + CELL(0.206 ns) = 12.678 ns; Loc. = LCCOMB_X9_Y8_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_4685'
            Info: Total cell delay = 3.519 ns ( 27.76 % )
            Info: Total interconnect delay = 9.159 ns ( 72.24 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.307 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1457; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.893 ns) + CELL(0.828 ns) = 3.307 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.955 ns ( 59.12 % )
            Info: Total interconnect delay = 1.352 ns ( 40.88 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N23; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.334 ns) + CELL(0.364 ns) = 0.698 ns; Loc. = LCCOMB_X9_Y8_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_4685'
        Info: Total cell delay = 0.364 ns ( 52.15 % )
        Info: Total interconnect delay = 0.334 ns ( 47.85 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Bne" is 20.696 ns
    Info: + Longest clock path from clock "clock" to source register is 3.310 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1457; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.896 ns) + CELL(0.828 ns) = 3.310 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Bne'
        Info: Total cell delay = 1.955 ns ( 59.06 % )
        Info: Total interconnect delay = 1.355 ns ( 40.94 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 17.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N25; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Bne'
        Info: 2: + IC(0.734 ns) + CELL(0.306 ns) = 1.040 ns; Loc. = LCCOMB_X5_Y14_N18; Fanout = 10; COMB Node = 'ControlUnit:ControlUnit|WideOr1~1'
        Info: 3: + IC(0.507 ns) + CELL(0.490 ns) = 2.037 ns; Loc. = LCCOMB_X6_Y14_N18; Fanout = 53; COMB Node = 'Ula32:ULA|Mux34~0'
        Info: 4: + IC(0.745 ns) + CELL(0.071 ns) = 2.853 ns; Loc. = LCCOMB_X3_Y14_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Mux60~0'
        Info: 5: + IC(0.691 ns) + CELL(0.364 ns) = 3.908 ns; Loc. = LCCOMB_X6_Y14_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 6: + IC(0.304 ns) + CELL(0.071 ns) = 4.283 ns; Loc. = LCCOMB_X6_Y14_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 7: + IC(0.303 ns) + CELL(0.071 ns) = 4.657 ns; Loc. = LCCOMB_X6_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 8: + IC(0.315 ns) + CELL(0.071 ns) = 5.043 ns; Loc. = LCCOMB_X6_Y14_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~6DUPLICATE'
        Info: 9: + IC(0.726 ns) + CELL(0.071 ns) = 5.840 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 10: + IC(0.319 ns) + CELL(0.071 ns) = 6.230 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 11: + IC(0.315 ns) + CELL(0.071 ns) = 6.616 ns; Loc. = LCCOMB_X11_Y14_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~9DUPLICATE'
        Info: 12: + IC(0.276 ns) + CELL(0.071 ns) = 6.963 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 13: + IC(0.304 ns) + CELL(0.071 ns) = 7.338 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 14: + IC(0.313 ns) + CELL(0.071 ns) = 7.722 ns; Loc. = LCCOMB_X11_Y14_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 15: + IC(0.292 ns) + CELL(0.071 ns) = 8.085 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 16: + IC(0.306 ns) + CELL(0.071 ns) = 8.462 ns; Loc. = LCCOMB_X11_Y14_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 17: + IC(1.152 ns) + CELL(0.071 ns) = 9.685 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 18: + IC(0.508 ns) + CELL(0.071 ns) = 10.264 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[29]~16'
        Info: 19: + IC(0.338 ns) + CELL(0.071 ns) = 10.673 ns; Loc. = LCCOMB_X14_Y12_N18; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[31]~17'
        Info: 20: + IC(1.088 ns) + CELL(0.071 ns) = 11.832 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 21: + IC(3.014 ns) + CELL(2.413 ns) = 17.259 ns; Loc. = PIN_AC13; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.709 ns ( 27.28 % )
        Info: Total interconnect delay = 12.550 ns ( 72.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Fri May 17 22:40:27 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


