{"/blog/bits2bricks/fpga-uart-controller":{"t":"fpga-uart-controller","d":"verilog implementation of serial comms.","img":"https://images.unsplash.com/photo-1555664424-778a69631025?q=80&w=400&auto=format&fit=crop","cat":"bits2bricks"},"/blog/bits2bricks/3d-printed-robot-arm":{"t":"3d-printed-robot-arm","d":"inverse kinematics on an arduino.","img":"https://images.unsplash.com/photo-1581091226825-a6a2a5aee158?q=80&w=400&auto=format&fit=crop","cat":"bits2bricks"},"/blog/bits2bricks/custom-syntax-pcb":{"t":"custom-syntax-pcb","d":"bridging markup syntax and hardware notation.","img":"https://images.unsplash.com/photo-1518770660439-4636190af475?q=80&w=400&auto=format&fit=crop","cat":"bits2bricks"},"/blog/bits2bricks/TEST_BITS2BRICKS":{"t":"TEST_BITS2BRICKS","d":"a technical showcase of every markdown extension — text formatting, typed blockquotes, code blocks, tables, images, and links. the accent color here is blue.","img":"https://images.unsplash.com/photo-1620712943543-bcc4688e7485?q=80&w=400&auto=format&fit=crop","cat":"bits2bricks"},"/blog/bits2bricks/openclaw-containment-playbook":{"t":"openclaw-containment-playbook","d":"Step-by-step guide to running OpenClaw safely using containers, VMs, network segmentation, and cloud deployment. Every technique ranked by effort and protection.","img":"https://images.unsplash.com/photo-1558494949-ef010cbdcc31?q=80&w=1200&auto=format&fit=crop","cat":"bits2bricks"},"/lab/projects/my-project-slug-2":{"t":"my-project-slug-2","d":"Built a local auto-scaling load balancer that spins instances, health-checks, and routes traffic based on load — shipped in ~4 hours.","img":"https://images.unsplash.com/photo-1555949963-aa79dcee981c?q=80&w=400&auto=format&fit=crop","cat":"projects"},"/lab/projects/infraphysics-web-2":{"t":"infraphysics-web-2","d":"18 days, 132 commits, one systems engineer who doesn't know CSS, and the website that somehow came out of it.","img":"https://images.unsplash.com/photo-1555066931-4365d14bab8c?q=80&w=400&auto=format&fit=crop","cat":"projects"},"/lab/projects/infraphysics-web":{"t":"infraphysics-web","d":"How a systems engineer built a personal site with a custom markdown compiler, a second brain, and an AI development partner — and what went wrong along the way.","img":"https://images.unsplash.com/photo-1555066931-4365d14bab8c?q=80&w=400&auto=format&fit=crop","cat":"projects"},"/lab/projects/finboard":{"t":"finboard","d":"A vanilla JS investment dashboard built in one session with Claude 4.6. No framework, no build step, no npm install. Just a folder you double-click.","img":"https://cdn.infraphysics.net/f7a2-k9d1-m3b8.png","cat":"projects"},"/blog/threads/anatomy-of-a-markdown-compiler":{"t":"anatomy-of-a-markdown-compiler","d":"how custom syntax coexists with standard markdown.","img":"https://images.unsplash.com/photo-1516116216517-838c2b4c4e8e?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/TEST_THREAD":{"t":"TEST_THREAD","d":"a complete showcase of every markdown extension available in this system — text formatting, blockquotes, code blocks, images, links, and more.","img":"https://images.unsplash.com/photo-1576091160550-2173dba999ef?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/transformers-and-the-data-wall":{"t":"transformers-and-the-data-wall","d":"Why the transformer architecture refuses to stop getting smarter — and what stands in its way.","img":"https://images.unsplash.com/photo-1620712943543-bcc4688e7485?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/everything-is-a-pipe":{"t":"everything-is-a-pipe","d":"roman aqueducts, your bloodstream, and TCP/IP all solved the same problem. none of them knew about the others.","img":"https://images.unsplash.com/photo-1451187580459-43490279c0fa?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/why-rust-exists":{"t":"why-rust-exists","d":"ownership, borrowing, and the compiler that won't let you hurt yourself.","img":"https://images.unsplash.com/photo-1504639725590-34d0984388bd?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/alignment-is-not-a-vibe-check":{"t":"alignment-is-not-a-vibe-check","d":"Billions of dollars, thousands of researchers, and one very uncomfortable discovery about what happens when you teach a model to pretend.","img":"https://cdn.infraphysics.net/fkk8-sj88-8888.png","cat":"threads"},"/blog/threads/autopsia-infraphysics-web":{"t":"autopsia-infraphysics-web","d":"un análisis brutal del artículo del proyecto infraphysics-web: qué suena a IA, qué aburre, qué está desequilibrado, y cómo volverlo humano.","img":"https://images.unsplash.com/photo-1504639725590-34d0984388bd?q=80&w=400&auto=format&fit=crop","cat":"threads"},"/blog/threads/openclaw-and-the-keys-to-your-kingdom":{"t":"openclaw-and-the-keys-to-your-kingdom","d":"An AI agent with full access to your computer sounds amazing until you think about it for five minutes. This is about what that phrase actually means.","img":"https://images.unsplash.com/photo-1510511459019-5dda7724fd87?q=80&w=1200&auto=format&fit=crop","cat":"threads"},"/blog/threads/everybody-has-an-opinion-on-ai":{"t":"everybody-has-an-opinion-on-ai","d":"The real AI bubble isn't in the stocks. It's in the takes.","img":"https://images.unsplash.com/photo-1507608616759-54f48f0af0ee?q=80&w=800&auto=format&fit=crop","cat":"threads"},"/lab/second-brain/0C6FXSnp":{"t":"Claude Code//dot-claude//hooks","d":"- Event-driven scripts that Claude Code runs automatically at lifecycle points — written in JavaScript (or shell), live in `.claude/hooks/`","img":null,"cat":"fieldnotes"},"/lab/second-brain/0f5GJDwc":{"t":"ML//Training//RLHF","d":"- Humans choosing between Bx and By — generated using different temperatures or strategies","img":null,"cat":"fieldnotes"},"/lab/second-brain/1yDGHLLU":{"t":"ML//NPU","d":"- Dedicated accelerator for ML inference workloads — optimized for matrix multiply-accumulate at low precision (INT8, FP16)","img":null,"cat":"fieldnotes"},"/lab/second-brain/26t2rDup":{"t":"manufacturing//PCB","d":"- Printed circuit board — fiberglass-and-copper substrate that mechanically supports and electrically connects chip components via etched traces","img":null,"cat":"fieldnotes"},"/lab/second-brain/2GCBLdlB":{"t":"ML//Transformer//LM head","d":"- Output layer — an n_tokens×D matrix where each row competes to have the highest logit","img":null,"cat":"fieldnotes"},"/lab/second-brain/2mR18V1b":{"t":"ML//TinyML","d":"- ML inference on microcontrollers (MCU) and ultra-low-power devices","img":null,"cat":"fieldnotes"},"/lab/second-brain/2oNdlB5L":{"t":"ML//Training//Pre-training","d":"- Imagine a baby alien staring at the static of the universe — it stares at billions of sentences until it realizes \"the pilot has turned on the...\" is followed by \"seatbelt sign\" and not \"karaoke machine\"","img":null,"cat":"fieldnotes"},"/lab/second-brain/2p1K1HEC":{"t":"I/O//DMA","d":"- Direct memory access — a hardware engine that copies data between RAM and peripherals without CPU intervention","img":null,"cat":"fieldnotes"},"/lab/second-brain/2S1PZjWY":{"t":"CPU//register","d":"- A small, ultra-fast storage cell inside the core — typically 32 or 64 bits wide","img":null,"cat":"fieldnotes"},"/lab/second-brain/2TNcXgxM":{"t":"electronics//actuator","d":"This neuron hasn't fired yet.","img":null,"cat":"fieldnotes"},"/lab/second-brain/3EKErev3":{"t":"ML//Alignment","d":"- The scalable oversight problem: we can't supervise what we can't understand","img":null,"cat":"fieldnotes"},"/lab/second-brain/578K1Mhu":{"t":"ML//Multimodal","d":"- Diffusion models (Stable Diffusion, DALL-E 3, Midjourney): generate images but are separate architectures from the LLM — they don't \"think\" with images, they produce them as output","img":null,"cat":"fieldnotes"},"/lab/second-brain/58TuBQEb":{"t":"NVIDIA//Orin","d":"- NVIDIA's edge SoC: 12 Cortex-A CPUs + 1 GPU (1000 CUDA cores) + accelerator ASICs","img":null,"cat":"fieldnotes"},"/lab/second-brain/5hSqc1Yd":{"t":"sensor//camera","d":"- chip with a resin window over an array of photo-diodes","img":null,"cat":"fieldnotes"},"/lab/second-brain/5qpyTXdv":{"t":"ML//Inference//Sampling","d":"- Choosing the next token from the probability distribution over the vocabulary","img":null,"cat":"fieldnotes"},"/lab/second-brain/6YzJQiig":{"t":"ASIC","d":"- Application-specific integrated circuit — a chip designed for exactly one task","img":null,"cat":"fieldnotes"},"/lab/second-brain/712DHISk":{"t":"test//chip","d":"- Verification of a chip after fabrication","img":null,"cat":"fieldnotes"},"/lab/second-brain/7aLJOACt":{"t":"ML","d":"- Algorithms that improve through data rather than explicit programming","img":null,"cat":"fieldnotes"},"/lab/second-brain/7wngT1lE":{"t":"ARM//Cortex-A","d":"- ARM's application-profile core family — designed for high-performance workloads running full operating systems (Linux, Android, iOS)","img":null,"cat":"fieldnotes"},"/lab/second-brain/83orykQl":{"t":"ML//Training//reward model","d":"- A neural network trained to score AI outputs on a scalar — \"how good is this response?\"","img":null,"cat":"fieldnotes"},"/lab/second-brain/8dk62Xwk":{"t":"electronics//robot","d":"- Collections of sensors, actuators, and chips distributed across multiple PCBs","img":null,"cat":"fieldnotes"},"/lab/second-brain/9SciTeo3":{"t":"ARM//Cortex-R","d":"- ARM's real-time profile core family — deterministic, low-latency execution for safety-critical systems","img":null,"cat":"fieldnotes"},"/lab/second-brain/a0AXrxFY":{"t":"ML//Red teaming","d":"- Stress tests on LLM behavior — hire people (or AIs) to break your model on purpose","img":null,"cat":"fieldnotes"},"/lab/second-brain/a2FkPabO":{"t":"GPU//integrated","d":"- A GPU core embedded on the same die (or package) as the CPU, sharing system RAM instead of dedicated VRAM","img":null,"cat":"fieldnotes"},"/lab/second-brain/azuwblly":{"t":"CPU//mutex//GIL","d":"- The Global Interpreter Lock — Python's mutex ensuring only one thread executes bytecode at a time","img":null,"cat":"fieldnotes"},"/lab/second-brain/Bk7UXmQT":{"t":"ML//Alignment//Goodhart's curse","d":"- When a measure becomes a target, it ceases to be a good measure","img":null,"cat":"fieldnotes"},"/lab/second-brain/bnEfAyOH":{"t":"Claude Code//dot-claude//settings","d":"- JSON files that control what Claude Code is allowed to do and what automations run","img":null,"cat":"fieldnotes"},"/lab/second-brain/bNGmRCsR":{"t":"ML//Training","d":"- The pipeline that takes a raw model from \"predicts text\" to \"follows instructions\" to \"aligns with human values\"","img":null,"cat":"fieldnotes"},"/lab/second-brain/cgxZ1IJb":{"t":"CPU//mutex//event loop","d":"- A single-threaded concurrency model — one core runs a loop that dispatches callbacks when I/O operations complete","img":null,"cat":"fieldnotes"},"/lab/second-brain/D6odd7u8":{"t":"LAPTOP","d":"This neuron hasn't fired yet.","img":null,"cat":"fieldnotes"},"/lab/second-brain/dlBw5GXu":{"t":"compiler//pipeline","d":"- Ordered sequence of transformations applied to each markdown file","img":null,"cat":"fieldnotes"},"/lab/second-brain/E2EIKhES":{"t":"cybersecurity","d":"- This note contains exactly what the Board has deemed necessary at this time.","img":null,"cat":"fieldnotes"},"/lab/second-brain/E9olQ6Ox":{"t":"compiler","d":"- Build-time system that transforms raw markdown into rendered HTML","img":null,"cat":"fieldnotes"},"/lab/second-brain/edK1Fj7n":{"t":"cybersecurity//steganography","d":"- Hiding data inside innocent-looking media by manipulating bits the human eye can't distinguish","img":null,"cat":"fieldnotes"},"/lab/second-brain/egoxqpmC":{"t":"CPU//ALU","d":"- The arithmetic logic unit — a combinational circuit inside a core","img":null,"cat":"fieldnotes"},"/lab/second-brain/funjp65c":{"t":"component","d":"- A discrete functional unit — physical or logical — that can be identified, characterized, and composed with others to form a system","img":null,"cat":"fieldnotes"},"/lab/second-brain/gk4wYqzk":{"t":"Claude Code","d":"- AI coding assistant CLI by Anthropic","img":null,"cat":"fieldnotes"},"/lab/second-brain/gKR2I1Nu":{"t":"electronics//chip//MCU","d":"- Microcontroller unit — a self-contained chip integrating core (often ARM Cortex-M), flash memory, RAM, and peripheral blocks on a single die","img":null,"cat":"fieldnotes"},"/lab/second-brain/HaT1Oozw":{"t":"ARM","d":"- Reduced instruction set computing (RISC) architecture licensed by Arm Holdings","img":null,"cat":"fieldnotes"},"/lab/second-brain/hjMUh5ut":{"t":"semiconductor","d":"- Material whose electrical conductivity falls between a conductor and an insulator — most commonly silicon","img":null,"cat":"fieldnotes"},"/lab/second-brain/HjOAbpcL":{"t":"NVIDIA//Jetson","d":"- NVIDIA's microcomputer platform built around the Orin SoC (Cortex-A cores + hardwired Ampere GPU)","img":null,"cat":"fieldnotes"},"/lab/second-brain/IcUoe3YA":{"t":"component//clock","d":"- Piezoelectric effect: applying voltage to quartz crystal makes it vibrate at exactly 32,768 Hz","img":null,"cat":"fieldnotes"},"/lab/second-brain/IrqO45BY":{"t":"Claude Code//dot-claude//skills","d":"- Reusable instruction packages invoked with `/name` in a session — each skill is a directory inside `.claude/skills/` containing a `SKILL.md` file","img":null,"cat":"fieldnotes"},"/lab/second-brain/jBm8Zuu2":{"t":"RAM","d":"- Volatile storage providing nanosecond-latency read/write for running programs","img":null,"cat":"fieldnotes"},"/lab/second-brain/Jkr1CFGJ":{"t":"electronics//chip//MPU","d":"- Microprocessor unit — a chip containing only the core (and caches)","img":null,"cat":"fieldnotes"},"/lab/second-brain/JkzQf7qt":{"t":"compiler//custom syntax","d":"- Inline formatting extensions beyond standard markdown","img":null,"cat":"fieldnotes"},"/lab/second-brain/JliBK9tM":{"t":"compiler//post-processor","d":"- Transformation rule applied to HTML {_:after} marked.parse","img":null,"cat":"fieldnotes"},"/lab/second-brain/kL0ltKMQ":{"t":"electronics","d":"This neuron hasn't fired yet.","img":null,"cat":"fieldnotes"},"/lab/second-brain/kQheVgur":{"t":"electronics","d":"Don't panic. It's just an empty note.","img":null,"cat":"fieldnotes"},"/lab/second-brain/LR9wgzYo":{"t":"peripheral//STM32","d":"- STMicroelectronics' family of Cortex-M (and Cortex-A) based MCU and MPU devices","img":null,"cat":"fieldnotes"},"/lab/second-brain/LxUj37D3":{"t":"GPU//discrete","d":"- A standalone GPU on its own PCB with dedicated GDDR/HBM memory","img":null,"cat":"fieldnotes"},"/lab/second-brain/mCK28lZ6":{"t":"ML//Training//constitutional AI","d":"- Expert writes a constitution (rules) — the AI self-improves against it","img":null,"cat":"fieldnotes"},"/lab/second-brain/MJj4QZ6J":{"t":"LAPTOP//UI","d":"- Interface channel linking human intent to machine response","img":null,"cat":"fieldnotes"},"/lab/second-brain/MTfcKkH5":{"t":"electronics//chip","d":"- Monolithic piece of silicon carrying integrated circuits","img":null,"cat":"fieldnotes"},"/lab/second-brain/nlro5GOJ":{"t":"component//capacitor","d":"- Condensador; stores and releases electrical charge to keep voltage smooth","img":null,"cat":"fieldnotes"},"/lab/second-brain/oCOADRq6":{"t":"RAM//user space","d":"- Unprivileged region of RAM where application processes live","img":null,"cat":"fieldnotes"},"/lab/second-brain/oInUhOGM":{"t":"GPU//architecture","d":"- The internal design of a GPU — streaming multiprocessors (NVIDIA) or compute units (AMD) grouped into warps/wavefronts executing in lockstep","img":null,"cat":"fieldnotes"},"/lab/second-brain/OkJJJyxX":{"t":"CPU","d":"- The central processing unit — the sequential instruction executor at the heart of every programmable system","img":null,"cat":"fieldnotes"},"/lab/second-brain/OQmzx1Vg":{"t":"ARM//Cortex-M","d":"- ARM's microcontroller profile core family — optimized for low power, low cost, and deterministic real-time behavior","img":null,"cat":"fieldnotes"},"/lab/second-brain/ORK3Ok1m":{"t":"hardware","d":"- The physical layer of computing — circuits, boards, and systems that execute software","img":null,"cat":"fieldnotes"},"/lab/second-brain/POtLjQb3":{"t":"electronics//latch-up","d":"- Parasitic state in a chip that doesn't reach full short-circuit but draws infinite current ⟶ drains the battery","img":null,"cat":"fieldnotes"},"/lab/second-brain/PrATEjcr":{"t":"peripheral","d":"- External or on-chip hardware block that extends a processor's capabilities — timers, UARTs, SPI, I2C, ADC, DAC, PWM controllers","img":null,"cat":"fieldnotes"},"/lab/second-brain/PRWiYzcG":{"t":"UI//GUI","d":"- UI subtype","img":null,"cat":"fieldnotes"},"/lab/second-brain/pXlIvKsv":{"t":"LAPTOP","d":"fix: added note (empty) (will fill later) (I promise)","img":null,"cat":"fieldnotes"},"/lab/second-brain/Q1kGheNp":{"t":"networking//cache","d":"- A store that holds copies of frequently requested content closer to the consumer","img":null,"cat":"fieldnotes"},"/lab/second-brain/q3TzzAYI":{"t":"NVIDIA","d":"- Designs chip blueprints (GPU, SoC, accelerators); fabbed by TSMC ⟶ tiny black squares","img":null,"cat":"fieldnotes"},"/lab/second-brain/QB8hS8Ts":{"t":"storage","d":"- Persistent retention of data beyond power cycles","img":null,"cat":"fieldnotes"},"/lab/second-brain/qcqxPFA0":{"t":"ML//Training//SFT","d":"- You give the AI a script: input X → output A — we call that an instruction tuning dataset","img":null,"cat":"fieldnotes"},"/lab/second-brain/QSPGKDnh":{"t":"sensor","d":"- Converts a physical quantity (temperature, acceleration, light, pressure) into an electrical signal","img":null,"cat":"fieldnotes"},"/lab/second-brain/QtZjVPKo":{"t":"ML//Transformer","d":"- The architecture behind GPT, BERT, and every modern LLM","img":null,"cat":"fieldnotes"},"/lab/second-brain/rItXgdUN":{"t":"CPU//cache","d":"- Small, fast SRAM sitting between the core and main RAM","img":null,"cat":"fieldnotes"},"/lab/second-brain/Rk1s9uJq":{"t":"manufacturing","d":"- The physical processes that turn a chip design into a packaged, testable product","img":null,"cat":"fieldnotes"},"/lab/second-brain/RnKMoC3a":{"t":"ML//Transformer//latent space","d":"- High-dimensional activation paths where matrix multiplications route inputs into specific semantic clusters","img":null,"cat":"fieldnotes"},"/lab/second-brain/Rx5QMqad":{"t":"ML//Inference","d":"- At inference time, only the last token's hidden state matters — attention has encoded all previous context into a single 1×D vector","img":null,"cat":"fieldnotes"},"/lab/second-brain/rxVjxTLA":{"t":"ML//Training//PPO","d":"- Requires a single output to score via a reward model — no contrastive pairs needed upfront","img":null,"cat":"fieldnotes"},"/lab/second-brain/S4Lv70Vk":{"t":"electronics//chip//desktop CPU","d":"- A standalone processor (MPU) with external RAM and discrete ASIC helpers on the PCB","img":null,"cat":"fieldnotes"},"/lab/second-brain/sda8Dgkj":{"t":"UI","d":"","img":null,"cat":"fieldnotes"},"/lab/second-brain/sNxMwfUX":{"t":"manufacturing//firmware","d":"- Software permanently stored in a device's non-volatile memory (flash, EEPROM) — the first code that runs at power-on","img":null,"cat":"fieldnotes"},"/lab/second-brain/t8sPNl54":{"t":"ML//TPU","d":"- Google's custom ASIC designed for ML training and inference at datacenter scale","img":null,"cat":"fieldnotes"},"/lab/second-brain/TIQNpwbS":{"t":"ML//RAG//vector database","d":"- Stores vectors paired with resources (chunked to ~500 token paragraphs)","img":null,"cat":"fieldnotes"},"/lab/second-brain/TklVb4w3":{"t":"networking","d":"- The practice and infrastructure of connecting computing devices so they can exchange data","img":null,"cat":"fieldnotes"},"/lab/second-brain/trkh9gwv":{"t":"electronics//chip//SoC","d":"- System-on-chip — a chip integrating core clusters, GPU, NPU, memory controller, modem, and peripheral blocks onto a single die or package","img":null,"cat":"fieldnotes"},"/lab/second-brain/U7ljk7Wf":{"t":"ML//GPT","d":"- GPT-1 (2018): pre-training + SFT — but SFT for specific tasks like classification, not for chatting","img":null,"cat":"fieldnotes"},"/lab/second-brain/uuLCFmtk":{"t":"sensor//smart sensor","d":"- A sensor with on-board signal conditioning, ADC, and a small processor (often Cortex-M) on the same die or package","img":null,"cat":"fieldnotes"},"/lab/second-brain/vI91g9Ou":{"t":"test","d":"- The process of verifying that a system, component, or design meets its specification","img":null,"cat":"fieldnotes"},"/lab/second-brain/vJBANeek":{"t":"Claude Code//dot-claude","d":"- The `.claude/` directory at the project root — houses all Claude Code configuration that isn't pure instructions","img":null,"cat":"fieldnotes"},"/lab/second-brain/W16WJgHC":{"t":"compiler//pre-processor","d":"- Transformation rule applied to raw markdown {_:before} marked.parse","img":null,"cat":"fieldnotes"},"/lab/second-brain/WEUTQwqv":{"t":"GPU","d":"- A massively parallel processor — optimized for throughput over latency","img":null,"cat":"fieldnotes"},"/lab/second-brain/X0GHHYNe":{"t":"electronics//chip//microcomputer","d":"- Small single-board computer that runs a full OS (Linux); educational and prototyping platform","img":null,"cat":"fieldnotes"},"/lab/second-brain/x6yC1n1U":{"t":"I/O//syscall","d":"- A system call — the controlled gate between user space and kernel space","img":null,"cat":"fieldnotes"},"/lab/second-brain/xESuHo5A":{"t":"CPU//mutex","d":"- A mutual exclusion primitive — a lock that serializes access to shared RAM regions across core boundaries","img":null,"cat":"fieldnotes"},"/lab/second-brain/Xgibd7Nl":{"t":"storage//cache","d":"- Fast buffer (usually DRAM or SLC flash) between the host and the storage medium","img":null,"cat":"fieldnotes"},"/lab/second-brain/xVyHlNQa":{"t":"peripheral//ESP32","d":"- Espressif's Wi-Fi + Bluetooth SoC family targeting IoT","img":null,"cat":"fieldnotes"},"/lab/second-brain/xYh5GUtH":{"t":"RAM//kernel space","d":"- Protected region of RAM reserved for the OS kernel, device drivers, and interrupt handlers","img":null,"cat":"fieldnotes"},"/lab/second-brain/yK3RLt0K":{"t":"ML//RAG","d":"- Retrieval-augmented generation — before answering, the model retrieves relevant documents and stuffs them into the context window alongside the question","img":null,"cat":"fieldnotes"},"/lab/second-brain/Yu2rpig0":{"t":"I/O//MMIO","d":"- Memory-mapped I/O — hardware registers mapped into the CPU's address space so they look like ordinary RAM locations","img":null,"cat":"fieldnotes"},"/lab/second-brain/YwfNaR4R":{"t":"ML//Training//DPO","d":"- Like SFT but with two options — maps \"this is better than\" (By > Bx contrastive pairs) directly back to individual token derivatives, widening the logit gap between tokens that led to the better path","img":null,"cat":"fieldnotes"},"/lab/second-brain/Z9W6rweD":{"t":"CPU//core","d":"- A single, independent instruction execution pipeline within a CPU","img":null,"cat":"fieldnotes"},"/lab/second-brain/zS3Nqz7G":{"t":"I/O","d":"- Input/output — the mechanisms through which a CPU communicates with the external world","img":null,"cat":"fieldnotes"},"/lab/second-brain/ZzRsypXy":{"t":"manufacturing//fab","d":"- Semiconductor fabrication facility (foundry) that manufactures chip dies from silicon wafers","img":null,"cat":"fieldnotes"}}