
*** Running vivado
    with args -log acc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source acc_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source acc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project/ms.cnnaccfpga/ip_repo/myaccelerator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bsorr/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top acc_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16544
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'acc_wrapper' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:87]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 512 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter rowcol_width bound to: 16 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MyAccelerator_v2_0_S00_AXI' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_S00_AXI.vhd:5' bound to instance 'MyAccelerator_v2_0_S00_AXI_inst' of component 'MyAccelerator_v2_0_S00_AXI' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:385]
INFO: [Synth 8-638] synthesizing module 'MyAccelerator_v2_0_S00_AXI' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_S00_AXI.vhd:105]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MyAccelerator_v2_0_S00_AXI' (1#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_S00_AXI.vhd:105]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'MyAccelerator_v2_0_M01_AXIS' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_M01_AXIS.vhd:5' bound to instance 'MyAccelerator_v2_0_M01_AXIS_inst' of component 'MyAccelerator_v2_0_M01_AXIS' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:431]
INFO: [Synth 8-638] synthesizing module 'MyAccelerator_v2_0_M01_AXIS' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_M01_AXIS.vhd:40]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MyAccelerator_v2_0_M01_AXIS' (2#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/MyAccelerator_v2_0_M01_AXIS.vhd:40]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'main_fsm' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:5' bound to instance 'main_fsm_dut' of component 'main_fsm' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:445]
INFO: [Synth 8-638] synthesizing module 'main_fsm' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:59]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'kernel_depth' is read in the process but is not in the sensitivity list [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:140]
WARNING: [Synth 8-614] signal 'stride' is read in the process but is not in the sensitivity list [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:140]
WARNING: [Synth 8-614] signal 'output_size' is read in the process but is not in the sensitivity list [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:140]
WARNING: [Synth 8-614] signal 'input_size' is read in the process but is not in the sensitivity list [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'main_fsm' (3#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd:59]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 512 - type: integer 
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'wgu' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:7' bound to instance 'wgu_dut' of component 'wgu' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:499]
INFO: [Synth 8-638] synthesizing module 'wgu' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:40]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 512 - type: integer 
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'w_sticker' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/w_sticker.vhd:14' bound to instance 'stick' of component 'w_sticker' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:96]
INFO: [Synth 8-638] synthesizing module 'w_sticker' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/w_sticker.vhd:33]
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'w_sticker' (4#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/w_sticker.vhd:33]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SPM' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/SPM.vhd:23' bound to instance 'ram0' of component 'SPM' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:110]
INFO: [Synth 8-638] synthesizing module 'SPM' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/SPM.vhd:38]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPM' (5#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/SPM.vhd:38]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SPM' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/SPM.vhd:23' bound to instance 'ram1' of component 'SPM' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:123]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'wgu' (6#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'acc_wrapper' (7#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:87]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'MyAccelerator_v2_0_M01_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            init_counter |                               01 |                               01
             send_stream |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'MyAccelerator_v2_0_M01_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.750 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input  800 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   6 Input   32 Bit        Muxes := 5     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 39    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP minusOp, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator minusOp is absorbed into DSP minusOp.
DSP Report: operator L is absorbed into DSP minusOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1086.508 ; gain = 9.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main_fsm    | (C:0xffffffffffff)+A*B | 16     | 8      | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1087.336 ; gain = 10.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    61|
|3     |DSP48E1 |     1|
|4     |LUT1    |    73|
|5     |LUT2    |    96|
|6     |LUT3    |    90|
|7     |LUT4    |    77|
|8     |LUT5    |   182|
|9     |LUT6    |   482|
|10    |MUXF7   |    26|
|11    |MUXF8   |     2|
|12    |FDCE    |    77|
|13    |FDRE    |   213|
|14    |FDSE    |     6|
|15    |IBUF    |    56|
|16    |OBUF    |   134|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |  1579|
|2     |  MyAccelerator_v2_0_M01_AXIS_inst |MyAccelerator_v2_0_M01_AXIS |    33|
|3     |  MyAccelerator_v2_0_S00_AXI_inst  |MyAccelerator_v2_0_S00_AXI  |   817|
|4     |  main_fsm_dut                     |main_fsm                    |   367|
|5     |  wgu_dut                          |wgu                         |   169|
|6     |    stick                          |w_sticker                   |   143|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1087.516 ; gain = 10.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1099.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1099.484 ; gain = 22.734
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.runs/synth_1/acc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file acc_wrapper_utilization_synth.rpt -pb acc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 12:20:04 2020...
