/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x1>;
	model = "MT6768";

	__symbols__ {
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		STANDBY = "/cpus/idle-states/standby";
		SUSPEND = "/cpus/idle-states/suspend";
		accdet = "/accdet";
		afe = "/mt6768-afe-pcm@11220000";
		apdma = "/dma-controller@11000980";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		audio = "/audio@11220000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys1 = "/camsysisp@1a000000";
		ccifdriver = "/ccifdriver@10209000";
		cdfinger = "/cdfinger";
		charger = "/charger";
		chosen = "/chosen";
		cldmadriver = "/cldmadriver@10014000";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		consys = "/consys@18002000";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		dcm = "/dcm";
		dfd_cache = "/dfd_cache";
		disp_color0 = "/disp_color0@1400f000";
		disp_mutex0 = "/disp_mutex0@14001000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		drcc = "/drcc";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@00110800";
		dvfsrc = "/dvfsrc@10012000";
		eem_fsm = "/eem_fsm@1100b000";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		eint = "/eint@1000b000";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		flashlights_sgm3785_gpio = "/flashlights_sgm3785_gpio";
		focaltech_fp = "/focaltech_fp";
		gce = "/gce@10238000";
		gce_mbox = "/gce_mbox@10238000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		gce_mbox_svp = "/gce_mbox_svp@10238000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio";
		gpufreq = "/gpufreq";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@1100d000";
		i2c7 = "/i2c7@11004000";
		i2c8 = "/i2c8@11005000";
		i2c_common = "/i2c_common";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		imgsys = "/syscon@15020000";
		imgsys_config = "/imgsys_config@15020000";
		infracfg_ao = "/infracfg_ao@10001000";
		io_cfg_bl = "/io_cfg_bl@10002600";
		io_cfg_lb = "/io_cfg_lb@10002400";
		io_cfg_lm = "/io_cfg_lm@10002200";
		io_cfg_lt = "/io_cfg_lt@10002000";
		io_cfg_rb = "/io_cfg_rb@10002a00";
		io_cfg_rm = "/io_cfg_rm@10002800";
		io_cfg_rt = "/io_cfg_rt@10002c00";
		io_cfg_tl = "/io_cfg_tl@10002e00";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		keypad = "/kp@10010000";
		lk_charger = "/lk_charger";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mcdi = "/mcdi@0010fc00";
		mcucfg = "/mcucfg@0c530000";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver@10014000";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfg_cfg = "/mfg_cfg@13000000";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mmc0 = "/mmc@11230000";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_pull_down = "/pinctrl/mmc0@1";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1 = "/mmc@11240000";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_pull_down = "/pinctrl/mmc1@1";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358_snd = "/mt6358_snd";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt6370_chg = "/mt6370_pmu_dts/charger";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
		mtkfb = "/mtkfb@0";
		nfc = "/nfc";
		odm = "/odm";
		otg_vbus = "/mt6370_pmu_dts/charger/usb-otg-vbus";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		reserved_memory = "/reserved-memory";
		rt9465_slave_chr = "/rt9465_slave_chr";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/scpsys@10001000";
		silead_fp = "/silead_fp";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@16010000";
		smi_larb2 = "/smi_larb2@15021000";
		smi_larb3 = "/smi_larb3@1a002000";
		smi_larb4 = "/smi_larb4@17010000";
		snd_scp_spk = "/snd_scp_spk";
		sound = "/sound";
		speaker_amp = "/i2c7@11004000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		sysirq = "/intpol-controller@0";
		systimer = "/systimer@10017000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tboard_thermistor4 = "/thermal-sensor4";
		tcpc_pd = "/tcpc_pd_eint";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		u2phy0 = "/usb-phy@11210000";
		u2port0 = "/usb-phy@11210000/usb-phy@11210000";
		usb = "/usb0@11200000";
		vcodec_dec = "/vcodec_dec@16000000";
		vcodec_enc = "/vcodec_enc@17000000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi = "/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xb9>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x131 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xa4 0x8>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xa6 0x8>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xa0 0x8>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xa3 0x8>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		interrupts = <0x0 0x66 0x8>;
		reg = <0x0 0x11000000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b100 0x0 0x100>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		interrupts = <0x0 0xb4 0x4>;
		reg = <0x0 0x1021b800 0x0 0x100>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b900 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b500 0x0 0x100>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x46>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x128 0x1>;
	};

	audio@11220000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x47>;
		reg = <0x0 0x11220000 0x0 0x1000>;
	};

	audio_sram@11221000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x6c00 0x9000>;
		prefer_mode = <0x1>;
		reg = <0x0 0x11221000 0x0 0x9000>;
	};

	auxadc@11001000 {
		#interconnect-cells = <0x1>;
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x26 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x42 0x2>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		nvmem = <0x38>;
		nvmem-names = "mtk_efuse";
		phandle = <0x2a>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x6>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		TEMPERATURE_T5 = <0xffffffec>;
		battery0_profile_t0 = <0x0 0xab43 0x399 0x1f6 0xaa25 0x399 0x3eb 0xa9b6 0x3a3 0x5e1 0xa943 0x39e 0x7d6 0xa8d7 0x3a2 0x9cc 0xa85e 0x399 0xbc1 0xa7f1 0x3a6 0xdb7 0xa775 0x399 0xfac 0xa702 0x3a2 0x11a2 0xa68d 0x3a2 0x1397 0xa617 0x3a3 0x158d 0xa59e 0x3a2 0x1782 0xa528 0x3a2 0x1978 0xa4b5 0x3ab 0x1b6d 0xa440 0x3a6 0x1d63 0xa3cd 0x3ab 0x1edb 0xa375 0x3a9 0x2053 0xa31f 0x3ab 0x21cb 0xa2c8 0x3ad 0x2343 0xa272 0x3b0 0x2539 0xa202 0x3b0 0x272e 0xa192 0x3ab 0x2924 0xa123 0x3b0 0x2b19 0xa0b9 0x3bc 0x2d0f 0xa04a 0x3b5 0x2f04 0x9fda 0x3ab 0x30fa 0x9f77 0x3bd 0x32ef 0x9f14 0x3c1 0x34e5 0x9eaa 0x3bc 0x36da 0x9e47 0x3c6 0x38d0 0x9de4 0x3c6 0x3ac5 0x9d87 0x3ce 0x3cbb 0x9d27 0x3d3 0x3eb0 0x9ccd 0x3dc 0x40a6 0x9c73 0x3e4 0x429b 0x9c1c 0x3ed 0x4491 0x9bc5 0x3f6 0x4686 0x9b75 0x404 0x487c 0x9b1e 0x40c 0x4a71 0x9aca 0x419 0x4c67 0x9a70 0x422 0x4e5c 0x9a01 0x414 0x5052 0x996c 0x3e0 0x5247 0x98db 0x3ab 0x543d 0x986e 0x3a2 0x5632 0x981a 0x399 0x5828 0x97d0 0x399 0x5a1d 0x978b 0x399 0x5c13 0x974d 0x394 0x5d8b 0x971d 0x397 0x5f03 0x96f1 0x395 0x60f8 0x96b9 0x39e 0x62ee 0x967e 0x391 0x6466 0x9657 0x393 0x65de 0x9636 0x39d 0x67d4 0x9602 0x39e 0x69c9 0x95d0 0x394 0x6bbf 0x95a5 0x3a3 0x6db4 0x9579 0x3a6 0x6faa 0x954b 0x39e 0x719f 0x9526 0x3a3 0x7395 0x9500 0x3af 0x758a 0x94db 0x3b4 0x7780 0x94b6 0x3b4 0x7975 0x9494 0x3bd 0x7b6a 0x9478 0x3ca 0x7d5f 0x9453 0x3c6 0x7f54 0x9437 0x3ca 0x8149 0x9418 0x3ce 0x833e 0x93f9 0x3d8 0x8533 0x93d1 0x3d3 0x8728 0x9390 0x3b9 0x891d 0x933c 0x39e 0x8b13 0x92fb 0x3a2 0x8d08 0x92c6 0x3a3 0x8efe 0x929b 0x3a6 0x90f3 0x926c 0x3ab 0x92e9 0x923e 0x3a6 0x94de 0x9212 0x3a7 0x96d4 0x91e7 0x3a6 0x98c9 0x91c2 0x3a6 0x9a41 0x91a5 0x3ab 0x9bb9 0x918a 0x3bc 0x9dae 0x915f 0x3c1 0x9fa4 0x911d 0x3b4 0xa19a 0x90e3 0x3b5 0xa38f 0x90a8 0x3b5 0xa585 0x9070 0x3c6 0xa77a 0x901f 0x3b0 0xa8f2 0x8fec 0x397 0xaa6b 0x8fd8 0x3a3 0xac60 0x8fce 0x3b3 0xae56 0x8fc5 0x3ca 0xb04b 0x8fbc 0x3f2 0xb241 0x8fa9 0x42b 0xb436 0x8f7e 0x453 0xb62c 0x8ed7 0x423 0xb821 0x8d5c 0x3f6 0xba17 0x8b6c 0x410 0xbc0c 0x88d5 0x42f 0xbe02 0x852d 0x477>;
		battery0_profile_t0_col = <0x3>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xab3d 0x4ed 0x1f6 0xaab4 0x4ed 0x3eb 0xaa41 0x4fb 0x5e1 0xa9cf 0x4f7 0x7d6 0xa95f 0x4fb 0x9cc 0xa8e9 0x4fb 0xbc1 0xa873 0x4f7 0xdb7 0xa7fe 0x4f7 0xfac 0xa78b 0x4f7 0x11a2 0xa70f 0x4ed 0x1397 0xa699 0x4ea 0x158d 0xa623 0x4f2 0x1782 0xa5aa 0x4ea 0x1978 0xa538 0x4ee 0x1b6d 0xa4bf 0x4e9 0x1d63 0xa44c 0x4ea 0x1f58 0xa3d6 0x4e6 0x214e 0xa364 0x4e5 0x2343 0xa2f1 0x4e5 0x2539 0xa27b 0x4dd 0x272e 0xa20f 0x4e6 0x2924 0xa19f 0x4e6 0x2b19 0xa12c 0x4e1 0x2d0f 0xa0c6 0x4ea 0x2f04 0xa056 0x4ee 0x30fa 0x9fed 0x4ed 0x32ef 0x9f84 0x4ef 0x34e5 0x9f20 0x4f7 0x36da 0x9ec0 0x500 0x37d5 0x9e8d 0x502 0x38d0 0x9e5a 0x504 0x3ac5 0x9df7 0x511 0x3cbb 0x9d90 0x512 0x3eb0 0x9d2d 0x516 0x40a6 0x9ccd 0x51a 0x429b 0x9c73 0x51f 0x4491 0x9c1f 0x530 0x4686 0x9bcc 0x539 0x487c 0x9b7b 0x542 0x4a71 0x9b24 0x542 0x4c67 0x9ace 0x54c 0x4e5c 0x9a6b 0x54c 0x5052 0x99ee 0x527 0x5247 0x9963 0x4f3 0x543d 0x98da 0x4c2 0x5632 0x986b 0x4a3 0x5828 0x9811 0x491 0x5a1d 0x97c4 0x489 0x5c13 0x9782 0x48d 0x5e08 0x9741 0x489 0x5ffe 0x9703 0x47f 0x61f3 0x96cb 0x483 0x63e9 0x9697 0x488 0x65de 0x965f 0x484 0x67d4 0x9630 0x488 0x69c9 0x95ff 0x488 0x6bbf 0x95d3 0x48c 0x6db4 0x95a8 0x491 0x6faa 0x957a 0x492 0x719f 0x9557 0x49a 0x7395 0x952c 0x4a0 0x758a 0x950a 0x4a4 0x7780 0x94e5 0x4a7 0x7975 0x94c3 0x4ac 0x7b6b 0x94a4 0x4b0 0x7d60 0x9485 0x4b0 0x7f56 0x9469 0x4b9 0x814b 0x944a 0x4c3 0x8341 0x9431 0x4c6 0x8536 0x940f 0x4c3 0x872c 0x93f0 0x4c3 0x8921 0x93ce 0x4be 0x8b17 0x93a6 0x4b1 0x8d0c 0x9377 0x4ac 0x8f02 0x934f 0x4a3 0x90f7 0x9323 0x4a3 0x92ed 0x92f8 0x4a3 0x94e2 0x92cd 0x4a4 0x96d8 0x92a7 0x4ac 0x98cd 0x9282 0x4b0 0x9ac2 0x9263 0x4bd 0x9cb8 0x923e 0x4c2 0x9ead 0x9219 0x4d4 0xa0a3 0x91e1 0x4dd 0xa298 0x91a3 0x4e1 0xa48e 0x9168 0x4ea 0xa589 0x914f 0x4f5 0xa683 0x9136 0x4ff 0xa879 0x90f5 0x50c 0xaa6f 0x909e 0x509 0xac64 0x9066 0x512 0xae5a 0x9054 0x528 0xb04f 0x9047 0x542 0xb245 0x9038 0x559 0xb43a 0x9025 0x577 0xb630 0x900d 0x5a9 0xb825 0x8fb0 0x5cc 0xba1b 0x8e95 0x5c7 0xbc10 0x8cbb 0x5e7 0xbe06 0x8a4c 0x631 0xbffb 0x86e5 0x6b2>;
		battery0_profile_t1_col = <0x3>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xab40 0xc44 0x1f6 0xaa92 0xc44 0x3eb 0xaa19 0xc4d 0x5e1 0xa9a3 0xc43 0x7d6 0xa930 0xc36 0x9cc 0xa8bb 0xc2d 0xbc1 0xa845 0xc13 0xdb7 0xa7cf 0xc02 0xfac 0xa75c 0xbf3 0x11a2 0xa6e3 0xbd5 0x1397 0xa66e 0xbc3 0x158d 0xa5f8 0xbb7 0x1782 0xa585 0xba0 0x1978 0xa509 0xb85 0x1b6d 0xa497 0xb75 0x1d63 0xa421 0xb55 0x1f58 0xa3b4 0xb4c 0x214e 0xa33e 0xb35 0x2343 0xa2cf 0xb24 0x2539 0xa25c 0xb0f 0x272e 0xa1f0 0xb05 0x2924 0xa180 0xaf4 0x2b19 0xa114 0xae6 0x2c91 0xa0c1 0xadc 0x2e09 0xa073 0xad6 0x2fff 0xa009 0xac3 0x31f4 0x9fa3 0xabf 0x33ea 0x9f43 0xab6 0x3562 0x9efb 0xab6 0x36da 0x9eb4 0xab6 0x38d0 0x9e54 0xaba 0x3ac5 0x9de1 0xa92 0x3cbb 0x9d62 0xa72 0x3eb0 0x9ce3 0xa54 0x40a6 0x9c76 0xa47 0x429b 0x9c16 0xa47 0x4491 0x9bc2 0xa42 0x4686 0x9b7b 0xa4b 0x487c 0x9b21 0xa2c 0x4a71 0x9abe 0xa0d 0x4c67 0x9a58 0x9f2 0x4e5c 0x99e2 0x9c1 0x5052 0x996c 0x99a 0x5247 0x98f6 0x969 0x543d 0x9890 0x94e 0x5632 0x9830 0x939 0x5828 0x97df 0x939 0x5a1d 0x9792 0x923 0x5c13 0x9754 0x934 0x5e08 0x970c 0x923 0x5ffe 0x96d2 0x92c 0x61f3 0x969a 0x930 0x63e9 0x9662 0x930 0x65de 0x9630 0x934 0x67d4 0x95fc 0x934 0x69c9 0x95ca 0x930 0x6bbf 0x959f 0x946 0x6db4 0x9570 0x94b 0x6faa 0x9548 0x953 0x719f 0x951f 0x960 0x7395 0x94fd 0x969 0x758a 0x94d5 0x977 0x7780 0x94b0 0x97b 0x7975 0x948e 0x989 0x7b6b 0x946f 0x99b 0x7d60 0x944d 0x9a2 0x7f56 0x9434 0x9b1 0x814b 0x9412 0x9ba 0x82c3 0x93ff 0x9c0 0x843b 0x93f0 0x9cf 0x8631 0x93dd 0x9e1 0x8826 0x93cb 0x9f7 0x8a1c 0x93b5 0xa09 0x8c11 0x93a2 0xa2c 0x8e07 0x9386 0xa42 0x8ffc 0x936b 0xa66 0x91f2 0x9345 0xa84 0x93e7 0x931d 0xa9f 0x95dd 0x92f2 0xacc 0x97d2 0x92c9 0xafc 0x99c7 0x92a7 0xb43 0x9bbd 0x927f 0xb85 0x9db2 0x924d 0xbd5 0x9f2b 0x9222 0xc18 0xa0a3 0x91f0 0xc55 0xa298 0x91af 0xcbb 0xa48e 0x917a 0xd3c 0xa683 0x9139 0xdb3 0xa879 0x90e9 0xe34 0xaa6f 0x9092 0xec2 0xac64 0x9063 0xf6e 0xae5a 0x904a 0x1043 0xb04f 0x9035 0x113f 0xb245 0x901c 0x1253 0xb43a 0x9000 0x139a 0xb630 0x8fd2 0x1520 0xb825 0x8f46 0x16d5 0xba1b 0x8dde 0x18b4 0xbc10 0x8bc9 0x1b81 0xbe06 0x88fa 0x1f6b 0xbffb 0x84dc 0x2462>;
		battery0_profile_t2_col = <0x3>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xab40 0x148d 0x1f6 0xaaae 0x148d 0x3eb 0xaa22 0x14d4 0x5e1 0xa9a3 0x14dd 0x7d6 0xa921 0x14d9 0x9cc 0xa8a2 0x14cc 0xbc1 0xa829 0x14bd 0xdb7 0xa7aa 0x149a 0xfac 0xa72e 0x1484 0x11a2 0xa6b5 0x146f 0x1397 0xa63c 0x1459 0x158d 0xa5c3 0x1439 0x1782 0xa547 0x1428 0x1978 0xa4d2 0x1416 0x1b6d 0xa45f 0x13f7 0x1d63 0xa3e9 0x13d3 0x1f58 0xa376 0x13bd 0x214e 0xa307 0x139e 0x2343 0xa294 0x1383 0x2539 0xa224 0x135c 0x272e 0xa1b8 0x134e 0x2924 0xa148 0x1334 0x2b19 0xa0dc 0x1311 0x2d0f 0xa06c 0x12fb 0x2f04 0xa00c 0x12e9 0x30fa 0x9fac 0x12e0 0x32ef 0x9f52 0x12db 0x3467 0x9f04 0x12c5 0x35df 0x9eb7 0x12bc 0x37d5 0x9e47 0x129e 0x39ca 0x9dd2 0x127b 0x3b42 0x9d70 0x125b 0x3cbb 0x9d0e 0x1240 0x3eb0 0x9c8c 0x1214 0x40a6 0x9c20 0x1203 0x429b 0x9bb9 0x11fa 0x4491 0x9b63 0x11f1 0x4686 0x9b09 0x11e4 0x487c 0x9aac 0x11c5 0x4a71 0x9a48 0x11a1 0x4c67 0x99e5 0x1179 0x4e5c 0x9979 0x1148 0x5052 0x990c 0x1113 0x5247 0x98ac 0x10f8 0x543d 0x984f 0x10d9 0x5632 0x97f5 0x10c3 0x5828 0x97a4 0x10b6 0x5a1d 0x975d 0x10b2 0x5c13 0x9719 0x10a8 0x5e08 0x96d8 0x10a9 0x5ffe 0x9697 0x10a9 0x61f3 0x965c 0x10a0 0x63e9 0x962a 0x10a9 0x65de 0x95f6 0x10aa 0x67d4 0x95c4 0x10b2 0x69c9 0x9598 0x10be 0x6bbf 0x956a 0x10c4 0x6db4 0x953b 0x10c3 0x6faa 0x9513 0x10d5 0x719f 0x94eb 0x10da 0x7395 0x94c9 0x10f4 0x758a 0x94a0 0x110a 0x7780 0x9481 0x1120 0x7975 0x9462 0x1136 0x7b6b 0x9447 0x1152 0x7d60 0x942e 0x116c 0x7f56 0x941b 0x119d 0x814b 0x940c 0x11d6 0x8341 0x93ff 0x120b 0x8536 0x93ed 0x1245 0x872c 0x93da 0x128c 0x8921 0x93cb 0x12db 0x8b17 0x93b8 0x1334 0x8d0c 0x93a2 0x1396 0x8f02 0x938a 0x1400 0x90f7 0x936b 0x1474 0x92ed 0x934c 0x14ef 0x94e2 0x9323 0x1574 0x96d8 0x92fe 0x160f 0x98cd 0x92d6 0x16bc 0x9ac2 0x92aa 0x1771 0x9cb8 0x9279 0x1846 0x9e30 0x924c 0x18f3 0x9fa8 0x9222 0x19a8 0xa19d 0x91de 0x1aa5 0xa393 0x91a0 0x1bbb 0xa589 0x9168 0x1cd3 0xa77e 0x911d 0x1de4 0xa974 0x90d0 0x1f04 0xab69 0x9083 0x200f 0xad5f 0x9057 0x2118 0xaf54 0x9041 0x222b 0xb14a 0x9028 0x231a 0xb2c2 0x9016 0x23c7 0xb43a 0x9006 0x2492 0xb630 0x8fe4 0x25b7 0xb825 0x8f8d 0x26e4 0xba1b 0x8e73 0x2810 0xbc10 0x8c86 0x29ef 0xbe06 0x89f2 0x2d16 0xbffb 0x8685 0x3122>;
		battery0_profile_t3_col = <0x3>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xab4c 0x2835 0x1f6 0xaa98 0x2835 0x3eb 0xa9d2 0x282c 0x5e1 0xa915 0x276e 0x7d6 0xa864 0x269d 0x9cc 0xa7c0 0x25d1 0xbc1 0xa72b 0x250e 0xdb7 0xa69c 0x2459 0xfac 0xa617 0x23b0 0x11a2 0xa595 0x2304 0x1397 0xa519 0x2269 0x158d 0xa4a0 0x21db 0x1782 0xa42d 0x2156 0x1978 0xa3c1 0x20db 0x1b6d 0xa354 0x2067 0x1d63 0xa2e8 0x1ff4 0x1f58 0xa278 0x1f97 0x214e 0xa20c 0x1f36 0x2343 0xa1a8 0x1eef 0x2539 0xa139 0x1e9b 0x272e 0xa0d9 0x1e4f 0x2924 0xa07c 0x1e1f 0x2b19 0xa01f 0x1dfb 0x2d0f 0x9fbf 0x1dca 0x2f04 0x9f52 0x1dab 0x30fa 0x9edc 0x1d69 0x32ef 0x9e60 0x1d22 0x34e5 0x9de4 0x1ce3 0x36da 0x9d65 0x1c9d 0x38d0 0x9cec 0x1c4d 0x3ac5 0x9c70 0x1c0b 0x3cbb 0x9bfd 0x1bda 0x3eb0 0x9b8e 0x1bb7 0x40a6 0x9b2b 0x1ba1 0x429b 0x9acb 0x1b8b 0x4491 0x9a6b 0x1b63 0x4686 0x9a0e 0x1b56 0x487c 0x99b4 0x1b3b 0x4a71 0x9957 0x1b2e 0x4be9 0x9915 0x1b29 0x4d61 0x98d4 0x1b18 0x4f57 0x9883 0x1b17 0x514c 0x982d 0x1b02 0x5342 0x97e2 0x1b02 0x5537 0x9798 0x1af5 0x572d 0x9757 0x1af9 0x5922 0x9710 0x1af8 0x5b18 0x96ce 0x1af8 0x5d0d 0x968d 0x1af9 0x5f03 0x9656 0x1b02 0x60f8 0x9621 0x1b1c 0x62ee 0x95e9 0x1b25 0x64e3 0x95bb 0x1b44 0x66d9 0x958f 0x1b5e 0x68ce 0x955b 0x1b63 0x6ac4 0x9532 0x1b75 0x6cb9 0x9510 0x1b98 0x6eaf 0x94eb 0x1bbb 0x70a4 0x94c9 0x1bda 0x729a 0x94ad 0x1c14 0x748f 0x9497 0x1c49 0x7685 0x947e 0x1c79 0x787a 0x946c 0x1cc1 0x7a70 0x9459 0x1d04 0x7c65 0x9443 0x1d5b 0x7e5b 0x942b 0x1dac 0x8050 0x9418 0x1e0e 0x8246 0x9405 0x1e7b 0x843b 0x93f3 0x1ef4 0x8631 0x93dd 0x1f67 0x8826 0x93c7 0x1fdd 0x8a1c 0x93af 0x205e 0x8c11 0x9393 0x20df 0x8e07 0x937d 0x216c 0x8ffc 0x9361 0x21f6 0x91f2 0x9345 0x2283 0x93e7 0x9326 0x2309 0x95dd 0x92fe 0x237c 0x97d2 0x92dc 0x23f4 0x99c7 0x92b7 0x246f 0x9bbd 0x9288 0x24d5 0x9db2 0x9257 0x2536 0x9fa8 0x9225 0x259c 0xa19d 0x91f3 0x2610 0xa393 0x91b9 0x267a 0xa589 0x917e 0x26e9 0xa701 0x9145 0x273a 0xa879 0x9111 0x2795 0xaa6f 0x90d0 0x282c 0xac64 0x90a1 0x28d8 0xae5a 0x907c 0x29be 0xb04f 0x9060 0x2ada 0xb245 0x9047 0x2c52 0xb43a 0x9029 0x2e2d 0xb630 0x8ffa 0x30c9 0xb825 0x8f91 0x3470 0xba1b 0x8e77 0x39d6 0xbbc0 0x8d37 0x3b7f 0xbdb6 0x8c0b 0x39d2 0xbfab 0x89ca 0x369a 0xc1a1 0x860c 0x3146>;
		battery0_profile_t4_col = <0x3>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t5 = <0x0 0xab52 0x3038 0x1f6 0xaa95 0x3038 0x3eb 0xa9af 0x3001 0x5e1 0xa8da 0x2f17 0x7d6 0xa816 0x2e16 0x9cc 0xa762 0x2d1e 0xbc1 0xa6c1 0x2c4d 0xdb7 0xa626 0x2b83 0xfac 0xa598 0x2ac9 0x1124 0xa531 0x2a5a 0x129c 0xa4d1 0x29f4 0x1492 0xa452 0x296f 0x1687 0xa3d6 0x28f3 0x187d 0xa35d 0x2884 0x1a72 0xa2e4 0x2819 0x1c68 0xa26c 0x27b9 0x1e5d 0xa1f9 0x2764 0x2053 0xa18a 0x2711 0x2248 0xa11d 0x26c0 0x23c0 0xa0d1 0x2694 0x2539 0xa082 0x2664 0x272e 0xa00f 0x2619 0x2924 0x9f96 0x25d6 0x2b19 0x9f14 0x2594 0x2d0f 0x9e8b 0x253f 0x2f04 0x9e09 0x250a 0x30fa 0x9d87 0x24b2 0x3272 0x9d25 0x2478 0x33ea 0x9cca 0x2450 0x35df 0x9c5a 0x241f 0x37d5 0x9beb 0x23f4 0x39ca 0x9b87 0x23d3 0x3bc0 0x9b27 0x23be 0x3db5 0x9aca 0x23b5 0x3fab 0x9a6d 0x23a3 0x41a0 0x9a10 0x2396 0x4396 0x99b6 0x2384 0x458b 0x995c 0x237f 0x4781 0x9906 0x2378 0x4976 0x98af 0x237c 0x4b6c 0x9861 0x2380 0x4d61 0x9814 0x2389 0x4f57 0x97c9 0x238d 0x514c 0x9782 0x2392 0x5342 0x9747 0x239f 0x54ba 0x9713 0x2398 0x5632 0x96e4 0x239a 0x5827 0x96a9 0x23ac 0x5a1d 0x9672 0x23ba 0x5c12 0x963d 0x23cc 0x5e08 0x9608 0x23e1 0x5ffd 0x95d7 0x23ef 0x61f3 0x95ab 0x240e 0x63e8 0x9586 0x2432 0x65de 0x955e 0x244c 0x67d3 0x9538 0x2473 0x69c9 0x951a 0x24a9 0x6b41 0x9502 0x24d1 0x6cb9 0x94ee 0x2502 0x6eaf 0x94cf 0x2540 0x70a4 0x94b0 0x257d 0x729a 0x9494 0x25cd 0x748f 0x9478 0x2615 0x7685 0x945f 0x2671 0x77fd 0x9449 0x26ac 0x7975 0x9431 0x26ed 0x7b6a 0x9418 0x274f 0x7d60 0x93ff 0x27b4 0x7f55 0x93e0 0x281a 0x814b 0x93c8 0x2892 0x8340 0x93a8 0x2900 0x8536 0x9386 0x2967 0x872b 0x936a 0x29d9 0x8921 0x934b 0x2a55 0x8b16 0x932c 0x2abb 0x8d0c 0x930a 0x2b2e 0x8f01 0x92e5 0x2b94 0x90f7 0x92c3 0x2c15 0x92ec 0x92a1 0x2c88 0x94e2 0x9279 0x2cf2 0x96d7 0x924d 0x2d6e 0x98cc 0x9225 0x2de1 0x9a44 0x9203 0x2e3c 0x9bbc 0x91db 0x2e92 0x9db1 0x91a6 0x2f13 0x9fa6 0x9177 0x2fa4 0xa19b 0x9140 0x3033 0xa391 0x9114 0x30e3 0xa587 0x90ef 0x31c5 0xa77c 0x90c7 0x32be 0xa972 0x909e 0x33e6 0xab67 0x9079 0x3563 0xad5d 0x9054 0x375c 0xaf52 0x9019 0x39f9 0xb148 0x8fc2 0x3bd3 0xb33d 0x8f3a 0x3cc2 0xb4b5 0x8e4c 0x3d0c 0xb62e 0x8d56 0x3bab 0xb823 0x8b8e 0x3920 0xba19 0x88d5 0x353c 0xbb91 0x85f6 0x3127>;
		battery0_profile_t5_col = <0x3>;
		battery0_profile_t5_num = <0x64>;
		battery1_profile_t0 = <0x0 0xab0e 0x39e 0x1f4 0xaa8c 0x39e 0x3e9 0xaa19 0x3a2 0x5dd 0xa9a6 0x39e 0x7d2 0xa937 0x39e 0x9c6 0xa8c4 0x39e 0xbbb 0xa851 0x39e 0xdaf 0xa7db 0x3a2 0xfa4 0xa769 0x3a6 0x1198 0xa6f0 0x3a6 0x138d 0xa67a 0x3ab 0x1581 0xa601 0x3ab 0x1776 0xa58b 0x3af 0x196a 0xa512 0x3ab 0x1b5f 0xa4a0 0x3b5 0x1d53 0xa427 0x3b0 0x1f48 0xa3b4 0x3b9 0x2042 0xa379 0x3b6 0x213c 0xa33e 0x3b3 0x2331 0xa2cb 0x3bc 0x2525 0xa259 0x3bd 0x271a 0xa1e9 0x3bc 0x290e 0xa17a 0x3c6 0x2b03 0xa10a 0x3c6 0x2cf7 0xa09d 0x3ce 0x2eec 0xa02e 0x3ca 0x30e0 0x9fc4 0x3d3 0x32d5 0x9f5b 0x3d7 0x34c9 0x9ef2 0x3d8 0x36be 0x9e8e 0x3e4 0x38b2 0x9e28 0x3df 0x3aa7 0x9dc8 0x3e9 0x3c9b 0x9d65 0x3f2 0x3e90 0x9d08 0x3fb 0x4084 0x9cab 0x3ff 0x4279 0x9c51 0x407 0x446d 0x9bfa 0x41a 0x4662 0x9ba3 0x427 0x4856 0x9b50 0x435 0x4a4b 0x9af6 0x439 0x4c3f 0x9a9f 0x442 0x4e34 0x9a42 0x44f 0x5028 0x99d5 0x441 0x521d 0x994a 0x40d 0x5411 0x98b5 0x3d3 0x5606 0x9842 0x3b7 0x57fa 0x97e8 0x3ab 0x59ef 0x979b 0x3ab 0x5be3 0x9757 0x3ac 0x5dd8 0x9716 0x3a2 0x5fcc 0x96d8 0x3a8 0x61c1 0x969a 0x3a2 0x62bb 0x9680 0x3a6 0x63b5 0x9665 0x3ab 0x65a9 0x9630 0x3ab 0x679e 0x95f8 0x3a6 0x6992 0x95ca 0x3af 0x6b87 0x9598 0x3af 0x6d7b 0x956a 0x3b5 0x6f70 0x9541 0x3bc 0x7164 0x9516 0x3bd 0x7359 0x94ee 0x3c6 0x754d 0x94c5 0x3c4 0x7742 0x94a3 0x3d3 0x7936 0x947e 0x3d3 0x7b2b 0x945f 0x3df 0x7d1f 0x943d 0x3df 0x7f14 0x941e 0x3e9 0x8108 0x93ff 0x3e9 0x82fd 0x93dd 0x3ee 0x84f1 0x93bb 0x3ee 0x86e6 0x938c 0x3df 0x88da 0x9342 0x3bd 0x8acf 0x92f1 0x3ab 0x8cc3 0x92ba 0x3b5 0x8eb8 0x928e 0x3bd 0x90ac 0x9263 0x3c1 0x92a1 0x9231 0x3bd 0x9495 0x9203 0x3b9 0x968a 0x91d7 0x3b7 0x987e 0x91b2 0x3bd 0x9a73 0x9190 0x3ca 0x9c67 0x9164 0x3c4 0x9e5c 0x9136 0x3ce 0xa050 0x90f5 0x3c6 0xa245 0x90b4 0x3bd 0xa439 0x9079 0x3c6 0xa533 0x905a 0x3ca 0xa62e 0x903b 0x3ce 0xa822 0x8fe1 0x3a6 0xaa17 0x8fb6 0x39e 0xac0b 0x8fac 0x3b7 0xae00 0x8fa3 0x3ce 0xaff4 0x8f9a 0x3f2 0xb1e9 0x8f87 0x423 0xb3dd 0x8f68 0x457 0xb5d2 0x8ee9 0x43e 0xb7c6 0x8d88 0x3f6 0xb9bb 0x8ba1 0x41a 0xbbaf 0x8916 0x439 0xbda4 0x8583 0x484>;
		battery1_profile_t0_col = <0x3>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t1 = <0x0 0xab5e 0x51b 0x1f4 0xaae6 0x51b 0x3e8 0xaa7c 0x524 0x5dd 0xaa10 0x51b 0x7d1 0xa9a3 0x515 0x9c5 0xa933 0x511 0xbb9 0xa8c1 0x50d 0xdad 0xa84e 0x511 0xfa1 0xa7d5 0x509 0x1195 0xa762 0x50d 0x138a 0xa6e6 0x500 0x157e 0xa674 0x509 0x1772 0xa5fb 0x500 0x1966 0xa588 0x509 0x1b5a 0xa50f 0x500 0x1d4e 0xa499 0x504 0x1f43 0xa427 0x509 0x2137 0xa3b1 0x509 0x232b 0xa33e 0x509 0x251f 0xa2cb 0x509 0x2713 0xa25c 0x50d 0x2907 0xa1e9 0x500 0x2afc 0xa17d 0x504 0x2cf0 0xa10d 0x511 0x2ee4 0xa0a1 0x51f 0x30d8 0xa031 0x51f 0x32cc 0x9fc8 0x52c 0x34c1 0x9f61 0x531 0x35bb 0x9f2d 0x533 0x36b5 0x9ef8 0x535 0x38a9 0x9e95 0x53f 0x3a9d 0x9e38 0x550 0x3c91 0x9dd1 0x54f 0x3e85 0x9d68 0x55d 0x407a 0x9cfe 0x561 0x426e 0x9ca1 0x572 0x4462 0x9c48 0x57c 0x4656 0x9bf4 0x585 0x484a 0x9ba3 0x592 0x4a3e 0x9b46 0x589 0x4c33 0x9ae9 0x589 0x4e27 0x9a86 0x585 0x501b 0x9a13 0x565 0x520f 0x9991 0x531 0x5403 0x990c 0x4f7 0x55f7 0x9899 0x4d4 0x57eb 0x9833 0x4b4 0x59e0 0x97df 0x4a3 0x5bd4 0x9795 0x49f 0x5dc8 0x9750 0x49d 0x5fbc 0x9712 0x49d 0x61b0 0x96d4 0x499 0x63a4 0x969d 0x49b 0x6599 0x9668 0x49f 0x678d 0x9633 0x49d 0x6981 0x9605 0x4a3 0x6b75 0x95d3 0x4a3 0x6d69 0x95a8 0x4ac 0x6f5d 0x957c 0x4b0 0x7152 0x9551 0x4b0 0x7346 0x952c 0x4ba 0x753a 0x9503 0x4b9 0x772e 0x94e1 0x4c1 0x7922 0x94bc 0x4c1 0x7b16 0x949d 0x4cb 0x7d0b 0x947b 0x4cf 0x7eff 0x945c 0x4d4 0x80f3 0x9440 0x4dc 0x82e7 0x9421 0x4dc 0x84db 0x9405 0x4e5 0x86d0 0x93e3 0x4e1 0x88c4 0x93c1 0x4d8 0x8ab8 0x939c 0x4d4 0x8cac 0x9377 0x4cf 0x8ea0 0x934b 0x4c1 0x9094 0x9323 0x4b9 0x9289 0x92f8 0x4ba 0x947d 0x92cc 0x4b4 0x9671 0x92a1 0x4ac 0x9865 0x927f 0x4b6 0x9a59 0x925c 0x4b4 0x9c4d 0x923d 0x4c5 0x9e42 0x9212 0x4c7 0x9f3c 0x91f8 0x4c8 0xa036 0x91dd 0x4ca 0xa22a 0x919c 0x4c5 0xa41e 0x915e 0x4c5 0xa612 0x9126 0x4ce 0xa806 0x90e5 0x4d8 0xa9fb 0x9085 0x4bd 0xabef 0x905a 0x4c3 0xade3 0x904d 0x4ce 0xafd7 0x9044 0x4e5 0xb1cb 0x9035 0x4f7 0xb3bf 0x9028 0x51a 0xb5b4 0x900c 0x54a 0xb7a8 0x8faf 0x572 0xb99c 0x8e61 0x543 0xbb90 0x8c6a 0x554 0xbd84 0x89d0 0x589 0xbf78 0x860f 0x5e6>;
		battery1_profile_t1_col = <0x3>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t2 = <0x0 0xab6b 0xa61 0x1f4 0xaaec 0xa61 0x3e8 0xaa7c 0xa50 0x5dc 0xaa13 0xa3b 0x7d0 0xa9a9 0xa28 0x9c4 0xa93a 0xa00 0xbb8 0xa8ca 0x9e5 0xdac 0xa854 0x9ca 0xfa0 0xa7e2 0x9ba 0x1194 0xa76c 0x99f 0x1388 0xa6f9 0x97b 0x157c 0xa683 0x964 0x1770 0xa611 0x94b 0x1965 0xa59b 0x939 0x1b59 0xa528 0x92b 0x1d4d 0xa4b2 0x90c 0x1f41 0xa443 0x8f6 0x2135 0xa3d3 0x8e5 0x2329 0xa35d 0x8ce 0x251d 0xa2f1 0x8c6 0x2711 0xa27e 0x8b9 0x2905 0xa211 0x8ab 0x2af9 0xa1a2 0x899 0x2ced 0xa138 0x898 0x2ee1 0xa0cc 0x891 0x30d5 0xa05f 0x87a 0x32c9 0x9ff3 0x876 0x34bd 0x9f8d 0x865 0x36b1 0x9f29 0x85b 0x38a5 0x9ed0 0x84f 0x3a99 0x9e7c 0x856 0x3c8d 0x9e15 0x84e 0x3e81 0x9d93 0x83b 0x4075 0x9d0b 0x82a 0x4269 0x9c8c 0x82b 0x445d 0x9c1c 0x81d 0x4651 0x9bc5 0x81d 0x4846 0x9b78 0x81d 0x4a3a 0x9b2a 0x813 0x4c2e 0x9acd 0x7f9 0x4e22 0x9a67 0x7d6 0x5016 0x99f4 0x7a5 0x520a 0x9985 0x77a 0x53fe 0x9915 0x751 0x55f2 0x98ac 0x72a 0x57e6 0x9852 0x713 0x59da 0x97fe 0x707 0x5bce 0x97b1 0x6fa 0x5dc2 0x976c 0x6f4 0x5fb6 0x9728 0x6eb 0x61aa 0x96ea 0x6eb 0x639e 0x96b2 0x6f0 0x6592 0x967b 0x6ed 0x6786 0x9646 0x6f4 0x697a 0x9611 0x6eb 0x6b6e 0x95e3 0x6f5 0x6d63 0x95b4 0x6f8 0x6f57 0x958c 0x702 0x714b 0x955d 0x705 0x733f 0x9538 0x713 0x7533 0x9510 0x713 0x7727 0x94eb 0x718 0x791b 0x94c5 0x71c 0x7b0f 0x94a3 0x720 0x7d03 0x9481 0x725 0x7ef7 0x9462 0x731 0x80eb 0x9446 0x73b 0x82df 0x9427 0x73b 0x84d3 0x940b 0x744 0x86c7 0x93ec 0x740 0x88bb 0x93d4 0x74e 0x8aaf 0x93b8 0x74e 0x8ca3 0x939c 0x74d 0x8e97 0x9383 0x75b 0x908b 0x9367 0x755 0x927f 0x9348 0x751 0x9473 0x9329 0x755 0x9667 0x9307 0x755 0x985b 0x92df 0x757 0x9a4f 0x92bd 0x75b 0x9c44 0x929b 0x76c 0x9e38 0x9278 0x779 0xa02c 0x924d 0x787 0xa220 0x9218 0x798 0xa414 0x91da 0x7a5 0xa608 0x919f 0x7b2 0xa7fc 0x9168 0x7ca 0xa9f0 0x9126 0x7e7 0xabe4 0x90d0 0x7f5 0xadd8 0x908b 0x80b 0xafcc 0x9073 0x830 0xb1c0 0x9063 0x85b 0xb3b4 0x9054 0x88d 0xb5a8 0x9041 0x8ce 0xb79c 0x9028 0x927 0xb990 0x8ffa 0x9a7 0xbb84 0x8f4c 0x9fc 0xbd78 0x8db0 0xa24 0xbf6c 0x8b7f 0xac4 0xc160 0x8881 0xbbb 0xc354 0x83f3 0xd5f>;
		battery1_profile_t2_col = <0x3>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t3 = <0x0 0xab71 0x11b8 0x1f4 0xaad9 0x11b8 0x3e8 0xaa60 0x11e8 0x5dc 0xa9e7 0x1202 0x7d0 0xa975 0x1203 0x9c5 0xa8ff 0x11f1 0xbb9 0xa88c 0x1170 0xdad 0xa813 0x110b 0xfa1 0xa79d 0x1155 0x1195 0xa728 0x110b 0x1389 0xa6b5 0x1120 0x157d 0xa63c 0x1113 0x1771 0xa5c9 0x10f8 0x1965 0xa557 0x10df 0x1b5a 0xa4e4 0x104d 0x1d4e 0xa471 0xfea 0x1f42 0xa401 0x1030 0x2136 0xa38f 0xfe6 0x232a 0xa31f 0xff7 0x251e 0xa2b0 0xff9 0x2712 0xa243 0xfe2 0x2906 0xa1da 0xfad 0x2afa 0xa16a 0xf42 0x2cef 0xa0fe 0xf17 0x2ee3 0xa08e 0xf3d 0x30d7 0xa025 0xf1f 0x32cb 0x9fbe 0xf15 0x34bf 0x9f58 0xf47 0x36b3 0x9efe 0xf2c 0x38a7 0x9eaa 0xf09 0x3a9b 0x9e44 0xec1 0x3c8f 0x9dbf 0xe9b 0x3e84 0x9d27 0xe96 0x4078 0x9c8f 0xe64 0x426c 0x9c03 0xe60 0x4460 0x9b8a 0xe57 0x4654 0x9b21 0xe38 0x4848 0x9acd 0xdf1 0x4a3c 0x9a7d 0xdb5 0x4c30 0x9a23 0xdb5 0x4e24 0x99cc 0xdb3 0x5019 0x996f 0xd7e 0x520d 0x9912 0xd7e 0x5401 0x98b5 0xd6d 0x55f5 0x9861 0xd56 0x57e9 0x9811 0xcff 0x59dd 0x97c6 0xcc0 0x5bd1 0x977c 0xcfe 0x5dc5 0x973b 0xce4 0x5fb9 0x96fd 0xcf5 0x61ae 0x96bf 0xd19 0x63a2 0x9684 0xd34 0x6596 0x964c 0xd49 0x678a 0x961a 0xceb 0x697e 0x95e9 0xcd1 0x6b72 0x95b7 0xd37 0x6d66 0x958c 0xcc9 0x6f5a 0x9560 0xbe6 0x714e 0x9535 0xcbc 0x7343 0x950d 0xd45 0x7537 0x94e8 0xd6d 0x772b 0x94bf 0xd26 0x791f 0x94a0 0xd0f 0x7b13 0x947b 0xd91 0x7d07 0x945c 0xda2 0x7efb 0x943d 0xdd7 0x80ef 0x941e 0xdff 0x82e3 0x9402 0xe1e 0x84d8 0x93e3 0xe07 0x86cc 0x93cd 0xdc4 0x88c0 0x93bb 0xde5 0x8ab4 0x93a5 0xe41 0x8ca8 0x938f 0xe49 0x8e9c 0x937d 0xe77 0x9090 0x9367 0xe91 0x9284 0x9355 0xebe 0x9478 0x9339 0xe9f 0x966d 0x9320 0xe8c 0x9861 0x9304 0xed8 0x9a55 0x92e5 0xf2c 0x9c49 0x92c3 0xf59 0x9e3d 0x9297 0xfb0 0xa031 0x926c 0x1005 0xa225 0x9234 0x1043 0xa419 0x91f9 0x1043 0xa60d 0x91be 0x1050 0xa802 0x9183 0x10eb 0xa9f6 0x913c 0x1148 0xabea 0x90ef 0x11b3 0xadde 0x90aa 0x1252 0xafd2 0x9082 0x12fb 0xb1c6 0x9066 0x13b0 0xb3ba 0x9051 0x1409 0xb5ae 0x9035 0x1497 0xb7a2 0x9013 0x162f 0xb997 0x8fc8 0x175f 0xbb8b 0x8f1e 0x18ef 0xbd7f 0x8da3 0x1a8d 0xbf73 0x8b75 0x1d03 0xc167 0x8871 0x2055 0xc35b 0x83c5 0x23ea>;
		battery1_profile_t3_col = <0x3>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t4 = <0x0 0xab91 0x1fbc 0x1f5 0xaae6 0x1fbc 0x3ea 0xaa58 0x1fc5 0x5df 0xa9d4 0x1f93 0x7d4 0xa950 0x1f46 0x9c9 0xa8cf 0x1efe 0xbbe 0xa84c 0x1eb3 0xdb3 0xa7cd 0x1e5f 0xfa8 0xa74e 0x1e0b 0x119d 0xa6d3 0x1db7 0x1391 0xa659 0x1d61 0x1586 0xa5df 0x1d11 0x177b 0xa565 0x1cbd 0x1970 0xa4ef 0x1c74 0x1b65 0xa479 0x1c30 0x1d5a 0xa404 0x1bea 0x1f4f 0xa38e 0x1b9d 0x2144 0xa31e 0x1b57 0x2339 0xa2ad 0x1b1f 0x252e 0xa23d 0x1ae0 0x2723 0xa1ca 0x1aaa 0x2918 0xa157 0x1a6d 0x2b0d 0xa0e2 0x1a33 0x2d02 0xa06f 0x19fb 0x2ef7 0x9ffc 0x19ca 0x2ff1 0x9fc6 0x19b1 0x30eb 0x9f8f 0x1997 0x32e0 0x9f2c 0x1973 0x34d5 0x9ec7 0x1951 0x36ca 0x9e5b 0x1922 0x38bf 0x9ddc 0x18f0 0x3ab4 0x9d49 0x18aa 0x3ca9 0x9ca8 0x1860 0x3e9e 0x9c0b 0x181e 0x4093 0x9b7d 0x17f0 0x4288 0x9b03 0x17d1 0x447d 0x9a98 0x17c3 0x4672 0x9a43 0x17ba 0x4867 0x99f5 0x17bc 0x4a5c 0x99ac 0x17b5 0x4c51 0x9963 0x17ac 0x4e45 0x9919 0x179b 0x503a 0x98cb 0x1780 0x522f 0x9881 0x1776 0x5424 0x9838 0x1768 0x5619 0x97ef 0x1763 0x580e 0x97aa 0x175c 0x5a03 0x9763 0x175d 0x5bf8 0x9721 0x175a 0x5ded 0x96e4 0x1757 0x5fe2 0x96a7 0x175a 0x61d7 0x966c 0x175a 0x63cc 0x9636 0x1768 0x65c1 0x9600 0x1774 0x67b6 0x95cf 0x1789 0x69aa 0x959c 0x1794 0x6b9f 0x956b 0x179c 0x6d94 0x953f 0x17b1 0x6f89 0x9511 0x17bf 0x717e 0x94e9 0x17d1 0x7373 0x94c1 0x17da 0x7568 0x949b 0x17ef 0x775d 0x9474 0x17fd 0x7952 0x9452 0x1810 0x7b47 0x942f 0x1823 0x7d3c 0x9412 0x1833 0x7f31 0x93fa 0x184f 0x8126 0x93e1 0x186b 0x831b 0x93cb 0x1885 0x8510 0x93b5 0x189d 0x8704 0x93a1 0x18c2 0x88f9 0x938e 0x18f0 0x8aee 0x9375 0x1920 0x8ce3 0x9362 0x1951 0x8ed8 0x9349 0x198f 0x8fd2 0x933d 0x19b2 0x90cd 0x9331 0x19d6 0x92c2 0x9314 0x1a1c 0x94b7 0x92f6 0x1a70 0x96ac 0x92d5 0x1ac6 0x98a1 0x92b3 0x1b26 0x9a96 0x928a 0x1b8f 0x9c8a 0x9263 0x1c06 0x9e7f 0x9237 0x1c87 0xa074 0x9205 0x1d07 0xa269 0x91d0 0x1d94 0xa45e 0x9196 0x1e2c 0xa653 0x9157 0x1ecd 0xa848 0x911b 0x1f7e 0xaa3d 0x90e6 0x2053 0xac32 0x90bb 0x2133 0xae27 0x9097 0x2233 0xb01c 0x9075 0x2344 0xb211 0x9050 0x2461 0xb406 0x9022 0x259a 0xb5fb 0x8fda 0x26d5 0xb7f0 0x8f59 0x280a 0xb9e4 0x8e64 0x2930 0xbbd9 0x8cc8 0x2a6c 0xbdce 0x8a66 0x2c3f 0xbfc3 0x86d7 0x2efd>;
		battery1_profile_t4_col = <0x3>;
		battery1_profile_t4_num = <0x64>;
		battery1_profile_t5 = <0x0 0xaba6 0x3448 0x1f4 0xaad6 0x3448 0x3e8 0xaa19 0x3347 0x5dc 0xa95f 0x31ca 0x7d1 0xa8ab 0x3094 0x9c5 0xa804 0x2f51 0xbb9 0xa769 0x2df3 0xdad 0xa6d4 0x2ccb 0xfa1 0xa64b 0x2bcd 0x1195 0xa5c0 0x2b06 0x1389 0xa53b 0x2a44 0x157e 0xa4bf 0x296b 0x1772 0xa446 0x28be 0x1966 0xa3d0 0x2846 0x1b5a 0xa357 0x27c5 0x1d4e 0xa2e4 0x2752 0x1f42 0xa26e 0x26c4 0x2137 0xa1fc 0x266d 0x232b 0xa186 0x25fe 0x251f 0xa113 0x25ae 0x2713 0xa09d 0x2559 0x2907 0xa031 0x2501 0x2afb 0x9fcb 0x24c3 0x2cef 0x9f61 0x2489 0x2ee3 0x9efb 0x245e 0x30d8 0x9e82 0x242d 0x32cc 0x9e00 0x23ef 0x34c0 0x9d74 0x23ab 0x36b4 0x9cdf 0x2357 0x38a8 0x9c4e 0x2315 0x3a9c 0x9bcc 0x22be 0x3c90 0x9b4c 0x22c1 0x3e85 0x9ae3 0x2288 0x4079 0x9a80 0x22ac 0x426d 0x9a2c 0x2295 0x4461 0x99e2 0x2288 0x4655 0x9997 0x229d 0x4849 0x9950 0x2284 0x4a3d 0x9909 0x2288 0x4c31 0x98bb 0x227f 0x4e26 0x9871 0x228c 0x501a 0x9829 0x225c 0x520e 0x97e2 0x227b 0x5402 0x979b 0x2264 0x55f6 0x975a 0x226e 0x57ea 0x9716 0x227b 0x59de 0x96d8 0x2277 0x5bd3 0x969a 0x229b 0x5dc7 0x965f 0x2284 0x5fbb 0x9624 0x22ac 0x61af 0x95ef 0x22b4 0x63a3 0x95b7 0x22ce 0x6597 0x9586 0x22b4 0x678b 0x9554 0x22f6 0x6980 0x9526 0x22ef 0x6b74 0x94f7 0x230d 0x6d68 0x94cc 0x231b 0x6f5c 0x94a3 0x2327 0x7150 0x947e 0x2361 0x7344 0x945f 0x237f 0x7538 0x9440 0x23a7 0x772d 0x9424 0x23c7 0x7921 0x9408 0x23e6 0x7b15 0x93f0 0x240a 0x7d09 0x93da 0x243f 0x7efd 0x93c4 0x246f 0x80f1 0x93a8 0x2467 0x82e5 0x9393 0x2455 0x84da 0x937d 0x24a4 0x86ce 0x9361 0x24eb 0x88c2 0x9348 0x2544 0x8ab6 0x932f 0x25a1 0x8caa 0x9313 0x2602 0x8e9e 0x92f8 0x266d 0x9092 0x92d9 0x26d7 0x9287 0x92b6 0x274d 0x947b 0x9294 0x27bd 0x966f 0x926f 0x2839 0x9863 0x924a 0x28b1 0x9a57 0x9222 0x2932 0x9c4b 0x91f9 0x29b1 0x9e3f 0x91d1 0x2a44 0xa033 0x91a9 0x2ad1 0xa228 0x9180 0x2b67 0xa41c 0x9158 0x2c03 0xa610 0x9130 0x2ca7 0xa804 0x9107 0x2d5b 0xa9f8 0x90df 0x2e12 0xabec 0x90b4 0x2ef0 0xade0 0x9082 0x2fbb 0xafd4 0x904a 0x30b3 0xb1c9 0x9000 0x31c1 0xb3bd 0x8fa0 0x32ef 0xb5b1 0x8f11 0x343e 0xb7a5 0x8e4e 0x35df 0xb999 0x8d31 0x37ef 0xbb8d 0x8b97 0x3a94 0xbd81 0x89fd 0x3d39 0xbf75 0x8863 0x3fde 0xc16a 0x86c9 0x4283 0xc35e 0x852f 0x4528>;
		battery1_profile_t5_col = <0x3>;
		battery1_profile_t5_num = <0x64>;
		battery2_profile_t0 = <0x0 0xaaff 0x3b6 0x1f4 0xaa73 0x3b6 0x3e8 0xa9f1 0x3af 0x5dc 0xa979 0x3b6 0x7d0 0xa901 0x3a8 0x9c4 0xa893 0x3b6 0xbb8 0xa81b 0x3af 0xdac 0xa7a8 0x3af 0xfa0 0xa730 0x3af 0x1194 0xa6bd 0x3b6 0x1388 0xa645 0x3b6 0x157c 0xa5cd 0x3a8 0x1770 0xa55f 0x3b6 0x1964 0xa4ec 0x3bd 0x1b58 0xa474 0x3bd 0x1d4c 0xa401 0x3b6 0x1f40 0xa393 0x3c4 0x2134 0xa31b 0x3bd 0x2328 0xa2ad 0x3c4 0x251c 0xa23f 0x3c4 0x2710 0xa1d1 0x3cb 0x2904 0xa163 0x3d3 0x2af8 0xa0f5 0x3d3 0x2cec 0xa087 0x3d3 0x2ee0 0xa019 0x3d3 0x30d4 0x9fb5 0x3d3 0x32c8 0x9f51 0x3e1 0x34bc 0x9ee8 0x3da 0x36b0 0x9e84 0x3e8 0x38a4 0x9e25 0x3e8 0x3a98 0x9dc1 0x3ef 0x3c8c 0x9d62 0x3f6 0x3e80 0x9d03 0x3f6 0x4074 0x9ca9 0x3fd 0x4268 0x9c4f 0x405 0x445c 0x9bf5 0x405 0x4650 0x9ba5 0x413 0x4844 0x9b55 0x421 0x4a38 0x9b00 0x428 0x4c2c 0x9ab5 0x43e 0x4e20 0x9a60 0x43e 0x5014 0x9a0b 0x445 0x5208 0x99ac 0x43e 0x53fc 0x9934 0x428 0x55f0 0x989e 0x3e1 0x57e4 0x9826 0x3c4 0x59d8 0x97c2 0x3a8 0x5bcc 0x977c 0x3af 0x5dc0 0x9736 0x3b6 0x5fb4 0x96f5 0x3af 0x61a8 0x96be 0x3af 0x639c 0x9682 0x3af 0x6590 0x964b 0x3af 0x6784 0x9619 0x3af 0x6978 0x95e2 0x3af 0x6b6c 0x95b0 0x3af 0x6d60 0x9588 0x3b6 0x6f54 0x9556 0x3b6 0x7148 0x952e 0x3b6 0x733c 0x9506 0x3c4 0x7530 0x94de 0x3c4 0x7724 0x94c0 0x3d3 0x7918 0x9498 0x3d3 0x7a8f 0x9482 0x3dd 0x7c06 0x9466 0x3e1 0x7dfa 0x9443 0x3da 0x7fee 0x9425 0x3e1 0x81e2 0x9407 0x3e8 0x8359 0x93f1 0x3e8 0x84d0 0x93da 0x3e8 0x86c4 0x93c6 0x3fd 0x88b8 0x939e 0x3ef 0x8aac 0x936c 0x3e1 0x8ca0 0x9321 0x3bd 0x8e94 0x92d6 0x3b6 0x9088 0x929a 0x3b6 0x927c 0x9272 0x3c4 0x9470 0x924a 0x3c4 0x9664 0x9218 0x3b6 0x9858 0x91f0 0x3bd 0x9a4c 0x91c8 0x3bd 0x9c40 0x91a0 0x3b6 0x9e34 0x9182 0x3c4 0xa028 0x915a 0x3cb 0xa21c 0x9128 0x3d3 0xa410 0x90ec 0x3c4 0xa604 0x90ab 0x3bd 0xa7f8 0x9079 0x3cb 0xa9ec 0x9038 0x3cb 0xabe0 0x8fe8 0x3b6 0xadd4 0x8fb6 0x3a8 0xafc8 0x8fac 0x3b6 0xb1bc 0x8fa2 0x3d3 0xb3b0 0x8f98 0x3e8 0xb5a4 0x8f84 0x40c 0xb798 0x8f66 0x445 0xb98c 0x8ef3 0x437 0xbb80 0x8da9 0x3f6 0xbd74 0x8bce 0x405 0xbf68 0x8967 0x41a 0xc15c 0x8615 0x445>;
		battery2_profile_t0_col = <0x3>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t1 = <0x0 0xab40 0x4e6 0x1f4 0xaaaf 0x4e6 0x3e8 0xaa39 0x4f1 0x5dc 0xa9c7 0x4ed 0x7d0 0xa95a 0x4f1 0x9c4 0xa8e6 0x4e8 0xbb8 0xa871 0x4e6 0xdac 0xa7fb 0x4e8 0xfa0 0xa783 0x4e3 0x1194 0xa70d 0x4e6 0x1388 0xa698 0x4df 0x157c 0xa623 0x4eb 0x1770 0xa5ab 0x4df 0x1964 0xa53a 0x4f2 0x1b58 0xa4c2 0x4e6 0x1d4c 0xa44b 0x4e8 0x1f40 0xa3db 0x4f2 0x2134 0xa364 0x4eb 0x2328 0xa2f3 0x4f2 0x251c 0xa283 0x4f2 0x2710 0xa214 0x4fb 0x2904 0xa1a4 0x4f5 0x2af8 0xa137 0x4fe 0x2cec 0xa0c8 0x504 0x2ee0 0xa05b 0x50b 0x30d4 0x9ff1 0x513 0x32c8 0x9f8a 0x520 0x34bc 0x9f25 0x522 0x3633 0x9ed8 0x52b 0x37aa 0x9e8c 0x52c 0x399e 0x9e2e 0x538 0x3b92 0x9dc8 0x540 0x3d86 0x9d68 0x547 0x3f7a 0x9d01 0x547 0x416e 0x9ca4 0x557 0x4362 0x9c49 0x560 0x4556 0x9bf4 0x56c 0x474a 0x9ba2 0x577 0x493e 0x9b4d 0x57e 0x4b32 0x9af1 0x572 0x4d26 0x9a96 0x572 0x4f1a 0x9a32 0x570 0x510e 0x99c2 0x552 0x5302 0x9945 0x522 0x54f6 0x98c1 0x4e2 0x56ea 0x9856 0x4c9 0x58de 0x97f6 0x4ab 0x5ad2 0x97a4 0x49b 0x5cc6 0x975c 0x499 0x5eba 0x971b 0x498 0x60ae 0x96de 0x498 0x62a2 0x96a1 0x48f 0x6496 0x966d 0x497 0x668a 0x9639 0x499 0x687e 0x9606 0x498 0x6a72 0x95db 0x4a2 0x6c66 0x95a9 0x49b 0x6e5a 0x957f 0x4a7 0x704e 0x9555 0x4a9 0x7242 0x952c 0x4a9 0x7436 0x9505 0x4ae 0x762a 0x94e2 0x4b4 0x781e 0x94bd 0x4b9 0x7a12 0x949b 0x4b9 0x7c06 0x947d 0x4c5 0x7dfa 0x945d 0x4c7 0x7fee 0x943e 0x4c9 0x81e2 0x9426 0x4d4 0x83d6 0x9408 0x4d4 0x85ca 0x93eb 0x4d9 0x87be 0x93cb 0x4d7 0x89b2 0x93ab 0x4d2 0x8ba6 0x9384 0x4c2 0x8d9a 0x935e 0x4c0 0x8f8e 0x9334 0x4b1 0x9182 0x930c 0x4ad 0x9376 0x92e7 0x4ae 0x956a 0x92b8 0x4a4 0x975e 0x928f 0x4a0 0x9952 0x926f 0x4ac 0x9b46 0x9249 0x4a4 0x9d3a 0x922b 0x4ac 0x9f2e 0x9201 0x4b4 0xa0a5 0x91db 0x4b5 0xa21c 0x91b0 0x4b6 0xa410 0x9171 0x4b4 0xa604 0x9139 0x4bb 0xa7f8 0x90fa 0x4bf 0xa9ec 0x90b2 0x4c4 0xabe0 0x9064 0x4af 0xadd4 0x9044 0x4b9 0xafc8 0x9039 0x4c6 0xb1bc 0x902f 0x4e0 0xb3b0 0x901e 0x4f7 0xb527 0x9010 0x510 0xb69e 0x8ffa 0x52f 0xb892 0x8fa9 0x559 0xba86 0x8e7b 0x52c 0xbc7a 0x8c99 0x53b 0xbe6e 0x8a20 0x572 0xc062 0x86a1 0x5d3>;
		battery2_profile_t1_col = <0x3>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t2 = <0x0 0xaaf5 0x810 0x1f4 0xaa64 0x810 0x3e8 0xa9ec 0x81f 0x5dc 0xa96f 0x817 0x7d0 0xa8fc 0x810 0x9c4 0xa884 0x809 0xbb8 0xa80c 0x802 0xdac 0xa794 0x7f4 0xfa0 0xa721 0x7f4 0x1194 0xa6a9 0x7fb 0x1388 0xa631 0x7ed 0x157c 0xa5be 0x7ed 0x1770 0xa546 0x7de 0x1964 0xa4d3 0x7de 0x1b58 0xa460 0x7de 0x1d4c 0xa3e8 0x7d7 0x1f40 0xa37a 0x7de 0x2134 0xa307 0x7d7 0x2323 0xa29e 0x7de 0x2517 0xa22b 0x7d7 0x270b 0xa1bd 0x7de 0x28ff 0xa14f 0x7de 0x2af3 0xa0e1 0x7de 0x2ce7 0xa078 0x7e5 0x2edb 0xa00a 0x7e5 0x30cf 0x9fa1 0x7e5 0x32c3 0x9f3d 0x7e5 0x34b7 0x9ee3 0x7fb 0x36ab 0x9e89 0x802 0x389a 0x9e2f 0x802 0x3a8e 0x9db2 0x7f4 0x3c82 0x9d30 0x7f4 0x3e76 0x9cae 0x7ed 0x406a 0x9c45 0x7ed 0x425e 0x9beb 0x7f4 0x4452 0x9ba0 0x809 0x4646 0x9b5a 0x809 0x483a 0x9b0a 0x7fb 0x4a2e 0x9ab0 0x7ed 0x4c22 0x9a4c 0x7d0 0x4e16 0x99e8 0x7bb 0x500a 0x997a 0x797 0x51fe 0x990c 0x773 0x53f2 0x989e 0x748 0x55e6 0x983a 0x72c 0x57da 0x97e5 0x716 0x59ce 0x978b 0x6fa 0x5bc2 0x9745 0x6fa 0x5db6 0x96ff 0x6fa 0x5faa 0x96c3 0x6eb 0x619e 0x9687 0x6eb 0x6392 0x964b 0x6e4 0x6586 0x9619 0x6eb 0x677a 0x95e7 0x6eb 0x6969 0x95b5 0x6fa 0x6b5d 0x9588 0x701 0x6d51 0x955b 0x701 0x6ec8 0x953d 0x704 0x703f 0x951f 0x70f 0x7233 0x94f7 0x70f 0x7427 0x94d4 0x71d 0x761b 0x94b1 0x725 0x780f 0x948e 0x72c 0x7a03 0x946b 0x72c 0x7bf7 0x944d 0x733 0x7deb 0x942a 0x733 0x7fdf 0x9411 0x748 0x81d3 0x93f3 0x741 0x834a 0x93dd 0x745 0x84c1 0x93c6 0x741 0x86b5 0x93b2 0x74f 0x88a9 0x939e 0x757 0x8a9d 0x9380 0x757 0x8c91 0x936c 0x757 0x8e85 0x934e 0x757 0x9079 0x933a 0x765 0x926d 0x931c 0x765 0x9461 0x92fe 0x765 0x9655 0x92d6 0x765 0x9849 0x92b3 0x76c 0x9a3d 0x9290 0x77a 0x9c2c 0x926d 0x789 0x9e20 0x924a 0x7a5 0xa014 0x9218 0x7b3 0xa208 0x91e1 0x7c9 0xa3fc 0x91a0 0x7d7 0xa5f0 0x9169 0x802 0xa7e4 0x9132 0x826 0xa9d8 0x90e7 0x842 0xabcc 0x9097 0x85f 0xadc0 0x9060 0x88a 0xafaf 0x9047 0x8ca 0xb1a3 0x902e 0x90a 0xb397 0x901f 0x967 0xb58b 0x9006 0x9e1 0xb77f 0x8fde 0xa7e 0xb973 0x8f7a 0xb22 0xbb67 0x8e44 0xb7f 0xbd5b 0x8c55 0xc4e 0xbf4f 0x89bc 0xd8f 0xc143 0x8606 0xf7c>;
		battery2_profile_t2_col = <0x3>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t3 = <0x0 0xab45 0xfbd 0x1f4 0xaa96 0xfbd 0x3e8 0xaa05 0xfc4 0x5dc 0xa983 0xfbd 0x7d0 0xa906 0xfb5 0x9c4 0xa884 0xf92 0xbb8 0xa80c 0xf7c 0xdac 0xa794 0xf6e 0xfa0 0xa71c 0xf60 0x1194 0xa6a4 0xf3c 0x1388 0xa62c 0xf27 0x157c 0xa5b9 0xf11 0x1770 0xa546 0xefc 0x1964 0xa4ce 0xeed 0x1b58 0xa460 0xed8 0x1d4c 0xa3ed 0xeb4 0x1f40 0xa37a 0xe9f 0x2139 0xa30c 0xe89 0x232d 0xa29e 0xe7b 0x2521 0xa230 0xe6d 0x2715 0xa1c2 0xe57 0x2909 0xa154 0xe42 0x2afd 0xa0eb 0xe34 0x2cf1 0xa082 0xe1e 0x2ee5 0xa014 0xe10 0x30d9 0x9fb0 0xe10 0x32cd 0x9f51 0xe09 0x34c1 0x9ef7 0xe09 0x36b5 0x9e9d 0xe09 0x38a9 0x9e34 0xe02 0x3a9d 0x9db2 0xdd7 0x3c91 0x9d1c 0xda5 0x3e85 0x9c95 0xd81 0x4079 0x9c1d 0xd73 0x426d 0x9baf 0xd6c 0x4461 0x9b5a 0xd73 0x4655 0x9b05 0xd6c 0x4849 0x9ab5 0xd5d 0x4a3d 0x9a5b 0xd41 0x4c31 0x9a01 0xd1d 0x4e25 0x99a2 0xcf9 0x5019 0x993e 0xcd6 0x520d 0x98e4 0xcc0 0x5401 0x9885 0xcb2 0x55f5 0x9830 0xc9d 0x57e4 0x97db 0xc87 0x59d8 0x978b 0xc80 0x5bcc 0x9745 0xc72 0x5dc0 0x9704 0xc79 0x5fb4 0x96c3 0xc79 0x61ad 0x968c 0xc80 0x63a1 0x9650 0xc80 0x6595 0x961e 0xc87 0x6789 0x95e7 0xc8e 0x697d 0x95b5 0xc95 0x6b71 0x958d 0xcab 0x6d65 0x9560 0xcab 0x6f59 0x9533 0xcb9 0x714d 0x950b 0xcc7 0x7341 0x94e8 0xcd6 0x7535 0x94c0 0xcdd 0x7729 0x949d 0xcf2 0x791d 0x947a 0xcf9 0x7b11 0x945c 0xd16 0x7d05 0x943e 0xd16 0x7ef9 0x9420 0xd24 0x80ed 0x9402 0xd33 0x82e1 0x93ee 0xd48 0x84d5 0x93d5 0xd4f 0x86c9 0x93c6 0xd65 0x88bd 0x93b7 0xd81 0x8ab1 0x93a3 0xd97 0x8ca5 0x9394 0xdba 0x8e99 0x9385 0xdde 0x908d 0x9371 0xe10 0x9281 0x9358 0xe42 0x9475 0x933f 0xe74 0x9669 0x9326 0xebb 0x985d 0x9303 0xefc 0x9a51 0x92e5 0xf4a 0x9c45 0x92c2 0xf99 0x9e39 0x929a 0xfef 0xa032 0x9268 0x1044 0xa226 0x9236 0x10b7 0xa41a 0x91fa 0x1113 0xa60e 0x91b9 0x1186 0xa802 0x9178 0x1206 0xa9f6 0x9137 0x128e 0xabea 0x90ec 0x1324 0xadde 0x909c 0x13ba 0xafd2 0x906f 0x1489 0xb1c6 0x904c 0x1567 0xb3ba 0x9038 0x1676 0xb5ae 0x901a 0x17bf 0xb7a2 0x8ff2 0x1940 0xb996 0x8fac 0x1b02 0xbb8a 0x8f0c 0x1ce1 0xbd7e 0x8da4 0x1e9c 0xbf72 0x8b7e 0x2109 0xc166 0x8890 0x241b 0xc35a 0x8426 0x2774>;
		battery2_profile_t3_col = <0x3>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t4 = <0x0 0xab54 0x1659 0x1f4 0xaaa5 0x1659 0x3e8 0xaa14 0x1668 0x5dc 0xa992 0x166f 0x7d0 0xa910 0x164b 0x9c4 0xa88e 0x1636 0xbb8 0xa811 0x1612 0xdac 0xa799 0x15f5 0xfa0 0xa721 0x15d2 0x1194 0xa6a4 0x15a7 0x1388 0xa631 0x1583 0x157c 0xa5b9 0x1558 0x1770 0xa546 0x1543 0x1964 0xa4d3 0x151f 0x1b58 0xa45b 0x14f4 0x1d4c 0xa3e8 0x14d1 0x1f40 0xa375 0x14ad 0x2134 0xa30c 0x1497 0x2328 0xa299 0x1474 0x251c 0xa230 0x145e 0x2710 0xa1c2 0x1442 0x2904 0xa154 0x1425 0x2af8 0xa0e1 0x1401 0x2cec 0xa06e 0x13de 0x2ee0 0xa005 0x13c8 0x30d4 0x9fa1 0x13ba 0x32c8 0x9f42 0x13a5 0x34bc 0x9ee8 0x13a5 0x36b0 0x9e84 0x1396 0x38a4 0x9dfd 0x135d 0x3a98 0x9d6c 0x132b 0x3c8c 0x9ccc 0x12f2 0x3e80 0x9c31 0x12c0 0x4074 0x9ba5 0x128e 0x4268 0x9b2d 0x1279 0x445c 0x9ace 0x1279 0x4650 0x9a79 0x1271 0x4844 0x9a29 0x1271 0x4a38 0x99d9 0x1263 0x4c2c 0x9993 0x125c 0x4e20 0x9943 0x1247 0x5014 0x98f3 0x1238 0x5208 0x98a3 0x121c 0x53fc 0x9858 0x1215 0x55f0 0x980d 0x121c 0x57e4 0x97c7 0x121c 0x59d8 0x9781 0x121c 0x5bcc 0x973b 0x120d 0x5dc0 0x96ff 0x121c 0x5fb4 0x96be 0x121c 0x61a8 0x9687 0x1223 0x639c 0x9650 0x1231 0x6590 0x9619 0x1231 0x6784 0x95e7 0x1247 0x6978 0x95b5 0x1247 0x6b6c 0x9588 0x125c 0x6d60 0x955b 0x126a 0x6f54 0x9533 0x1280 0x7148 0x9506 0x1287 0x733c 0x94e3 0x129c 0x7530 0x94bb 0x12ab 0x7724 0x9498 0x12c7 0x7918 0x9475 0x12ce 0x7b0c 0x9452 0x12e4 0x7d00 0x9434 0x12f2 0x7ef4 0x9420 0x130f 0x80e8 0x9402 0x1316 0x82dc 0x93ee 0x1339 0x84d0 0x93da 0x1348 0x86c4 0x93c6 0x1364 0x88b8 0x93b7 0x1388 0x8aac 0x93a3 0x13ba 0x8ca0 0x9394 0x13ec 0x8e94 0x9380 0x1425 0x9088 0x936c 0x1457 0x927c 0x9353 0x1497 0x9470 0x933f 0x14df 0x9664 0x9321 0x152d 0x9858 0x9303 0x158a 0x9a4c 0x92e5 0x15e7 0x9c40 0x92bd 0x163d 0x9e34 0x9295 0x169a 0xa028 0x9268 0x1705 0xa21c 0x923b 0x177e 0xa410 0x9209 0x17f1 0xa604 0x91d2 0x1863 0xa7f8 0x9196 0x18f2 0xa9ec 0x9155 0x1981 0xabe0 0x910f 0x1a1e 0xadd4 0x90d8 0x1ad0 0xafc8 0x90a6 0x1ba7 0xb1bc 0x9083 0x1c92 0xb3b0 0x906a 0x1dc5 0xb5a4 0x904c 0x1f23 0xb798 0x901f 0x20c2 0xb98c 0x8fcf 0x2292 0xbb80 0x8f2f 0x24a3 0xbd74 0x8dd6 0x26a5 0xbf68 0x8bbf 0x293d 0xc15c 0x88cc 0x2ca5 0xc33c 0x8494 0x2c4f>;
		battery2_profile_t4_col = <0x3>;
		battery2_profile_t4_num = <0x64>;
		battery2_profile_t5 = <0x0 0xab4f 0x2e6e 0x1f4 0xaa5a 0x2e6e 0x3e8 0xa983 0x2dc2 0x5dc 0xa8c0 0x2cd7 0x7d0 0xa80c 0x2bdd 0x9c4 0xa762 0x2af1 0xbb8 0xa6c2 0x2a1b 0xdac 0xa631 0x295a 0xfa0 0xa5a0 0x28a7 0x1194 0xa519 0x27fc 0x1388 0xa497 0x275f 0x157c 0xa41f 0x26d7 0x1770 0xa3a2 0x264f 0x1964 0xa32f 0x25e4 0x1b58 0xa2b7 0x2572 0x1d4c 0xa244 0x2507 0x1f40 0xa1d1 0x24aa 0x2134 0xa159 0x243f 0x2328 0xa0eb 0x23f0 0x251c 0xa07d 0x23a9 0x2710 0xa014 0x2361 0x2904 0x9fba 0x2336 0x2af8 0x9f56 0x22fd 0x2cec 0x9ee3 0x22c4 0x2ee0 0x9e6b 0x2284 0x30d4 0x9ddf 0x222e 0x32c8 0x9d49 0x21d8 0x34bc 0x9cbd 0x2183 0x36b0 0x9c31 0x2142 0x38a4 0x9bb4 0x2102 0x3a98 0x9b46 0x20de 0x3c8c 0x9ae2 0x20d0 0x3e80 0x9a8d 0x20c2 0x4074 0x9a3d 0x20bb 0x4268 0x99f2 0x20b3 0x445c 0x99a7 0x20b3 0x4650 0x9957 0x209e 0x4844 0x990c 0x2097 0x4a38 0x98c1 0x2090 0x4c2c 0x9871 0x2081 0x4e20 0x982b 0x2081 0x5014 0x97e5 0x2073 0x5208 0x979f 0x206c 0x53fc 0x9759 0x206c 0x55f0 0x971d 0x2073 0x57e4 0x96dc 0x2073 0x59d8 0x969b 0x206c 0x5bcc 0x9664 0x207a 0x5dc0 0x962d 0x207a 0x5fb4 0x95f1 0x2089 0x61a8 0x95bf 0x2097 0x639c 0x958d 0x209e 0x6590 0x955b 0x20a5 0x6784 0x952e 0x20bb 0x6978 0x9501 0x20c2 0x6b6c 0x94d4 0x20d0 0x6d60 0x94b1 0x20ed 0x6f54 0x948e 0x2102 0x7148 0x9470 0x2126 0x733c 0x9457 0x2149 0x7530 0x9439 0x215f 0x7724 0x9425 0x2191 0x7918 0x9411 0x21bc 0x7b0c 0x93f8 0x21f5 0x7d00 0x93e4 0x223c 0x7ef4 0x93d0 0x228b 0x80e8 0x93b7 0x22e1 0x82dc 0x93a3 0x2345 0x84d0 0x938a 0x23a9 0x86c4 0x9376 0x2429 0x88b8 0x935d 0x24b1 0x8aac 0x9344 0x2531 0x8ca0 0x9326 0x25c0 0x8e94 0x930d 0x265d 0x9088 0x92ef 0x26f3 0x927c 0x92d1 0x2798 0x9470 0x92a9 0x282e 0x9664 0x928b 0x28d9 0x9858 0x9268 0x2976 0x9a4c 0x9245 0x2a22 0x9c40 0x921d 0x2abf 0x9e34 0x91f5 0x2b5c 0xa028 0x91c8 0x2be4 0xa21c 0x91a0 0x2c7a 0xa410 0x9173 0x2d17 0xa604 0x914b 0x2db4 0xa7f8 0x911e 0x2e51 0xa9ec 0x90f6 0x2efd 0xabe0 0x90ce 0x2faf 0xadd4 0x90a1 0x307e 0xafc8 0x906f 0x315c 0xb13f 0x9042 0x3212 0xb2b6 0x9010 0x32d6 0xb4aa 0x8fc0 0x3409 0xb69e 0x8f52 0x3560 0xb892 0x8eb7 0x36f7 0xbad9 0x8dbb 0x38e4 0xbce8 0x8c91 0x37b8 0xbec5 0x8afe 0x3578 0xc09e 0x887a 0x31e1 0xc290 0x844d 0x2bec>;
		battery2_profile_t5_col = <0x3>;
		battery2_profile_t5_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100_T0 = <0x62>;
		g_FG_PSEUDO100_T1 = <0x62>;
		g_FG_PSEUDO100_T2 = <0x62>;
		g_FG_PSEUDO100_T3 = <0x62>;
		g_FG_PSEUDO100_T4 = <0x62>;
		phandle = <0xba>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x26 0x1a 0x26 0x26>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x85 0x8 0x0 0x73 0x8 0x0 0x8d 0x8>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0x9e 0x8>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0xfa 0x8>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0xfb 0x8>;
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0xfc 0x8>;
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x0 0x1a01b000 0x0 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x0 0x1a013000 0x0 0x1000>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x0 0x1a00b000 0x0 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x0 0x1a01c000 0x0 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x0 0x1a024000 0x0 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x0 0x1a014000 0x0 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x0 0x1a01d000 0x0 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x0 0x1a025000 0x0 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x0 0x1a015000 0x0 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0xe7>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x102 0x8>;
		reg = <0x0 0x1a050000 0x0 0x1000>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x103 0x8>;
		reg = <0x0 0x1a051000 0x0 0x1000>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x100 0x8>;
		reg = <0x0 0x1a052000 0x0 0x1000>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x101 0x8>;
		reg = <0x0 0x1a053000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-camsys", "syscon";
		phandle = <0x64>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsysisp@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0xe4>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	ccifdriver@10209000 {
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x26 0x29 0x26 0x2c 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
		compatible = "mediatek,ccci_ccif";
		interrupts = <0x0 0xa4 0x8 0x0 0xa5 0x8>;
		mediatek,sram_size = <0x200>;
		phandle = <0xb0>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	ccu@1a0b1000 {
		clock-names = "CCU_CLK_CAM_CCU", "CAM_PWR";
		clocks = <0x64 0x8 0x27 0xa>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x105 0x8>;
		reg = <0x0 0x1a0b1000 0x0 0x10000>;
	};

	cdfinger {
		compatible = "mediatek,mtk_finger";
		phandle = <0xb8>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "SwitchCharging";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bootmode = <0x22>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		disable_pd_dual;
		dual_polling_ieoc = <0x6ddd0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x206>;
		pe40_r_cable_2a_lower = <0x17f>;
		pe40_r_cable_3a_lower = <0xf5>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0xf1>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x22>;
	};

	cldmadriver@10014000 {
		cldma-infracfg = <0x26>;
		clock-names = "infra-cldma-bclk";
		clocks = <0x26 0x32>;
		compatible = "mediatek,ccci_cldma";
		interrupts = <0x0 0xb4 0x4>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_generation = <0x1895>;
		mediatek,platform = <0x1a53>;
		phandle = <0xb1>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000>;
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x24>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x15>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x7c>;
		};
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mboxes = <0x37 0x16 0x0 0x2 0x37 0x17 0x0 0x1>;
		mediatek,gce = <0x37>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn";
		clocks = <0x27 0x1>;
		compatible = "mediatek,mt6768-consys";
		interrupts = <0x0 0x11c 0x8 0x0 0x4e 0x8 0x0 0x11f 0x1>;
		memory-region = <0x43>;
		phandle = <0xd2>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
		wifi_ant_swap_gpio = <0x20 0x6c 0x0>;
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		phandle = <0x77>;
		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};

				core4 {
					cpu = <0xf>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0x74>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0x75>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xb>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xc>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xd>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xe>;
			reg = <0x300>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0xf>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x2>;
			phandle = <0x10>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0xa>;
			phandle = <0x11>;
			reg = <0x600>;
		};

		cpu@103 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0xa>;
			phandle = <0x12>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			idlebus26m {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x8>;
				status = "okay";
			};

			idledram {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x6>;
				status = "okay";
			};

			idlesyspll {
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x7>;
				status = "okay";
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x5>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x4>;
			};

			standby {
				arm,psci-suspend-param = <0x1>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x3>;
			};

			suspend {
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x9>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x26 0x43>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8>;
		nr_channel = <0x3>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd400000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd410000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd420000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd430000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd440000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd510000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd520000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd530000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd540000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd610000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd620000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd630000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd640000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd710000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd720000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd730000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd740000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd800000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd810000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd820000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd830000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd840000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd910000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd920000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd930000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd940000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda40000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb40000 0x0 0x1000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0x9d 0x8>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x0 0xd040000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0x7d>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	dev_ril_bridge_pdata {
		compatible = "samsung,dev_ril_bridge_pdata";
		status = "okay";
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x26 0x28>;
		compatible = "mediatek,mt6768-devapc";
		interrupts = <0x0 0x9f 0x8>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,check_dfd_support = <0x1>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_latch_offset = <0x48>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0xbc>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x10e 0x8>;
		reg = <0x0 0x15022000 0x0 0x3000>;
	};

	disp_aal0@14011000 {
		compatible = "mediatek,disp_aal0";
		interrupts = <0x0 0xeb 0x8>;
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	disp_ccorr0@14010000 {
		compatible = "mediatek,disp_ccorr0";
		interrupts = <0x0 0xea 0x8>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	disp_color0@1400f000 {
		clock-names = "MDP_COLOR";
		clocks = <0x2b 0xc>;
		compatible = "mediatek,disp_color0";
		interrupts = <0x0 0xe9 0x8>;
		phandle = <0x32>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_dither0@14013000 {
		compatible = "mediatek,disp_dither0";
		interrupts = <0x0 0xed 0x8>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	disp_gamma0@14012000 {
		compatible = "mediatek,disp_gamma0";
		interrupts = <0x0 0xec 0x8>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		interrupts = <0x0 0xdf 0x8>;
		phandle = <0x34>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@1400b000 {
		compatible = "mediatek,disp_ovl0";
		interrupts = <0x0 0xe6 0x8>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_ovl0_2l@1400c000 {
		compatible = "mediatek,disp_ovl0_2l";
		interrupts = <0x0 0xf2 0x8>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@1400d000 {
		compatible = "mediatek,disp_rdma0";
		interrupts = <0x0 0xe7 0x8>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_rsz0@14015000 {
		compatible = "mediatek,disp_rsz0";
		interrupts = <0x0 0x125 0x8>;
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	disp_wdma0@1400e000 {
		compatible = "mediatek,disp_wdma0";
		interrupts = <0x0 0xe8 0x8>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
		clocks = <0x27 0x3 0x2b 0x13 0x2b 0x14 0x2b 0x15 0x2b 0x16 0x2b 0x7 0x2b 0x8 0x2b 0xa 0x2b 0xb 0x2b 0xc 0x2b 0xd 0x2b 0xe 0x2b 0xf 0x2b 0x10 0x2b 0x11 0x2b 0x1e 0x2b 0x1c 0x2b 0x1f 0x2b 0x9 0x46 0x15 0x14 0x63 0x26 0x31 0x15 0x14 0x1b 0x14 0x2e 0x14 0x30>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x63>;
	};

	dma-controller@11000980 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x26 0x26>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		dma-requests = <0x4>;
		interrupts = <0x0 0x66 0x8 0x0 0x67 0x8 0x0 0x68 0x8 0x0 0x72 0x8>;
		phandle = <0x39>;
		reg = <0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80 0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		clocks = <0x25 0x3>;
		compatible = "mediatek,dpe";
		interrupts = <0x0 0x10f 0x8>;
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dramc@1022a000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022c000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
	};

	drcc {
		compatible = "mediatek,drcc";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		phandle = <0xcf>;
		state = <0xff>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		interrupts = <0x0 0xee 0x8>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0xde>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@00110800 {
		B-table = <0x7d0 0x48 0x1 0x1 0x79e 0x45 0x1 0x1 0x76c 0x41 0x1 0x1 0x73a 0x3d 0x1 0x1 0x708 0x3a 0x1 0x1 0x6ae 0x36 0x1 0x1 0x655 0x32 0x1 0x1 0x60c 0x30 0x2 0x1 0x5a3 0x2b 0x2 0x1 0x54a 0x27 0x2 0x1 0x4f1 0x24 0x2 0x1 0x498 0x20 0x2 0x1 0x43f 0x1d 0x2 0x1 0x3e6 0x19 0x2 0x1 0x38d 0x16 0x2 0x1 0x352 0x13 0x2 0x1>;
		CCI-table = <0x4a3 0x38 0x2 0x1 0x460 0x34 0x2 0x1 0x419 0x30 0x2 0x1 0x3f6 0x2e 0x2 0x1 0x3c1 0x2b 0x2 0x1 0x38d 0x28 0x2 0x1 0x358 0x24 0x2 0x1 0x335 0x22 0x2 0x1 0x300 0x1f 0x2 0x1 0x2dd 0x1d 0x4 0x1 0x2ba 0x1b 0x4 0x1 0x297 0x19 0x4 0x1 0x274 0x17 0x4 0x1 0x251 0x15 0x4 0x1 0x3a 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		L-table = <0x6a4 0x38 0x2 0x1 0x659 0x35 0x2 0x1 0x5dc 0x30 0x2 0x1 0x5aa 0x2e 0x2 0x1 0x55f 0x2b 0x2 0x1 0x52d 0x29 0x2 0x1 0x4fb 0x27 0x2 0x1 0x497 0x22 0x2 0x1 0x44c 0x29 0x2 0x1 0x41a 0x1d 0x2 0x1 0x3e7 0x1b 0x2 0x1 0x3b6 0x19 0x2 0x1 0x384 0x17 0x2 0x1 0x352 0x15 0x4 0x1 0x306 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6768-dvfsp";
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xb4>;
		reg = <0x0 0x110800 0x0 0x1400 0x0 0x110800 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		phandle = <0xac>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x110780 0x0 0x80>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xb1 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x8e 0x8>;
		phandle = <0xca>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efuse@11c10000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x38>;
		reg = <0x0 0x11c10000 0x0 0x10000>;

		segment@78 {
			phandle = <0x61>;
			reg = <0x78 0x4>;
		};
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x0 0x10004000 0x0 0x1000>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11ce0000 0x0 0x10000>;
	};

	eint@1000b000 {
		compatible = "mediatek,eint";
		interrupts = <0x0 0xba 0x4>;
		phandle = <0x1f>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		interrupts = <0x0 0xa1 0x8>;
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x0 0x10226000 0x0 0x1000>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		dev-conn = <0x72>;
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0xf3>;
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		clocks = <0x25 0x2>;
		compatible = "mediatek,fdvt";
		interrupts = <0x0 0x111 0x8>;
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xb7>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xe8>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x0>;
		phandle = <0xe9>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	flashlights_sgm3785_gpio {
		compatible = "mediatek,flashlights_sgm3785_gpio";
		decouple = <0x1>;
		phandle = <0xea>;
		status = "okay";

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	focaltech_fp {
		compatible = "focaltech,fp";
		phandle = <0xfb>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10238000 {
		#clock-cells = <0x1>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		buf_underrun_event_0 = <0x8c>;
		camsv_0_pass1_done = <0x143>;
		camsv_1_pass1_done = <0x144>;
		camsv_2_pass1_done = <0x145>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
		clocks = <0x26 0x9 0x26 0x18 0x27 0x3>;
		compatible = "mediatek,gce", "syscon";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		disp_2l_ovl0_frame_done = <0x1c>;
		disp_2l_ovl0_sof = <0x8>;
		disp_aal0_frame_done = <0x22>;
		disp_aal0_sof = <0xd>;
		disp_ccorr0_frame_done = <0x21>;
		disp_ccorr0_sof = <0xc>;
		disp_color0_frame_done = <0x20>;
		disp_color0_sof = <0xb>;
		disp_dither0_frame_done = <0x24>;
		disp_dither0_sof = <0xf>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_dsi0_frame_done = <0x25>;
		disp_dsi0_sof = <0x10>;
		disp_gamma0_frame_done = <0x23>;
		disp_gamma0_sof = <0xe>;
		disp_mutex_reg = <0x14016000 0x1000>;
		disp_ovl0_frame_done = <0x1b>;
		disp_ovl0_frame_rst_done_pusle = <0x98>;
		disp_ovl0_sof = <0x7>;
		disp_pwm0_sof = <0x13>;
		disp_rdma0_frame_done = <0x1e>;
		disp_rdma0_sof = <0x9>;
		disp_rsz0_frame_done = <0x1d>;
		disp_rsz0_sof = <0x11>;
		disp_wdma0_frame_done = <0x1f>;
		disp_wdma0_rst_done = <0x93>;
		disp_wdma0_sof = <0xa>;
		dsi0_done_event = <0x8f>;
		dsi0_irq_event = <0x8e>;
		dsi0_te_event = <0x8d>;
		dsi0_te_from_infra = <0x382>;
		dve_frame_done = <0x114>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gce_mbox_bdg = <0x37>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay_sof = <0x12>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interrupts = <0x0 0xaa 0x8>;
		isp_frame_done_b = <0x142>;
		jpgenc_done = <0x123>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x35 0x0 0x0 0x4 0x35 0x2 0x0 0x5 0x35 0x3 0x0 0x4 0x35 0x4 0x0 0x4 0x35 0x6 0x0 0x3 0x35 0x7 0xffffffff 0x2 0x36 0x8 0x0 0x4 0x36 0x9 0x0 0x4 0x36 0xa 0x0 0x1 0x35 0xb 0x0 0x1 0x35 0xc 0x0 0x1 0x35 0xd 0x0 0x1 0x35 0xe 0x0 0x1 0x35 0xf 0xffffffff 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_ccorr0 = <0x33>;
		mdp_ccorr0_frame_done = <0x15>;
		mdp_ccorr0_sof = <0x1>;
		mdp_color0 = <0x32>;
		mdp_rdma0 = <0x2c>;
		mdp_rdma0_frame_done = <0x14>;
		mdp_rdma0_rst_done = <0x97>;
		mdp_rdma0_sof = <0x0>;
		mdp_rsz0 = <0x2d>;
		mdp_rsz0_frame_done = <0x16>;
		mdp_rsz0_sof = <0x2>;
		mdp_rsz1 = <0x2e>;
		mdp_rsz1_frame_done = <0x17>;
		mdp_rsz1_sof = <0x3>;
		mdp_tdshp0 = <0x31>;
		mdp_tdshp0_frame_done = <0x1a>;
		mdp_tdshp0_sof = <0x6>;
		mdp_wdma0 = <0x2f>;
		mdp_wdma_frame_done = <0x19>;
		mdp_wdma_rst_done = <0x94>;
		mdp_wdma_sof = <0x4>;
		mdp_wrot0 = <0x30>;
		mdp_wrot0_rst_done = <0x95>;
		mdp_wrot0_sof = <0x5>;
		mdp_wrot0_write_frame_done = <0x18>;
		mediatek,mailbox-gce = <0x35>;
		mipitx0_base = <0x11c80000 0x63 0xffff0000>;
		mm_mutex = <0x34>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x2b>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0xb6>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		reg = <0x0 0x10238000 0x0 0x4000>;
		rsc_frame_done = <0x116>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		secure_thread = <0x6 0x8>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		sram_share_cnt = <0x1>;
		sram_share_engine = <0xd>;
		sram_share_event = <0x2c6>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		tsf_done = <0x146>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_128byte_cnt_done = <0x125>;
		venc_frame_done = <0x121>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		venc_mb_done = <0x124>;
		venc_pause_done = <0x122>;
		wmf_frame_done = <0x115>;
	};

	gce_mbox@10238000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x26 0x9 0x26 0x18>;
		compatible = "mediatek,mt6768-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xaa 0x8>;
		phandle = <0x35>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	gce_mbox_bdg {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		compatible = "mediatek,mailbox-gce-bdg";
		mboxes = <0x37 0x14 0x0 0x2 0x37 0x15 0x0 0x1>;
		phandle = <0x37>;
	};

	gce_mbox_svp@10238000 {
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x26 0x9 0x26 0x18>;
		compatible = "mediatek,mailbox-gce-svp";
		interrupts = <0x0 0xaa 0x8 0x0 0xab 0x8>;
		phandle = <0x36>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x62>;
		phandle = <0x5f>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xff>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio", "syscon";
		phandle = <0x16>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpufreq {
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		clocks = <0x14 0x54 0x14 0x26 0x14 0x6 0x60 0x0 0x27 0x9 0x27 0x4 0x27 0x7 0x27 0x8>;
		compatible = "mediatek,mt6768-gpufreq";
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x61>;
		phandle = <0x62>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xcb 0x8>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xaf>;
	};

	i2c0@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002a00>;
		id = <0x0>;
		interrupts = <0x0 0x69 0x8>;
		mem_len = <0x200>;
		phandle = <0xc0>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x53>;
		sda-gpio-id = <0x52>;
	};

	i2c1@11008000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002a00>;
		id = <0x1>;
		interrupts = <0x0 0x6a 0x8>;
		mem_len = <0x200>;
		phandle = <0xc1>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x54>;
		sda-gpio-id = <0x51>;
	};

	i2c2@11009000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002800>;
		id = <0x2>;
		interrupts = <0x0 0x6b 0x8>;
		mem_len = <0x200>;
		phandle = <0xc2>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
		rsel_cfg = <0xf0>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c3@1100f000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x3>;
		interrupts = <0x0 0x6c 0x8>;
		mem_len = <0x200>;
		phandle = <0xc3>;
		pu_cfg = <0x60>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x100>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x32>;
		sda-gpio-id = <0x33>;
	};

	i2c4@11011000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x10002800>;
		id = <0x4>;
		interrupts = <0x0 0x6d 0x8>;
		mem_len = <0x200>;
		phandle = <0xc4>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000400 0x0 0x180>;
		rsel_cfg = <0xf0>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11016000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x5>;
		interrupts = <0x0 0x93 0x8>;
		mem_len = <0x200>;
		phandle = <0xc5>;
		pu_cfg = <0x60>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x30>;
		sda-gpio-id = <0x31>;
	};

	i2c6@1100d000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002000>;
		id = <0x6>;
		interrupts = <0x0 0x94 0x8>;
		mem_len = <0x200>;
		phandle = <0xc6>;
		pu_cfg = <0x60>;
		reg = <0x0 0x1100d000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x59>;
		sda-gpio-id = <0x5a>;
	};

	i2c7@11004000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x10002600>;
		id = <0x7>;
		interrupts = <0x0 0x6e 0x8>;
		mem_len = <0x200>;
		phandle = <0xc7>;
		pu_cfg = <0x60>;
		reg = <0x0 0x11004000 0x0 0x1000 0x0 0x11000680 0x0 0x180>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0xaf>;
		sda-gpio-id = <0xb0>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0x5e>;
			reg = <0x34>;
			status = "okay";
		};
	};

	i2c8@11005000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x26 0xb 0x26 0x26>;
		compatible = "mediatek,i2c";
		id = <0x8>;
		interrupts = <0x0 0x6f 0x8>;
		phandle = <0xc8>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000800 0x0 0x180>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		control_irq_sel = [01];
		dma_support = [03];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0xbf>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	imgsys_config@15020000 {
		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
		clocks = <0x27 0x3 0x27 0x5 0x27 0xa 0x25 0x1 0x64 0x2 0x64 0x3 0x64 0x4 0x64 0x5 0x64 0x6 0x64 0x7>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0xdf>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x0 0xe000000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x0 0xe100000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x0 0xe200000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x0 0xe300000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x0 0xe400000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x0 0xe500000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x0 0xe600000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x0 0xe700000 0x0 0x100000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,common-infracfg_ao", "mediatek,infracfg_ao", "syscon";
		interrupts = <0x0 0x47 0x1>;
		phandle = <0x26>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x13>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x13>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;
	};

	intpol-controller@0 {
		#interrupt-cells = <0x3>;
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		interrupt-parent = <0x13>;
		phandle = <0x1>;
		reg = <0x0 0xc53a650 0x0 0x50>;
	};

	io_cfg_bl@10002600 {
		compatible = "mediatek,io_cfg_bl";
		phandle = <0x1a>;
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	io_cfg_lb@10002400 {
		compatible = "mediatek,io_cfg_lb";
		phandle = <0x19>;
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	io_cfg_lm@10002200 {
		compatible = "mediatek,io_cfg_lm";
		phandle = <0x18>;
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	io_cfg_lt@10002000 {
		compatible = "mediatek,io_cfg_lt";
		phandle = <0x17>;
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	io_cfg_rb@10002a00 {
		compatible = "mediatek,io_cfg_rb";
		phandle = <0x1c>;
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	io_cfg_rm@10002800 {
		compatible = "mediatek,io_cfg_rm";
		phandle = <0x1b>;
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	io_cfg_rt@10002c00 {
		compatible = "mediatek,io_cfg_rt";
		phandle = <0x1d>;
		reg = <0x0 0x10002c00 0x0 0x200>;
	};

	io_cfg_tl@10002e00 {
		compatible = "mediatek,io_cfg_tl";
		phandle = <0x1e>;
		reg = <0x0 0x10002e00 0x0 0x200>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0xfd>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0xf7>;
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
	};

	kd_camera_hw1@1a040000 {
		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG", "CLK_SCP_SYS_CAM";
		clocks = <0x14 0x56 0x14 0x57 0x14 0x58 0x14 0x59 0x14 0x14 0x14 0x13 0x14 0x1d 0x14 0x11 0x14 0x1c 0x14 0x12 0x15 0x64 0x4 0x46 0xe 0x46 0x12 0x6b 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x6f 0x0 0x70 0x0 0x14 0x6d 0x14 0x1a 0x27 0xa>;
		compatible = "mediatek,camera_hw";
		phandle = <0xe6>;
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	kp@10010000 {
		clock-names = "kpd";
		clocks = <0x15>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x49 0x2>;
		mediatek,boot_mode = <0x1>;
		phandle = <0xaa>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x35 0x9 0x35 0x11 0x35 0x0>;
		mboxes = <0x35 0x8 0x0 0x1 0x35 0x9 0xffffffff 0x1 0x35 0xa 0x0 0x1>;
		mediatek,gce-subsys = <0x63 0x1>;
		mediatek,mailbox-gce = <0x35>;
		mmsys_config = <0x2b>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0xf0>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@10205000 {
		cell-index = <0x0>;
		clock-names = "ISP_CLK_IMG_DIP";
		clocks = <0x25 0x1>;
		compatible = "mediatek,m4u";
		interrupts = <0x0 0xae 0x8>;
		reg = <0x0 0x10205000 0x0 0x1000>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		ged-supply = <0x5f>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x112 0x8 0x0 0x113 0x8 0x0 0x114 0x8 0x0 0x115 0x8 0x0 0x116 0x8>;
		reg = <0x0 0x13040000 0x0 0x4000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17050000 0x0 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17070000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcdi@0010fc00 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x1>;
		phandle = <0x79>;
		reg = <0x0 0x10fc00 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0xae>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x100>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x101>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x2a 0x2>;
		phandle = <0xb3>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x0 0x10015000 0x0 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c900 0x0 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x0 0x10015800 0x0 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x0 0x10015400 0x0 0x400>;
	};

	mddriver@10014000 {
		_vcore-supply = <0x29>;
		_vmodem-supply = <0x28>;
		ccci-infracfg = <0x26>;
		clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x27 0x0 0x26 0x32 0x26 0x29 0x26 0x2c 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
		interrupts = <0x0 0xb4 0x4 0x0 0xa4 0x8 0x0 0xa5 0x8 0x0 0x4b 0x2>;
		mediatek,ap_plat_info = <0x1a70>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_generation = <0x1895>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x3>;
		mediatek,offset_apon_md1 = <0x1c24>;
		phandle = <0xb2>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000 0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_ccorr0@14005000 {
		clock-names = "MDP_CCORR";
		clocks = <0x2b 0x1>;
		compatible = "mediatek,mdp_ccorr0";
		interrupts = <0x0 0xef 0x8>;
		phandle = <0x33>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	mdp_rdma0@14004000 {
		clock-names = "MDP_RDMA0";
		clocks = <0x2b 0x0>;
		compatible = "mediatek,mdp_rdma0";
		interrupts = <0x0 0xe0 0x8>;
		phandle = <0x2c>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	mdp_rsz0@14006000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x2b 0x2>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0xe1 0x8>;
		phandle = <0x2d>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	mdp_rsz1@14007000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x2b 0x3>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0xe2 0x8>;
		phandle = <0x2e>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	mdp_tdshp0@1400a000 {
		clock-names = "MDP_TDSHP";
		clocks = <0x2b 0x4>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x31>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	mdp_wdma0@14008000 {
		clock-names = "MDP_WDMA";
		clocks = <0x2b 0x6>;
		compatible = "mediatek,mdp_wdma0";
		interrupts = <0x0 0xe5 0x8>;
		phandle = <0x2f>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	mdp_wrot0@14009000 {
		clock-names = "MDP_WROT0";
		clocks = <0x2b 0x5>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0xe4 0x8>;
		phandle = <0x30>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0xec>;
		prot-region-based-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-region-based-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x5000000>;
	};

	mfg_cfg@13000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "syscon";
		phandle = <0x60>;
		reg = <0x0 0x13000000 0x0 0x1000>;
	};

	mif_pdata {
		compatible = "sec_modem,modem_pdata";
		mif,ipc_version = <0x32>;
		mif,link_attrs = <0x7c8>;
		mif,link_name = "shmem";
		mif,link_types = <0x200>;
		mif,modem_net = <0x0>;
		mif,modem_type = <0xa>;
		mif,name = "MTKap";
		mif,num_iodevs = <0x5>;
		mif,use_handover = <0x0>;
		status = "okay";

		iodevs {

			io_device_0 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x52>;
				iod,name = "umts_boot0";
			};

			io_device_1 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x50>;
				iod,name = "umts_ipc0";
			};

			io_device_2 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x51>;
				iod,name = "umts_ipc1";
			};

			io_device_3 {
				iod,app = "smdexe";
				iod,attrs = <0x2>;
				iod,format = <0x1>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x3>;
				iod,name = "umts_router";
			};

			io_device_4 {
				iod,app = "CSVT";
				iod,attrs = <0x2>;
				iod,format = <0x1>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x52>;
				iod,name = "umts_csd";
			};
		};
	};

	mipi_rx_ana_csi0a@11c10000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
		phandle = <0x6b>;
		reg = <0x0 0x11c10000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x11c11000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
		phandle = <0x6d>;
		reg = <0x0 0x11c12000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
		phandle = <0x6e>;
		reg = <0x0 0x11c13000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
		phandle = <0x6f>;
		reg = <0x0 0x11c14000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
		phandle = <0x70>;
		reg = <0x0 0x11c15000 0x0 0x1000>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11c80000 0x0 0x10000>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	mmc@11230000 {
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		clocks = <0x14 0x3c 0x26 0x1c 0x26 0x4c 0x26 0x44>;
		compatible = "mediatek,mt6768-mmc";
		host-function = <0x0>;
		host-index = <0x0>;
		hs400-ds-delay = <0x12814>;
		interrupts = <0x0 0x64 0x8>;
		max-frequency = <0xbebc200>;
		mediatek,cqhci;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xd0>;
		pinctrl-0 = <0x3a>;
		pinctrl-1 = <0x3b>;
		pinctrl-2 = <0x3c>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11cd0000 0x0 0x1000>;
		status = "okay";
		vmmc-supply = <0x3d>;
	};

	mmc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-gpios = <0x20 0x12 0x0>;
		clock-names = "source", "hclk", "source_cg";
		clocks = <0x14 0x3d 0x26 0x1d 0x26 0x4d>;
		compatible = "mediatek,mt6768-mmc";
		host-function = <0x1>;
		host-index = <0x1>;
		interrupts = <0x0 0x65 0x8>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0xd1>;
		pinctrl-0 = <0x3e>;
		pinctrl-1 = <0x3f>;
		pinctrl-2 = <0x40>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		reg = <0x0 0x11240000 0x0 0x10000 0x0 0x11c90000 0x0 0x1000>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x41>;
		vqmmc-supply = <0x42>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2";
		cam_step0 = <0x222 0x1 0x2 0x7>;
		cam_step1 = <0x138 0x1 0x2 0x4>;
		cam_step2 = <0xe4 0x1 0x2 0x5>;
		clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_venc_sel_ck", "mmdvfs_clk_cam_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck", "mmdvfs_clk_univpll_d3_ck", "mmdvfs_clk_syspll_d2_ck";
		clocks = <0x14 0x52 0x14 0x6e 0x14 0x6f 0x14 0x21 0x14 0x17 0x14 0x22 0x14 0x19 0x14 0x1>;
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "mm_step0", "mm_step1", "mm_step2";
		img_freq = "mm_step0", "mm_step1", "mm_step2";
		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
		mm_step0 = <0x1c9 0x1 0x0 0x3>;
		mm_step1 = <0x138 0x1 0x0 0x4>;
		mm_step2 = <0xe4 0x1 0x0 0x5>;
		vdec_freq = "mm_step0", "mm_step1", "mm_step2";
		venc_freq = "venc_step0", "venc_step1", "venc_step2";
		venc_step0 = <0x1c9 0x1 0x1 0x3>;
		venc_step1 = <0x1a0 0x1 0x1 0x6>;
		venc_step2 = <0x138 0x1 0x1 0x4>;
		vopp_steps = <0x0 0x1 0x3>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
		clocks = <0x2b 0x17 0x2b 0x1c 0x2b 0x1d>;
		compatible = "mediatek,mmsys_config", "syscon";
		interrupts = <0x0 0xf0 0x8>;
		phandle = <0x2b>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x129 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		force_mode = "SYSRST";
		mode = "RST";
		phandle = <0xab>;
		status = "okay";
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11cd0000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0xef>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c90000 0x0 0x1000>;
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		interrupts = <0x0 0x64 0x8>;
		phandle = <0xd9>;
		reg = <0x0 0x11230000 0x0 0x10000>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		interrupts = <0x0 0x65 0x8>;
		phandle = <0xda>;
		reg = <0x0 0x11240000 0x0 0x10000>;
	};

	mt6358_gauge {
		alias_name = "MT6358";
		bootmode = <0x22>;
		compatible = "mediatek,mt6358_gauge";
		gauge_name = "gauge";
	};

	mt6358_snd {
		compatible = "mediatek,mt6358-sound";
		mediatek,pwrap-regmap = <0x23>;
		phandle = <0x5c>;
	};

	mt6370_pmu_dts {
		#interrupt-cells = <0x1>;
		interrupt-controller;
		mt6370,intr_gpio = <0x20 0x3 0x0>;
		mt6370,intr_gpio_num = <0x3>;
		phandle = <0x102>;

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bl_ocp_level = <0x2>;
			mt,bl_ovp_level = <0x3>;
			mt,bled_curr_scale = <0x0>;
			mt,bled_flash_ramp = <0x1>;
			mt,bled_name = "mt6370_pmu_bled";
			mt,bled_ramptime = <0x3>;
			mt,chan_en = <0xc>;
			mt,map_linear;
			mt,max_bled_brightness = <0x622>;
			mt,pwm_avg_cycle = <0x0>;
			mt,pwm_deglitch = <0x1>;
			mt,pwm_fsample = <0x2>;
			mt,pwm_hys = <0x2>;
			mt,pwm_hys_en = <0x1>;
			mt,pwm_lpf_coef = <0x0>;
			mt,use_pwm;
		};

		charger {
			aicr = <0x7a120>;
			bc12_sel = <0x0>;
			bootmode = <0x22>;
			charger = <0x73>;
			charger_name = "primary_chg";
			compatible = "mediatek,mt6370_pmu_charger";
			cv = <0x426030>;
			dc_wdt = <0x3d0900>;
			enable_otg_wdt;
			enable_te;
			enable_wdt;
			ichg = <0x1e8480>;
			ieoc = <0x249f0>;
			interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti", "pwr_rdy";
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x0>;
			lbp_dt = <0x1>;
			lbp_hys_sel = <0x1>;
			load_switch_name = "primary_load_switch";
			mivr = <0x432380>;
			phandle = <0x73>;
			safety_timer = <0xc>;

			usb-otg-vbus {
				phandle = <0x103>;
				regulator-compatible = "usb-otg-vbus";
				regulator-max-microamp = <0x2dc6c0>;
				regulator-max-microvolt = <0x588040>;
				regulator-min-microamp = <0x7a120>;
				regulator-min-microvolt = <0x426030>;
				regulator-name = "usb-otg-vbus";
			};
		};

		core {
			compatible = "mediatek,mt6370_pmu_core";
			i2cstmr_rst_tmr = <0x0>;
			int_deg = <0x0>;
			int_wdt = <0x0>;
			interrupt-names = "otp", "vdda_ovp", "vdda_uv";
			mrstb_en;
			mrstb_tmr = <0x3>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			db_delay = <0x3>;
			db_ext_en = <0x0>;
			db_freq_pm = <0x0>;
			db_periodic_fix = <0x0>;
			db_periodic_mode = <0x0>;
			db_single_pin = <0x0>;
			db_startup = <0x0>;
			db_vbst = <0x1838>;
			db_vneg_20ms = <0x1>;
			db_vneg_disc = <0x0>;
			db_vneg_slew = <0x1>;
			db_vpos_20ms = <0x1>;
			db_vpos_disc = <0x1>;
			db_vpos_slew = <0x1>;
			interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";

			mt6370_dsvn {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_neg";
			};

			mt6370_dsvp {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_pos";
			};
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x1>;
			ldo_vrc_lt = <0x1>;

			mt6370_ldo {
				regulator-max-microvolt = <0x3d0900>;
				regulator-min-microvolt = <0x186a00>;
				regulator-name = "irtx_ldo";
			};
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			fled_enable = <0x1>;
			interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
			torch_cur = <0x493e0>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x1>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
			torch_cur = <0x30d40>;
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
		};
	};

	mt6370_pmu_eint {
		phandle = <0xf5>;
	};

	mt6768-afe-pcm@11220000 {
		apmixed = <0x46>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
		clocks = <0x47 0x0 0x47 0x5 0x47 0x6 0x47 0x4 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x7 0x26 0x2b 0x26 0x33 0x14 0x5f 0x14 0x60 0x14 0x3 0x14 0x61 0x14 0x29 0x14 0x62 0x14 0x2c 0x14 0x82 0x14 0x83 0x14 0x84 0x14 0x85 0x14 0x70 0x14 0x71 0x14 0x72 0x14 0x73 0x46 0x8 0x15>;
		compatible = "mediatek,mt6768-sound";
		interrupts = <0x0 0xa9 0x8>;
		phandle = <0x5d>;
		pinctrl-0 = <0x48>;
		pinctrl-1 = <0x49>;
		pinctrl-10 = <0x52>;
		pinctrl-11 = <0x53>;
		pinctrl-12 = <0x54>;
		pinctrl-13 = <0x55>;
		pinctrl-14 = <0x56>;
		pinctrl-15 = <0x57>;
		pinctrl-16 = <0x58>;
		pinctrl-17 = <0x59>;
		pinctrl-18 = <0x5a>;
		pinctrl-19 = <0x5b>;
		pinctrl-2 = <0x4a>;
		pinctrl-3 = <0x4b>;
		pinctrl-4 = <0x4c>;
		pinctrl-5 = <0x4d>;
		pinctrl-6 = <0x4e>;
		pinctrl-7 = <0x4f>;
		pinctrl-8 = <0x50>;
		pinctrl-9 = <0x51>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		reg = <0x0 0x11220000 0x0 0x1000>;
		topckgen = <0x14>;
	};

	mt_charger {
		bootmode = <0x22>;
		compatible = "mediatek,mt-charger";
		phandle = <0xee>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xb5>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x0>;
		interrupts = <0x0 0x11b 0x8>;
		mediatek,infracfg = <0x26>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0xdd>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x13>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-irq = <0x9>;
		gpio-irq-std = <0x20 0x9 0x0>;
		gpio-rst = <0x9f>;
		gpio-rst-std = <0x20 0x9f 0x0>;
		phandle = <0xfc>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x0 0x11019000 0x0 0x1000>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xeb>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x2>;

		opp0 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp10 {
			opp-hz = <0x0 0x4ef9e540>;
			opp-microvolt = <0xcdfe6>;
		};

		opp11 {
			opp-hz = <0x0 0x51f4d5c0>;
			opp-microvolt = <0xd10ba>;
		};

		opp12 {
			opp-hz = <0x0 0x566d3e80>;
			opp-microvolt = <0xd7262>;
		};

		opp13 {
			opp-hz = <0x0 0x59682f00>;
			opp-microvolt = <0xda336>;
		};

		opp14 {
			opp-hz = <0x0 0x60db8840>;
			opp-microvolt = <0xe35b2>;
		};

		opp15 {
			opp-hz = <0x0 0x6553f100>;
			opp-microvolt = <0xeafc4>;
		};

		opp2 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x0 0x389fd980>;
			opp-microvolt = <0xb2872>;
		};

		opp5 {
			opp-hz = <0x0 0x3b8b87c0>;
			opp-microvolt = <0xb5946>;
		};

		opp6 {
			opp-hz = <0x0 0x3e95ba80>;
			opp-microvolt = <0xba284>;
		};

		opp7 {
			opp-hz = <0x0 0x4190ab00>;
			opp-microvolt = <0xbd358>;
		};

		opp8 {
			opp-hz = <0x0 0x460913c0>;
			opp-microvolt = <0xc3500>;
		};

		opp9 {
			opp-hz = <0x0 0x4bfef4c0>;
			opp-microvolt = <0xcaf12>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0xa>;

		opp0 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x0 0x362e3d40>;
			opp-microvolt = <0xaae60>;
		};

		opp10 {
			opp-hz = <0x0 0x65ec8780>;
			opp-microvolt = <0xf4240>;
		};

		opp11 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xfbc52>;
		};

		opp12 {
			opp-hz = <0x0 0x6e44c280>;
			opp-microvolt = <0x100590>;
		};

		opp13 {
			opp-hz = <0x0 0x713fb300>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x0 0x743aa380>;
			opp-microvolt = <0x106738>;
		};

		opp15 {
			opp-hz = <0x0 0x77359400>;
			opp-microvolt = <0x10980c>;
		};

		opp2 {
			opp-hz = <0x0 0x3b7c4580>;
			opp-microvolt = <0xb2872>;
		};

		opp3 {
			opp-hz = <0x0 0x40ca4dc0>;
			opp-microvolt = <0xbbaee>;
		};

		opp4 {
			opp-hz = <0x0 0x46185600>;
			opp-microvolt = <0xc3500>;
		};

		opp5 {
			opp-hz = <0x0 0x4d3021c0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp6 {
			opp-hz = <0x0 0x50b46680>;
			opp-microvolt = <0xd418e>;
		};

		opp7 {
			opp-hz = <0x0 0x56026ec0>;
			opp-microvolt = <0xdbba0>;
		};

		opp8 {
			opp-hz = <0x0 0x5b507700>;
			opp-microvolt = <0xe35b2>;
		};

		opp9 {
			opp-hz = <0x0 0x609e7f40>;
			opp-microvolt = <0xec82e>;
		};
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0xf2>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "syscon";
		phandle = <0x44>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6768-pinctrl";
		gpio-controller;
		gpio-ranges = <0x20 0x0 0x0 0xba>;
		interrupt-controller;
		interrupts = <0x0 0xba 0x4>;
		phandle = <0x20>;
		pins-are-numbered;
		reg_base_eint = <0x1f>;
		reg_bases = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;

		aud_clk_miso_off {
			phandle = <0x4a>;

			pins_cmd0_dat {
				bias-pull-down;
				pinmux = <0x8c00>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				pinmux = <0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x4b>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};
		};

		aud_clk_mosi_off {
			phandle = <0x48>;

			pins_cmd0_dat {
				bias-pull-down;
				pinmux = <0x8800>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				pinmux = <0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x49>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8901>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x4e>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8c00>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8d00>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8e00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8f00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x4f>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8e01>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8f01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x4c>;

			pins_cmd0_dat {
				bias-pull-down;
				pinmux = <0x8800>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8900>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8a00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8b00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x4d>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8901>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8a01>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x50>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x51>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x52>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x53>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x54>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x55>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x56>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x57>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		input_booster {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "input_booster";
			ib_release_values = "-1, 16, 0";
			max_resource_count = [33 00];
			resValcount = [32 00];
			status = "okay";

			booster_key@1 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "key";
				input_booster,tail_time = <0xc8>;
				input_booster,type = <0x0>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@2 {
				input_booster,head_time = <0x1>;
				input_booster,label = "touchkey";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x1>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x0 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@3 {
				input_booster,head_time = <0x82>;
				input_booster,label = "touch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x2>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0xe10 0xe10>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x1 0x1>;
					};
				};
			};

			booster_key@4 {
				input_booster,head_time = <0x3e8>;
				input_booster,label = "multitouch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x3>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@5 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "keyboard";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11f1c0 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@6 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "mouse";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x5>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@7 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "mouse_wheel";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x6>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@8 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen_hover";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x7>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@9 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen";
				input_booster,tail_time = <0x258>;
				input_booster,type = <0x8>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x14a910 0x11f1c0>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};

					resource@3 {
						resource,label = "SCHEDBOOST";
						resource,value = <0x0 0x0>;
					};
				};
			};
		};

		mmc0@0 {
			phandle = <0x3b>;

			pins_clk {
				drive-strength = <0x4>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				drive-strength = <0x4>;
				pinmux = <0x8301>;
			};

			pins_rst {
				drive-strength = <0x4>;
				pinmux = <0x8501>;
			};
		};

		mmc0@1 {
			phandle = <0x3c>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				pinmux = <0x8301>;
			};

			pins_rst {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				pinmux = <0x8501>;
			};
		};

		mmc0default {
			phandle = <0x3a>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				pinmux = <0x8301>;
			};

			pins_rst {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				pinmux = <0x8501>;
			};
		};

		mmc1@0 {
			phandle = <0x3f>;

			pins_clk {
				drive-strength = <0x3>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};
		};

		mmc1@1 {
			phandle = <0x40>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};
		};

		mmc1default {
			phandle = <0x3e>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x3>;
				input-enable;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};

			pins_insert {
				bias-pull-up;
				pinmux = <0x1200>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x5a>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x5b>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x58>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x59>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
		mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0xf8>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x13>;
		interrupts = <0x1 0x7 0x8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x26 0x10 0x26 0x11 0x26 0x12 0x26 0x13 0x26 0x14 0x26 0x30 0x26 0xf 0x26 0x15>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0x62 0x8>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x15 0x15>;
		compatible = "mediatek,mt6768-pwrap";
		interrupts = <0x0 0xc2 0x4>;
		phandle = <0x23>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6358-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6358-pmic";
			interrupt-controller;
			interrupt-names = "vproc11_oc", "vproc12_oc", "vcore_oc", "vgpu_oc", "vmodem_oc", "vdram1_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vcore_preoc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_oc", "vcn28_oc", "vcn18_oc", "vcama1_oc", "vcama2_oc", "vcamd_oc", "vcamio_oc", "vldo28_oc", "va12_oc", "vaux18_oc", "vaud28_oc", "vio28_oc", "vio18_oc", "vsram_proc11_oc", "vsram_proc12_oc", "vsram_others_oc", "vsram_gpu_oc", "vdram2_oc", "vmc_oc", "vmch_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vibr_oc", "vusb_oc", "vbif28_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet", "chrdet_edge", "vcdt_hv_det", "rtc", "fg_bat0_h", "fg_bat0_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_bat1_h", "fg_bat1_l", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_time_h", "fg_discharge", "fg_charge", "baton_lv", "baton_ht", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x20>;
			interrupts = <0x90 0x4 0x90 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x2e 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x36 0x2 0x37 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x55 0x4 0x56 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5a 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x61 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0x7e>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0x7f>;
			};

			mt6358_misc {
				apply-lpsd-solution;
				base = <0x580>;
				compatible = "mediatek,mt6358-misc";
				dcxo-switch;
				phandle = <0xa8>;
			};

			mt6358_rtc {
				apply-lpsd-solution;
				base = <0x580>;
				bootmode = <0x22>;
				compatible = "mediatek,mt6358-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xa7>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0x81>;

				buck_vcore {
					phandle = <0x29>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vcore";
				};

				buck_vdram1 {
					phandle = <0x82>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vdram1";
				};

				buck_vgpu {
					phandle = <0x86>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vgpu";
				};

				buck_vmodem {
					phandle = <0x28>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0x83>;
					regulator-enable-ramp-delay = <0xfa>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc11 {
					phandle = <0x84>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc11";
				};

				buck_vproc12 {
					phandle = <0x85>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc12";
				};

				buck_vs1 {
					phandle = <0x88>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0x87>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xa6>;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0x9e>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud28 {
					phandle = <0xa4>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
				};

				ldo_vaux18 {
					phandle = <0x99>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbif28 {
					phandle = <0x9a>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcama1 {
					phandle = <0x9c>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama1";
				};

				ldo_vcama2 {
					phandle = <0xa2>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama2";
				};

				ldo_vcamd {
					phandle = <0x90>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcamd";
				};

				ldo_vcamio {
					phandle = <0x8f>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcamio";
				};

				ldo_vcn18 {
					phandle = <0x91>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn28 {
					phandle = <0x94>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
				};

				ldo_vcn33_bt {
					phandle = <0xa0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
				};

				ldo_vcn33_wifi {
					phandle = <0xa1>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
				};

				ldo_vdram2 {
					phandle = <0x89>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "vdram2";
				};

				ldo_vefuse {
					phandle = <0x98>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x3d>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					phandle = <0x92>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x8b>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0x8d>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0x9d>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vldo28 {
					phandle = <0xa3>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vldo28";
				};

				ldo_vmc {
					phandle = <0x42>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
				};

				ldo_vmch {
					phandle = <0x41>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
				};

				ldo_vrf12 {
					phandle = <0x8c>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0x9f>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
				};

				ldo_vsim1 {
					phandle = <0x8a>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xa5>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_gpu {
					phandle = <0x96>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_gpu";
				};

				ldo_vsram_others {
					phandle = <0x95>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc11 {
					phandle = <0x93>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc11";
				};

				ldo_vsram_proc12 {
					phandle = <0x9b>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc12";
				};

				ldo_vusb {
					phandle = <0x8e>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0x97>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6358-auxadc";
				phandle = <0x21>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x2 0x1>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x3 0x1>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x2 0x1>;
				};

				vcdt {
					channel = <0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mtk_ts_pmic {
				#interconnect-cells = <0x1>;
				compatible = "mediatek,mtk_ts_pmic";
				interconnects = <0x21 0x1>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp";
				io-channels = <0x21 0x5 0x21 0x6 0x21 0x7>;
				phandle = <0x80>;
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x23>;
		phandle = <0xa9>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xed>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x0 0x16030000 0x0 0x10000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x76>;
		ranges;

		cccimdee-reserved-memory@0x4AE3E000 {
			compatible = "mediatek,ccci-md-ee-dump";
			reg = <0x0 0x4ae3e000 0x0 0x1c2000>;
		};

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			phandle = <0x43>;
			size = <0x0 0x440000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0x9000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		sec-autocomment-reserve-memory@0x47400000 {
			reg = <0x0 0x47400000 0x0 0x10000>;
		};

		sec-extrainfo-reserve-memory@0x47410000 {
			reg = <0x0 0x47410000 0x0 0x1f0000>;
		};

		sec-lastklog@0x46E00000 {
			reg = <0x0 0x46e00000 0x0 0x200000>;
		};

		sec-log-reserve-memory@0x46C00000 {
			reg = <0x0 0x46c00000 0x0 0x200000>;
		};

		sec-logger-reserve-memory@0x47000000 {
			reg = <0x0 0x47000000 0x0 0x400000>;
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			alloc-range = <0x0 0xc0000000 0x0 0x10000000>;
			compatible = "shared-dma-pool";
			phandle = <0x71>;
			reusable;
			size = <0x0 0x10000000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x6a>;
			size = <0x0 0x300000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0xf4>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xcd 0x4>;
		reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_feature_tbl = <0x0 0x5 0x1 0x164 0x2 0x3e 0x3 0x2f 0x4 0x1a 0x5 0x0 0x6 0x6e 0x7 0x0 0x8 0x8d 0x9 0xa 0xa 0x2b 0xb 0x2b 0xc 0x16>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x1 0x100000 0x3 0x1000 0x4 0x180000>;
		scp_mpuRegionId = <0x1c>;
		scp_sramSize = <0x80000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
		clocks = <0x14 0x53 0x15 0x14 0xe 0x14 0x1a 0x14 0x2 0x14 0x17 0x14 0x6 0x14 0x19>;
		compatible = "mediatek,scp_dvfs";
		dvfs-opp = <0x9eb10 0xdbba0 0xff 0x0 0x0 0xa5 0x1 0x9eb10 0xdbba0 0xff 0x0 0x0 0xfa 0x2 0xaae60 0xdbba0 0xff 0x2 0x8 0x14a 0x4 0xc3500 0xdbba0 0xff 0x3 0xc 0x1a0 0x6>;
		dvfsrc-opp-num = <0x3>;
		gpio = <0x16 0x1>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x1>;
		gpio-mode-reg = <0x430 0x7 0x8 0x1>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		phandle = <0xbb>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys", "syscon";
		phandle = <0x27>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x14002000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18002000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x15 0x26 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x39 0x0 0x39 0x1>;
		interrupts = <0x0 0x70 0x8>;
		phandle = <0xbd>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x15 0x26 0x17>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x39 0x2 0x39 0x3>;
		interrupts = <0x0 0x71 0x8>;
		phandle = <0xbe>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	silead_fp {
		compatible = "sil,silead_fp-pins";
		phandle = <0xfa>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0xc3 0x8>;
		phandle = <0x7a>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0xfe>;
	};

	smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm0", "mm-comm1", "mm-common";
		clocks = <0x27 0x3 0x2b 0x15 0x2b 0x16 0x2b 0x13>;
		compatible = "mediatek,smi_common";
		mediatek,smi-id = <0x5>;
		mmsys_config = <0x2b>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis", "mm-larb0";
		clocks = <0x27 0x3 0x2b 0x14>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		mediatek,smi-id = <0x0>;
		phandle = <0x63>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb1@16010000 {
		clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
		clocks = <0x27 0xc 0x2b 0x1b 0x67 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0xf7 0x8>;
		mediatek,smi-id = <0x1>;
		phandle = <0x65>;
		reg = <0x0 0x16010000 0x0 0x1000>;
	};

	smi_larb2@15021000 {
		clock-names = "scp-isp", "mm-img", "img-larb2";
		clocks = <0x27 0x5 0x2b 0x18 0x25 0x0>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,smi-id = <0x2>;
		phandle = <0xe0>;
		reg = <0x0 0x15021000 0x0 0x1000>;
	};

	smi_larb3@1a002000 {
		clock-names = "scp-cam", "mm-cam", "cam-larb3";
		clocks = <0x27 0xa 0x2b 0x19 0x64 0x0>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,smi-id = <0x3>;
		phandle = <0xe5>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb4@17010000 {
		clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
		clocks = <0x27 0xb 0x2b 0x1a 0x69 0x1 0x69 0x2>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,smi-id = <0x4>;
		phandle = <0x68>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0xdc>;
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		ctrl-mod = <0x20 0x97 0x0>;
		mediatek,audio-codec = <0x5c>;
		mediatek,platform = <0x5d>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0xdb>;

		mediatek,speaker-codec {
			sound-dai = <0x5e>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8a 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xc9>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x34>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8b 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd3>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x37>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd4>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x38>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x92 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd5>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11014000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x41>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x74 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd6>;
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	spi5@11015000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x14 0xb 0x14 0x5b 0x26 0x42>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x75 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd7>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x71>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xd7 0x4 0x0 0xda 0x4 0x0 0xdb 0x4 0x0 0xdc 0x4 0x0 0xdd 0x4 0x0 0xde 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		sspm_mem_key = "mediatek,reserve-memory-sspm_share";
		sspm_mem_tbl = <0x0 0x100100 0x1 0x300 0x2 0xc00 0x3 0x1800 0x4 0x1000 0x5 0x1800 0x6 0x400000 0x7 0x9000 0x8 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x127 0x8>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	syscon@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-imgsys", "syscon";
		phandle = <0x25>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	systimer@10017000 {
		clocks = <0x24>;
		compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
		interrupts = <0x0 0xcf 0x4>;
		phandle = <0xad>;
		reg = <0x0 0x10017000 0x0 0x1000>;
	};

	tcpc_pd_eint {
		phandle = <0xf6>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x12a 0x1>;
	};

	teegris {
		compatible = "samsung,teegris";
		interrupts = <0x0 0x106 0x8 0x0 0x107 0x8>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x26 0xa>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x63 0x8>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x2a 0x0>;
		phandle = <0xcb>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x2a 0x1>;
		phandle = <0xcc>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		interconnects = <0x2a 0x2>;
		io-channel-names = "thermistor-ch2";
		io-channels = <0x2a 0x2>;
		phandle = <0xcd>;
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		interconnects = <0x2a 0x3>;
		io-channel-names = "thermistor-ch3";
		io-channels = <0x2a 0x3>;
		phandle = <0xce>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x13>;
		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
		phandle = <0x78>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x14>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		#reset-cells = <0x1>;
		compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		interrupts = <0x0 0x9c 0x8>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x7b>;
		reg = <0x0 0x10007000 0x0 0x1000>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			mask = <0xf>;
			mode-bootloader = <0x3>;
			mode-charger = <0x1>;
			mode-ddr-reserve = <0x6>;
			mode-dm-verity-dev-corrupt = <0x4>;
			mode-kpoc = <0x5>;
			mode-meta = <0x7>;
			mode-recovery = <0x2>;
			mode-rpmbpk = <0x8>;
			offset = <0x24>;
		};
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0xf9>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xb0 0x8>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x13>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		charger = <0x73>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x5>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6370pd,intr_gpio = <0x20 0x29 0x0>;
		mt6370pd,intr_gpio_num = <0x29>;
		phandle = <0x104>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,country_nr = <0x0>;
			pd,id-vdo-data = <0xd10029cf 0x0 0x50810000>;
			pd,id-vdo-size = <0x3>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x5081>;
			pd,sink-pdo-data = <0x190c8>;
			pd,sink-pdo-size = <0x1>;
			pd,source-cap-ext = <0x508129cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x5081>;
				bat,vid = <0x29cf>;
			};
		};
	};

	usb-phy@11210000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,generic-tphy-v1";
		phandle = <0xd8>;
		ranges;
		reg = <0x0 0x11cc0000 0x0 0x800>;
		status = "okay";

		usb-phy@11210000 {
			#phy-cells = <0x1>;
			clock-names = "ref";
			clocks = <0x15>;
			phandle = <0x45>;
			reg = <0x0 0x11cc0800 0x0 0x100>;
			status = "okay";
		};
	};

	usb0@11200000 {
		clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll3_d4";
		clocks = <0x26 0x8 0x14 0x66 0x14 0x20>;
		compatible = "mediatek,mt6768-usb20";
		dr_mode = "otg";
		interrupt-names = "mc";
		interrupts = <0x0 0x61 0x8>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x44>;
		phandle = <0x72>;
		phys = <0x45 0x3>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11cc0000 0x0 0x10000>;
		usb-role-switch;
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x0 0x11210000 0x0 0x10000>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x12b 0x1 0x0 0x12c 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcodec_dec@16000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_CG_VDEC";
		clocks = <0x27 0x3 0x27 0xc 0x67 0x0>;
		compatible = "mediatek,mt6768-vcodec-dec";
		interrupts = <0x0 0xf6 0x8>;
		mediatek,larb = <0x65>;
		mediatek,vcu = <0x66>;
		phandle = <0xe1>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vcodec_enc@17000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VEN", "MT_CG_VENC";
		clocks = <0x27 0x3 0x27 0xb 0x69 0x1>;
		compatible = "mediatek,mt6768-vcodec-enc", "syscon";
		interrupts = <0x0 0xf3 0x8>;
		mediatek,larb = <0x68>;
		mediatek,vcu = <0x66>;
		phandle = <0xe2>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x35 0x121 0x35 0x122 0x35 0x124 0x35 0x125>;
		mboxes = <0x35 0x1 0x0 0x1 0x35 0x5 0x0 0x1>;
		mediatek,mailbox-gce = <0x35>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x66>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0xf6 0x8>;
		reg = <0x0 0x16020000 0x0 0x10000>;
	};

	vdec_gcon@16000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "syscon";
		phandle = <0x67>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x0 0x16001000 0x0 0x1000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0xf3 0x8>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "syscon";
		phandle = <0x69>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	venc_jpg@17030000 {
		clock-names = "MT_CG_VENC_JPGENC";
		clocks = <0x69 0x2>;
		compatible = "mediatek,venc_jpg";
		interrupts = <0x0 0xf5 0x8>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x11d 0x8>;
		memory-region = <0x6a>;
		phandle = <0xe3>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};
};
