
sptAltimeterFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8d0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001010  0800a9e0  0800a9e0  0000b9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9f0  0800b9f0  0000d080  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9f0  0800b9f0  0000c9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9f8  0800b9f8  0000d080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9f8  0800b9f8  0000c9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9fc  0800b9fc  0000c9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800ba00  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000628  20000080  0800ba80  0000d080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  0800ba80  0000d6a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb8b  00000000  00000000  0000d0a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000549f  00000000  00000000  0002cc34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  000320d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011df  00000000  00000000  00033828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f165  00000000  00000000  00034a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022533  00000000  00000000  00053b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098f29  00000000  00000000  0007609f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010efc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067ec  00000000  00000000  0010f00c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001157f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a9c8 	.word	0x0800a9c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800a9c8 	.word	0x0800a9c8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <strcmp>:
 8000160:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000164:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000168:	2a01      	cmp	r2, #1
 800016a:	bf28      	it	cs
 800016c:	429a      	cmpcs	r2, r3
 800016e:	d0f7      	beq.n	8000160 <strcmp>
 8000170:	1ad0      	subs	r0, r2, r3
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	@ 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d5a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	@ 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	@ 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__aeabi_f2iz>:
 8000fa8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fac:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fb0:	d30f      	bcc.n	8000fd2 <__aeabi_f2iz+0x2a>
 8000fb2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fb6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fba:	d90d      	bls.n	8000fd8 <__aeabi_f2iz+0x30>
 8000fbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fc4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fc8:	fa23 f002 	lsr.w	r0, r3, r2
 8000fcc:	bf18      	it	ne
 8000fce:	4240      	negne	r0, r0
 8000fd0:	4770      	bx	lr
 8000fd2:	f04f 0000 	mov.w	r0, #0
 8000fd6:	4770      	bx	lr
 8000fd8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fdc:	d101      	bne.n	8000fe2 <__aeabi_f2iz+0x3a>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	d105      	bne.n	8000fee <__aeabi_f2iz+0x46>
 8000fe2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fe6:	bf08      	it	eq
 8000fe8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fec:	4770      	bx	lr
 8000fee:	f04f 0000 	mov.w	r0, #0
 8000ff2:	4770      	bx	lr

08000ff4 <__aeabi_ldivmod>:
 8000ff4:	b97b      	cbnz	r3, 8001016 <__aeabi_ldivmod+0x22>
 8000ff6:	b972      	cbnz	r2, 8001016 <__aeabi_ldivmod+0x22>
 8000ff8:	2900      	cmp	r1, #0
 8000ffa:	bfbe      	ittt	lt
 8000ffc:	2000      	movlt	r0, #0
 8000ffe:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001002:	e006      	blt.n	8001012 <__aeabi_ldivmod+0x1e>
 8001004:	bf08      	it	eq
 8001006:	2800      	cmpeq	r0, #0
 8001008:	bf1c      	itt	ne
 800100a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800100e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8001012:	f000 b9b3 	b.w	800137c <__aeabi_idiv0>
 8001016:	f1ad 0c08 	sub.w	ip, sp, #8
 800101a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800101e:	2900      	cmp	r1, #0
 8001020:	db09      	blt.n	8001036 <__aeabi_ldivmod+0x42>
 8001022:	2b00      	cmp	r3, #0
 8001024:	db1a      	blt.n	800105c <__aeabi_ldivmod+0x68>
 8001026:	f000 f84d 	bl	80010c4 <__udivmoddi4>
 800102a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800102e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001032:	b004      	add	sp, #16
 8001034:	4770      	bx	lr
 8001036:	4240      	negs	r0, r0
 8001038:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	db1b      	blt.n	8001078 <__aeabi_ldivmod+0x84>
 8001040:	f000 f840 	bl	80010c4 <__udivmoddi4>
 8001044:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001048:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800104c:	b004      	add	sp, #16
 800104e:	4240      	negs	r0, r0
 8001050:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001054:	4252      	negs	r2, r2
 8001056:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800105a:	4770      	bx	lr
 800105c:	4252      	negs	r2, r2
 800105e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001062:	f000 f82f 	bl	80010c4 <__udivmoddi4>
 8001066:	f8dd e004 	ldr.w	lr, [sp, #4]
 800106a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800106e:	b004      	add	sp, #16
 8001070:	4240      	negs	r0, r0
 8001072:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001076:	4770      	bx	lr
 8001078:	4252      	negs	r2, r2
 800107a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800107e:	f000 f821 	bl	80010c4 <__udivmoddi4>
 8001082:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001086:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800108a:	b004      	add	sp, #16
 800108c:	4252      	negs	r2, r2
 800108e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001092:	4770      	bx	lr

08001094 <__aeabi_uldivmod>:
 8001094:	b953      	cbnz	r3, 80010ac <__aeabi_uldivmod+0x18>
 8001096:	b94a      	cbnz	r2, 80010ac <__aeabi_uldivmod+0x18>
 8001098:	2900      	cmp	r1, #0
 800109a:	bf08      	it	eq
 800109c:	2800      	cmpeq	r0, #0
 800109e:	bf1c      	itt	ne
 80010a0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80010a4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80010a8:	f000 b968 	b.w	800137c <__aeabi_idiv0>
 80010ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80010b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010b4:	f000 f806 	bl	80010c4 <__udivmoddi4>
 80010b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010c0:	b004      	add	sp, #16
 80010c2:	4770      	bx	lr

080010c4 <__udivmoddi4>:
 80010c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010c8:	9d08      	ldr	r5, [sp, #32]
 80010ca:	460c      	mov	r4, r1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d14e      	bne.n	800116e <__udivmoddi4+0xaa>
 80010d0:	4694      	mov	ip, r2
 80010d2:	458c      	cmp	ip, r1
 80010d4:	4686      	mov	lr, r0
 80010d6:	fab2 f282 	clz	r2, r2
 80010da:	d962      	bls.n	80011a2 <__udivmoddi4+0xde>
 80010dc:	b14a      	cbz	r2, 80010f2 <__udivmoddi4+0x2e>
 80010de:	f1c2 0320 	rsb	r3, r2, #32
 80010e2:	4091      	lsls	r1, r2
 80010e4:	fa20 f303 	lsr.w	r3, r0, r3
 80010e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80010ec:	4319      	orrs	r1, r3
 80010ee:	fa00 fe02 	lsl.w	lr, r0, r2
 80010f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80010fa:	fb07 1114 	mls	r1, r7, r4, r1
 80010fe:	fa1f f68c 	uxth.w	r6, ip
 8001102:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001106:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800110a:	fb04 f106 	mul.w	r1, r4, r6
 800110e:	4299      	cmp	r1, r3
 8001110:	d90a      	bls.n	8001128 <__udivmoddi4+0x64>
 8001112:	eb1c 0303 	adds.w	r3, ip, r3
 8001116:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800111a:	f080 8110 	bcs.w	800133e <__udivmoddi4+0x27a>
 800111e:	4299      	cmp	r1, r3
 8001120:	f240 810d 	bls.w	800133e <__udivmoddi4+0x27a>
 8001124:	3c02      	subs	r4, #2
 8001126:	4463      	add	r3, ip
 8001128:	1a59      	subs	r1, r3, r1
 800112a:	fbb1 f0f7 	udiv	r0, r1, r7
 800112e:	fb07 1110 	mls	r1, r7, r0, r1
 8001132:	fb00 f606 	mul.w	r6, r0, r6
 8001136:	fa1f f38e 	uxth.w	r3, lr
 800113a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800113e:	429e      	cmp	r6, r3
 8001140:	d90a      	bls.n	8001158 <__udivmoddi4+0x94>
 8001142:	eb1c 0303 	adds.w	r3, ip, r3
 8001146:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800114a:	f080 80fa 	bcs.w	8001342 <__udivmoddi4+0x27e>
 800114e:	429e      	cmp	r6, r3
 8001150:	f240 80f7 	bls.w	8001342 <__udivmoddi4+0x27e>
 8001154:	4463      	add	r3, ip
 8001156:	3802      	subs	r0, #2
 8001158:	2100      	movs	r1, #0
 800115a:	1b9b      	subs	r3, r3, r6
 800115c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001160:	b11d      	cbz	r5, 800116a <__udivmoddi4+0xa6>
 8001162:	40d3      	lsrs	r3, r2
 8001164:	2200      	movs	r2, #0
 8001166:	e9c5 3200 	strd	r3, r2, [r5]
 800116a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800116e:	428b      	cmp	r3, r1
 8001170:	d905      	bls.n	800117e <__udivmoddi4+0xba>
 8001172:	b10d      	cbz	r5, 8001178 <__udivmoddi4+0xb4>
 8001174:	e9c5 0100 	strd	r0, r1, [r5]
 8001178:	2100      	movs	r1, #0
 800117a:	4608      	mov	r0, r1
 800117c:	e7f5      	b.n	800116a <__udivmoddi4+0xa6>
 800117e:	fab3 f183 	clz	r1, r3
 8001182:	2900      	cmp	r1, #0
 8001184:	d146      	bne.n	8001214 <__udivmoddi4+0x150>
 8001186:	42a3      	cmp	r3, r4
 8001188:	d302      	bcc.n	8001190 <__udivmoddi4+0xcc>
 800118a:	4290      	cmp	r0, r2
 800118c:	f0c0 80ee 	bcc.w	800136c <__udivmoddi4+0x2a8>
 8001190:	1a86      	subs	r6, r0, r2
 8001192:	eb64 0303 	sbc.w	r3, r4, r3
 8001196:	2001      	movs	r0, #1
 8001198:	2d00      	cmp	r5, #0
 800119a:	d0e6      	beq.n	800116a <__udivmoddi4+0xa6>
 800119c:	e9c5 6300 	strd	r6, r3, [r5]
 80011a0:	e7e3      	b.n	800116a <__udivmoddi4+0xa6>
 80011a2:	2a00      	cmp	r2, #0
 80011a4:	f040 808f 	bne.w	80012c6 <__udivmoddi4+0x202>
 80011a8:	eba1 040c 	sub.w	r4, r1, ip
 80011ac:	2101      	movs	r1, #1
 80011ae:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011b2:	fa1f f78c 	uxth.w	r7, ip
 80011b6:	fbb4 f6f8 	udiv	r6, r4, r8
 80011ba:	fb08 4416 	mls	r4, r8, r6, r4
 80011be:	fb07 f006 	mul.w	r0, r7, r6
 80011c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011ca:	4298      	cmp	r0, r3
 80011cc:	d908      	bls.n	80011e0 <__udivmoddi4+0x11c>
 80011ce:	eb1c 0303 	adds.w	r3, ip, r3
 80011d2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80011d6:	d202      	bcs.n	80011de <__udivmoddi4+0x11a>
 80011d8:	4298      	cmp	r0, r3
 80011da:	f200 80cb 	bhi.w	8001374 <__udivmoddi4+0x2b0>
 80011de:	4626      	mov	r6, r4
 80011e0:	1a1c      	subs	r4, r3, r0
 80011e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80011e6:	fb08 4410 	mls	r4, r8, r0, r4
 80011ea:	fb00 f707 	mul.w	r7, r0, r7
 80011ee:	fa1f f38e 	uxth.w	r3, lr
 80011f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011f6:	429f      	cmp	r7, r3
 80011f8:	d908      	bls.n	800120c <__udivmoddi4+0x148>
 80011fa:	eb1c 0303 	adds.w	r3, ip, r3
 80011fe:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8001202:	d202      	bcs.n	800120a <__udivmoddi4+0x146>
 8001204:	429f      	cmp	r7, r3
 8001206:	f200 80ae 	bhi.w	8001366 <__udivmoddi4+0x2a2>
 800120a:	4620      	mov	r0, r4
 800120c:	1bdb      	subs	r3, r3, r7
 800120e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001212:	e7a5      	b.n	8001160 <__udivmoddi4+0x9c>
 8001214:	f1c1 0720 	rsb	r7, r1, #32
 8001218:	408b      	lsls	r3, r1
 800121a:	fa22 fc07 	lsr.w	ip, r2, r7
 800121e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001222:	fa24 f607 	lsr.w	r6, r4, r7
 8001226:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800122a:	fbb6 f8f9 	udiv	r8, r6, r9
 800122e:	fa1f fe8c 	uxth.w	lr, ip
 8001232:	fb09 6618 	mls	r6, r9, r8, r6
 8001236:	fa20 f307 	lsr.w	r3, r0, r7
 800123a:	408c      	lsls	r4, r1
 800123c:	fa00 fa01 	lsl.w	sl, r0, r1
 8001240:	fb08 f00e 	mul.w	r0, r8, lr
 8001244:	431c      	orrs	r4, r3
 8001246:	0c23      	lsrs	r3, r4, #16
 8001248:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800124c:	4298      	cmp	r0, r3
 800124e:	fa02 f201 	lsl.w	r2, r2, r1
 8001252:	d90a      	bls.n	800126a <__udivmoddi4+0x1a6>
 8001254:	eb1c 0303 	adds.w	r3, ip, r3
 8001258:	f108 36ff 	add.w	r6, r8, #4294967295	@ 0xffffffff
 800125c:	f080 8081 	bcs.w	8001362 <__udivmoddi4+0x29e>
 8001260:	4298      	cmp	r0, r3
 8001262:	d97e      	bls.n	8001362 <__udivmoddi4+0x29e>
 8001264:	f1a8 0802 	sub.w	r8, r8, #2
 8001268:	4463      	add	r3, ip
 800126a:	1a1e      	subs	r6, r3, r0
 800126c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001270:	fb09 6613 	mls	r6, r9, r3, r6
 8001274:	fb03 fe0e 	mul.w	lr, r3, lr
 8001278:	b2a4      	uxth	r4, r4
 800127a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800127e:	45a6      	cmp	lr, r4
 8001280:	d908      	bls.n	8001294 <__udivmoddi4+0x1d0>
 8001282:	eb1c 0404 	adds.w	r4, ip, r4
 8001286:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 800128a:	d266      	bcs.n	800135a <__udivmoddi4+0x296>
 800128c:	45a6      	cmp	lr, r4
 800128e:	d964      	bls.n	800135a <__udivmoddi4+0x296>
 8001290:	3b02      	subs	r3, #2
 8001292:	4464      	add	r4, ip
 8001294:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001298:	fba0 8302 	umull	r8, r3, r0, r2
 800129c:	eba4 040e 	sub.w	r4, r4, lr
 80012a0:	429c      	cmp	r4, r3
 80012a2:	46c6      	mov	lr, r8
 80012a4:	461e      	mov	r6, r3
 80012a6:	d350      	bcc.n	800134a <__udivmoddi4+0x286>
 80012a8:	d04d      	beq.n	8001346 <__udivmoddi4+0x282>
 80012aa:	b155      	cbz	r5, 80012c2 <__udivmoddi4+0x1fe>
 80012ac:	ebba 030e 	subs.w	r3, sl, lr
 80012b0:	eb64 0406 	sbc.w	r4, r4, r6
 80012b4:	fa04 f707 	lsl.w	r7, r4, r7
 80012b8:	40cb      	lsrs	r3, r1
 80012ba:	431f      	orrs	r7, r3
 80012bc:	40cc      	lsrs	r4, r1
 80012be:	e9c5 7400 	strd	r7, r4, [r5]
 80012c2:	2100      	movs	r1, #0
 80012c4:	e751      	b.n	800116a <__udivmoddi4+0xa6>
 80012c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80012ca:	f1c2 0320 	rsb	r3, r2, #32
 80012ce:	40d9      	lsrs	r1, r3
 80012d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012d4:	fa20 f303 	lsr.w	r3, r0, r3
 80012d8:	fa00 fe02 	lsl.w	lr, r0, r2
 80012dc:	fbb1 f0f8 	udiv	r0, r1, r8
 80012e0:	fb08 1110 	mls	r1, r8, r0, r1
 80012e4:	4094      	lsls	r4, r2
 80012e6:	431c      	orrs	r4, r3
 80012e8:	fa1f f78c 	uxth.w	r7, ip
 80012ec:	0c23      	lsrs	r3, r4, #16
 80012ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012f2:	fb00 f107 	mul.w	r1, r0, r7
 80012f6:	4299      	cmp	r1, r3
 80012f8:	d908      	bls.n	800130c <__udivmoddi4+0x248>
 80012fa:	eb1c 0303 	adds.w	r3, ip, r3
 80012fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8001302:	d22c      	bcs.n	800135e <__udivmoddi4+0x29a>
 8001304:	4299      	cmp	r1, r3
 8001306:	d92a      	bls.n	800135e <__udivmoddi4+0x29a>
 8001308:	3802      	subs	r0, #2
 800130a:	4463      	add	r3, ip
 800130c:	1a5b      	subs	r3, r3, r1
 800130e:	fbb3 f1f8 	udiv	r1, r3, r8
 8001312:	fb08 3311 	mls	r3, r8, r1, r3
 8001316:	b2a4      	uxth	r4, r4
 8001318:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800131c:	fb01 f307 	mul.w	r3, r1, r7
 8001320:	42a3      	cmp	r3, r4
 8001322:	d908      	bls.n	8001336 <__udivmoddi4+0x272>
 8001324:	eb1c 0404 	adds.w	r4, ip, r4
 8001328:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800132c:	d213      	bcs.n	8001356 <__udivmoddi4+0x292>
 800132e:	42a3      	cmp	r3, r4
 8001330:	d911      	bls.n	8001356 <__udivmoddi4+0x292>
 8001332:	3902      	subs	r1, #2
 8001334:	4464      	add	r4, ip
 8001336:	1ae4      	subs	r4, r4, r3
 8001338:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800133c:	e73b      	b.n	80011b6 <__udivmoddi4+0xf2>
 800133e:	4604      	mov	r4, r0
 8001340:	e6f2      	b.n	8001128 <__udivmoddi4+0x64>
 8001342:	4608      	mov	r0, r1
 8001344:	e708      	b.n	8001158 <__udivmoddi4+0x94>
 8001346:	45c2      	cmp	sl, r8
 8001348:	d2af      	bcs.n	80012aa <__udivmoddi4+0x1e6>
 800134a:	ebb8 0e02 	subs.w	lr, r8, r2
 800134e:	eb63 060c 	sbc.w	r6, r3, ip
 8001352:	3801      	subs	r0, #1
 8001354:	e7a9      	b.n	80012aa <__udivmoddi4+0x1e6>
 8001356:	4631      	mov	r1, r6
 8001358:	e7ed      	b.n	8001336 <__udivmoddi4+0x272>
 800135a:	4603      	mov	r3, r0
 800135c:	e79a      	b.n	8001294 <__udivmoddi4+0x1d0>
 800135e:	4630      	mov	r0, r6
 8001360:	e7d4      	b.n	800130c <__udivmoddi4+0x248>
 8001362:	46b0      	mov	r8, r6
 8001364:	e781      	b.n	800126a <__udivmoddi4+0x1a6>
 8001366:	4463      	add	r3, ip
 8001368:	3802      	subs	r0, #2
 800136a:	e74f      	b.n	800120c <__udivmoddi4+0x148>
 800136c:	4606      	mov	r6, r0
 800136e:	4623      	mov	r3, r4
 8001370:	4608      	mov	r0, r1
 8001372:	e711      	b.n	8001198 <__udivmoddi4+0xd4>
 8001374:	3e02      	subs	r6, #2
 8001376:	4463      	add	r3, ip
 8001378:	e732      	b.n	80011e0 <__udivmoddi4+0x11c>
 800137a:	bf00      	nop

0800137c <__aeabi_idiv0>:
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <BMP280_WriteReg>:
    SPI_HandleTypeDef* hspi;
    bmp280_calib_t calib;
    int32_t t_fine;
} bmp280;

static void BMP280_WriteReg(uint8_t reg, uint8_t value) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	460a      	mov	r2, r1
 800138a:	71fb      	strb	r3, [r7, #7]
 800138c:	4613      	mov	r3, r2
 800138e:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2110      	movs	r1, #16
 8001394:	480d      	ldr	r0, [pc, #52]	@ (80013cc <BMP280_WriteReg+0x4c>)
 8001396:	f005 fc05 	bl	8006ba4 <HAL_GPIO_WritePin>
    uint8_t data[2] = {reg & ~BMP280_READ_BIT, value};
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	733b      	strb	r3, [r7, #12]
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(bmp280.hspi, data, 2, HAL_MAX_DELAY);
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <BMP280_WriteReg+0x50>)
 80013aa:	6818      	ldr	r0, [r3, #0]
 80013ac:	f107 010c 	add.w	r1, r7, #12
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013b4:	2202      	movs	r2, #2
 80013b6:	f006 f9fd 	bl	80077b4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_SET);
 80013ba:	2201      	movs	r2, #1
 80013bc:	2110      	movs	r1, #16
 80013be:	4803      	ldr	r0, [pc, #12]	@ (80013cc <BMP280_WriteReg+0x4c>)
 80013c0:	f005 fbf0 	bl	8006ba4 <HAL_GPIO_WritePin>
}
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40010800 	.word	0x40010800
 80013d0:	2000009c 	.word	0x2000009c

080013d4 <BMP280_ReadReg>:

static uint8_t BMP280_ReadReg(uint8_t reg) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af02      	add	r7, sp, #8
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data[2] = {0};
 80013de:	2300      	movs	r3, #0
 80013e0:	81bb      	strh	r3, [r7, #12]
    uint8_t tx_data[2] = {reg | BMP280_READ_BIT, 0xFF};  // Use 0xFF as dummy byte to make it obvious
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	723b      	strb	r3, [r7, #8]
 80013ec:	23ff      	movs	r3, #255	@ 0xff
 80013ee:	727b      	strb	r3, [r7, #9]
    HAL_StatusTypeDef status;

    // Make sure CS starts high
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2110      	movs	r1, #16
 80013f4:	4815      	ldr	r0, [pc, #84]	@ (800144c <BMP280_ReadReg+0x78>)
 80013f6:	f005 fbd5 	bl	8006ba4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80013fa:	2001      	movs	r0, #1
 80013fc:	f005 f91c 	bl	8006638 <HAL_Delay>

    // Assert CS
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2110      	movs	r1, #16
 8001404:	4811      	ldr	r0, [pc, #68]	@ (800144c <BMP280_ReadReg+0x78>)
 8001406:	f005 fbcd 	bl	8006ba4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800140a:	2001      	movs	r0, #1
 800140c:	f005 f914 	bl	8006638 <HAL_Delay>

    // Do transfer
    status = HAL_SPI_TransmitReceive(bmp280.hspi, tx_data, rx_data, 2, HAL_MAX_DELAY);
 8001410:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <BMP280_ReadReg+0x7c>)
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	f107 020c 	add.w	r2, r7, #12
 8001418:	f107 0108 	add.w	r1, r7, #8
 800141c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	2302      	movs	r3, #2
 8001424:	f006 fc23 	bl	8007c6e <HAL_SPI_TransmitReceive>
 8001428:	4603      	mov	r3, r0
 800142a:	73fb      	strb	r3, [r7, #15]

    // Release CS
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2110      	movs	r1, #16
 8001430:	4806      	ldr	r0, [pc, #24]	@ (800144c <BMP280_ReadReg+0x78>)
 8001432:	f005 fbb7 	bl	8006ba4 <HAL_GPIO_WritePin>

    // For debugging - check what's going on
    if(status != HAL_OK) {
 8001436:	7bfb      	ldrb	r3, [r7, #15]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <BMP280_ReadReg+0x6c>
        // Handle error or return 0
        return 0;
 800143c:	2300      	movs	r3, #0
 800143e:	e000      	b.n	8001442 <BMP280_ReadReg+0x6e>
    }

    return rx_data[1];
 8001440:	7b7b      	ldrb	r3, [r7, #13]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40010800 	.word	0x40010800
 8001450:	2000009c 	.word	0x2000009c

08001454 <BMP280_ReadRegs>:

static void BMP280_ReadRegs(uint8_t reg, uint8_t *buffer, uint8_t length) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
 8001460:	4613      	mov	r3, r2
 8001462:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2110      	movs	r1, #16
 8001468:	4811      	ldr	r0, [pc, #68]	@ (80014b0 <BMP280_ReadRegs+0x5c>)
 800146a:	f005 fb9b 	bl	8006ba4 <HAL_GPIO_WritePin>
    uint8_t tx_data = reg | BMP280_READ_BIT;
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001474:	b2db      	uxtb	r3, r3
 8001476:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_Transmit(bmp280.hspi, &tx_data, 1, HAL_MAX_DELAY);
 8001478:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <BMP280_ReadRegs+0x60>)
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	f107 010f 	add.w	r1, r7, #15
 8001480:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001484:	2201      	movs	r2, #1
 8001486:	f006 f995 	bl	80077b4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(bmp280.hspi, buffer, length, HAL_MAX_DELAY);
 800148a:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <BMP280_ReadRegs+0x60>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	b29a      	uxth	r2, r3
 8001492:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	f006 fad0 	bl	8007a3c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_SET);
 800149c:	2201      	movs	r2, #1
 800149e:	2110      	movs	r1, #16
 80014a0:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <BMP280_ReadRegs+0x5c>)
 80014a2:	f005 fb7f 	bl	8006ba4 <HAL_GPIO_WritePin>
}
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40010800 	.word	0x40010800
 80014b4:	2000009c 	.word	0x2000009c

080014b8 <BMP280_Init>:

void BMP280_Init(SPI_HandleTypeDef* hspi) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
    bmp280.hspi = hspi;
 80014c0:	4a49      	ldr	r2, [pc, #292]	@ (80015e8 <BMP280_Init+0x130>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]

    // Check chip ID
    if (BMP280_ReadReg(BMP280_REG_ID) != 0x58) {
 80014c6:	20d0      	movs	r0, #208	@ 0xd0
 80014c8:	f7ff ff84 	bl	80013d4 <BMP280_ReadReg>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b58      	cmp	r3, #88	@ 0x58
 80014d0:	d001      	beq.n	80014d6 <BMP280_Init+0x1e>
        Error_Handler();
 80014d2:	f000 fd71 	bl	8001fb8 <Error_Handler>
    }

    // Reset device
    BMP280_WriteReg(BMP280_REG_RESET, 0xB6);
 80014d6:	21b6      	movs	r1, #182	@ 0xb6
 80014d8:	20e0      	movs	r0, #224	@ 0xe0
 80014da:	f7ff ff51 	bl	8001380 <BMP280_WriteReg>
    HAL_Delay(10);
 80014de:	200a      	movs	r0, #10
 80014e0:	f005 f8aa 	bl	8006638 <HAL_Delay>

    // Read calibration data
    uint8_t calib_data[24];
    BMP280_ReadRegs(BMP280_REG_CALIB, calib_data, 24);
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	2218      	movs	r2, #24
 80014ea:	4619      	mov	r1, r3
 80014ec:	2088      	movs	r0, #136	@ 0x88
 80014ee:	f7ff ffb1 	bl	8001454 <BMP280_ReadRegs>

    bmp280.calib.dig_T1 = (calib_data[1] << 8) | calib_data[0];
 80014f2:	7a7b      	ldrb	r3, [r7, #9]
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	b21a      	sxth	r2, r3
 80014f8:	7a3b      	ldrb	r3, [r7, #8]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	4313      	orrs	r3, r2
 80014fe:	b21b      	sxth	r3, r3
 8001500:	b29a      	uxth	r2, r3
 8001502:	4b39      	ldr	r3, [pc, #228]	@ (80015e8 <BMP280_Init+0x130>)
 8001504:	809a      	strh	r2, [r3, #4]
    bmp280.calib.dig_T2 = (calib_data[3] << 8) | calib_data[2];
 8001506:	7afb      	ldrb	r3, [r7, #11]
 8001508:	021b      	lsls	r3, r3, #8
 800150a:	b21a      	sxth	r2, r3
 800150c:	7abb      	ldrb	r3, [r7, #10]
 800150e:	b21b      	sxth	r3, r3
 8001510:	4313      	orrs	r3, r2
 8001512:	b21a      	sxth	r2, r3
 8001514:	4b34      	ldr	r3, [pc, #208]	@ (80015e8 <BMP280_Init+0x130>)
 8001516:	80da      	strh	r2, [r3, #6]
    bmp280.calib.dig_T3 = (calib_data[5] << 8) | calib_data[4];
 8001518:	7b7b      	ldrb	r3, [r7, #13]
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21a      	sxth	r2, r3
 800151e:	7b3b      	ldrb	r3, [r7, #12]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21a      	sxth	r2, r3
 8001526:	4b30      	ldr	r3, [pc, #192]	@ (80015e8 <BMP280_Init+0x130>)
 8001528:	811a      	strh	r2, [r3, #8]
    bmp280.calib.dig_P1 = (calib_data[7] << 8) | calib_data[6];
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	b21a      	sxth	r2, r3
 8001530:	7bbb      	ldrb	r3, [r7, #14]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	b29a      	uxth	r2, r3
 800153a:	4b2b      	ldr	r3, [pc, #172]	@ (80015e8 <BMP280_Init+0x130>)
 800153c:	815a      	strh	r2, [r3, #10]
    bmp280.calib.dig_P2 = (calib_data[9] << 8) | calib_data[8];
 800153e:	7c7b      	ldrb	r3, [r7, #17]
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	b21a      	sxth	r2, r3
 8001544:	7c3b      	ldrb	r3, [r7, #16]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21a      	sxth	r2, r3
 800154c:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <BMP280_Init+0x130>)
 800154e:	819a      	strh	r2, [r3, #12]
    bmp280.calib.dig_P3 = (calib_data[11] << 8) | calib_data[10];
 8001550:	7cfb      	ldrb	r3, [r7, #19]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	7cbb      	ldrb	r3, [r7, #18]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21a      	sxth	r2, r3
 800155e:	4b22      	ldr	r3, [pc, #136]	@ (80015e8 <BMP280_Init+0x130>)
 8001560:	81da      	strh	r2, [r3, #14]
    bmp280.calib.dig_P4 = (calib_data[13] << 8) | calib_data[12];
 8001562:	7d7b      	ldrb	r3, [r7, #21]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	b21a      	sxth	r2, r3
 8001568:	7d3b      	ldrb	r3, [r7, #20]
 800156a:	b21b      	sxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b21a      	sxth	r2, r3
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <BMP280_Init+0x130>)
 8001572:	821a      	strh	r2, [r3, #16]
    bmp280.calib.dig_P5 = (calib_data[15] << 8) | calib_data[14];
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7dbb      	ldrb	r3, [r7, #22]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21a      	sxth	r2, r3
 8001582:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <BMP280_Init+0x130>)
 8001584:	825a      	strh	r2, [r3, #18]
    bmp280.calib.dig_P6 = (calib_data[17] << 8) | calib_data[16];
 8001586:	7e7b      	ldrb	r3, [r7, #25]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	7e3b      	ldrb	r3, [r7, #24]
 800158e:	b21b      	sxth	r3, r3
 8001590:	4313      	orrs	r3, r2
 8001592:	b21a      	sxth	r2, r3
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <BMP280_Init+0x130>)
 8001596:	829a      	strh	r2, [r3, #20]
    bmp280.calib.dig_P7 = (calib_data[19] << 8) | calib_data[18];
 8001598:	7efb      	ldrb	r3, [r7, #27]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7ebb      	ldrb	r3, [r7, #26]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <BMP280_Init+0x130>)
 80015a8:	82da      	strh	r2, [r3, #22]
    bmp280.calib.dig_P8 = (calib_data[21] << 8) | calib_data[20];
 80015aa:	7f7b      	ldrb	r3, [r7, #29]
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	7f3b      	ldrb	r3, [r7, #28]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <BMP280_Init+0x130>)
 80015ba:	831a      	strh	r2, [r3, #24]
    bmp280.calib.dig_P9 = (calib_data[23] << 8) | calib_data[22];
 80015bc:	7ffb      	ldrb	r3, [r7, #31]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	7fbb      	ldrb	r3, [r7, #30]
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <BMP280_Init+0x130>)
 80015cc:	835a      	strh	r2, [r3, #26]

    // Configure sensor
    BMP280_WriteReg(BMP280_REG_CONFIG, 0x0C);  // IIR filter coefficient 2
 80015ce:	210c      	movs	r1, #12
 80015d0:	20f5      	movs	r0, #245	@ 0xf5
 80015d2:	f7ff fed5 	bl	8001380 <BMP280_WriteReg>
    BMP280_WriteReg(BMP280_REG_CTRL_MEAS, 0x27);  // Normal mode, oversampling x1
 80015d6:	2127      	movs	r1, #39	@ 0x27
 80015d8:	20f4      	movs	r0, #244	@ 0xf4
 80015da:	f7ff fed1 	bl	8001380 <BMP280_WriteReg>
}
 80015de:	bf00      	nop
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	2000009c 	.word	0x2000009c

080015ec <BMP280_ReadPressure>:
    bmp280.t_fine = var1 + var2;
    float T = (bmp280.t_fine * 5 + 128) >> 8;
    return T / 100.0f;
}

float BMP280_ReadPressure(void) {
 80015ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015f0:	b0cc      	sub	sp, #304	@ 0x130
 80015f2:	af00      	add	r7, sp, #0
    uint8_t data[3];
    BMP280_ReadRegs(BMP280_REG_PRESS, data, 3);
 80015f4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80015f8:	2203      	movs	r2, #3
 80015fa:	4619      	mov	r1, r3
 80015fc:	20f7      	movs	r0, #247	@ 0xf7
 80015fe:	f7ff ff29 	bl	8001454 <BMP280_ReadRegs>

    int32_t adc_P = (data[0] << 16 | data[1] << 8 | data[2]) >> 4;
 8001602:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001606:	041a      	lsls	r2, r3, #16
 8001608:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	431a      	orrs	r2, r3
 8001610:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001614:	4313      	orrs	r3, r2
 8001616:	111b      	asrs	r3, r3, #4
 8001618:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    int64_t var1 = ((int64_t)bmp280.t_fine) - 128000;
 800161c:	4bab      	ldr	r3, [pc, #684]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 800161e:	69db      	ldr	r3, [r3, #28]
 8001620:	17da      	asrs	r2, r3, #31
 8001622:	469a      	mov	sl, r3
 8001624:	4693      	mov	fp, r2
 8001626:	f5ba 33fa 	subs.w	r3, sl, #128000	@ 0x1f400
 800162a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800162c:	f14b 33ff 	adc.w	r3, fp, #4294967295	@ 0xffffffff
 8001630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001632:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001636:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    int64_t var2 = var1 * var1 * (int64_t)bmp280.calib.dig_P6;
 800163a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800163e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001642:	fb03 f102 	mul.w	r1, r3, r2
 8001646:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800164a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800164e:	fb02 f303 	mul.w	r3, r2, r3
 8001652:	18ca      	adds	r2, r1, r3
 8001654:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001658:	fba3 4503 	umull	r4, r5, r3, r3
 800165c:	1953      	adds	r3, r2, r5
 800165e:	461d      	mov	r5, r3
 8001660:	4b9a      	ldr	r3, [pc, #616]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 8001662:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001666:	b21b      	sxth	r3, r3
 8001668:	17da      	asrs	r2, r3, #31
 800166a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800166e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001672:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001676:	4603      	mov	r3, r0
 8001678:	fb03 f205 	mul.w	r2, r3, r5
 800167c:	460b      	mov	r3, r1
 800167e:	fb04 f303 	mul.w	r3, r4, r3
 8001682:	4413      	add	r3, r2
 8001684:	4602      	mov	r2, r0
 8001686:	fba4 8902 	umull	r8, r9, r4, r2
 800168a:	444b      	add	r3, r9
 800168c:	4699      	mov	r9, r3
 800168e:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 8001692:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)bmp280.calib.dig_P5) << 17);
 8001696:	4b8d      	ldr	r3, [pc, #564]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 8001698:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800169c:	b21b      	sxth	r3, r3
 800169e:	17da      	asrs	r2, r3, #31
 80016a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80016a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80016a8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016ac:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80016b0:	462a      	mov	r2, r5
 80016b2:	fb02 f203 	mul.w	r2, r2, r3
 80016b6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80016ba:	4621      	mov	r1, r4
 80016bc:	fb01 f303 	mul.w	r3, r1, r3
 80016c0:	441a      	add	r2, r3
 80016c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016c6:	4621      	mov	r1, r4
 80016c8:	fba3 3101 	umull	r3, r1, r3, r1
 80016cc:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 80016d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80016d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80016d8:	18d3      	adds	r3, r2, r3
 80016da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80016de:	f04f 0000 	mov.w	r0, #0
 80016e2:	f04f 0100 	mov.w	r1, #0
 80016e6:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80016ea:	462b      	mov	r3, r5
 80016ec:	0459      	lsls	r1, r3, #17
 80016ee:	4622      	mov	r2, r4
 80016f0:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80016f4:	4623      	mov	r3, r4
 80016f6:	0458      	lsls	r0, r3, #17
 80016f8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80016fc:	1814      	adds	r4, r2, r0
 80016fe:	643c      	str	r4, [r7, #64]	@ 0x40
 8001700:	414b      	adcs	r3, r1
 8001702:	647b      	str	r3, [r7, #68]	@ 0x44
 8001704:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001708:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)bmp280.calib.dig_P4) << 35);
 800170c:	4b6f      	ldr	r3, [pc, #444]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 800170e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001712:	b21b      	sxth	r3, r3
 8001714:	17da      	asrs	r2, r3, #31
 8001716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800171a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800171e:	f04f 0000 	mov.w	r0, #0
 8001722:	f04f 0100 	mov.w	r1, #0
 8001726:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800172a:	00d9      	lsls	r1, r3, #3
 800172c:	2000      	movs	r0, #0
 800172e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001732:	1814      	adds	r4, r2, r0
 8001734:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001736:	414b      	adcs	r3, r1
 8001738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800173a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800173e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)bmp280.calib.dig_P3) >> 8) +
 8001742:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001746:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800174a:	fb03 f102 	mul.w	r1, r3, r2
 800174e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001752:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001756:	fb02 f303 	mul.w	r3, r2, r3
 800175a:	18ca      	adds	r2, r1, r3
 800175c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001760:	fba3 3103 	umull	r3, r1, r3, r3
 8001764:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001768:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800176c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001770:	18d3      	adds	r3, r2, r3
 8001772:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001776:	4b55      	ldr	r3, [pc, #340]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 8001778:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800177c:	b21b      	sxth	r3, r3
 800177e:	17da      	asrs	r2, r3, #31
 8001780:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001784:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001788:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 800178c:	4622      	mov	r2, r4
 800178e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001792:	4641      	mov	r1, r8
 8001794:	fb01 f202 	mul.w	r2, r1, r2
 8001798:	464d      	mov	r5, r9
 800179a:	4618      	mov	r0, r3
 800179c:	4621      	mov	r1, r4
 800179e:	4603      	mov	r3, r0
 80017a0:	fb03 f305 	mul.w	r3, r3, r5
 80017a4:	4413      	add	r3, r2
 80017a6:	4602      	mov	r2, r0
 80017a8:	4641      	mov	r1, r8
 80017aa:	fba2 2101 	umull	r2, r1, r2, r1
 80017ae:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 80017b2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80017b6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80017ba:	4413      	add	r3, r2
 80017bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80017c0:	f04f 0000 	mov.w	r0, #0
 80017c4:	f04f 0100 	mov.w	r1, #0
 80017c8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80017cc:	4623      	mov	r3, r4
 80017ce:	0a18      	lsrs	r0, r3, #8
 80017d0:	462a      	mov	r2, r5
 80017d2:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80017d6:	462b      	mov	r3, r5
 80017d8:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)bmp280.calib.dig_P2) << 12);
 80017da:	4b3c      	ldr	r3, [pc, #240]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 80017dc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017e0:	b21b      	sxth	r3, r3
 80017e2:	17da      	asrs	r2, r3, #31
 80017e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017e8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017f0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80017f4:	464a      	mov	r2, r9
 80017f6:	fb02 f203 	mul.w	r2, r2, r3
 80017fa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80017fe:	4644      	mov	r4, r8
 8001800:	fb04 f303 	mul.w	r3, r4, r3
 8001804:	441a      	add	r2, r3
 8001806:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800180a:	4644      	mov	r4, r8
 800180c:	fba3 3404 	umull	r3, r4, r3, r4
 8001810:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001814:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001818:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800181c:	18d3      	adds	r3, r2, r3
 800181e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 800182e:	464c      	mov	r4, r9
 8001830:	0323      	lsls	r3, r4, #12
 8001832:	46c4      	mov	ip, r8
 8001834:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001838:	4644      	mov	r4, r8
 800183a:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)bmp280.calib.dig_P3) >> 8) +
 800183c:	1884      	adds	r4, r0, r2
 800183e:	633c      	str	r4, [r7, #48]	@ 0x30
 8001840:	eb41 0303 	adc.w	r3, r1, r3
 8001844:	637b      	str	r3, [r7, #52]	@ 0x34
 8001846:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800184a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280.calib.dig_P1) >> 33;
 800184e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001852:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001856:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 800185a:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800185e:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <BMP280_ReadPressure+0x2e0>)
 8001860:	895b      	ldrh	r3, [r3, #10]
 8001862:	b29b      	uxth	r3, r3
 8001864:	2200      	movs	r2, #0
 8001866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800186a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800186e:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001872:	4622      	mov	r2, r4
 8001874:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001878:	4641      	mov	r1, r8
 800187a:	fb01 f202 	mul.w	r2, r1, r2
 800187e:	464d      	mov	r5, r9
 8001880:	4618      	mov	r0, r3
 8001882:	4621      	mov	r1, r4
 8001884:	4603      	mov	r3, r0
 8001886:	fb03 f305 	mul.w	r3, r3, r5
 800188a:	4413      	add	r3, r2
 800188c:	4602      	mov	r2, r0
 800188e:	4641      	mov	r1, r8
 8001890:	fba2 2101 	umull	r2, r1, r2, r1
 8001894:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001898:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800189c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80018a0:	4413      	add	r3, r2
 80018a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80018b2:	4629      	mov	r1, r5
 80018b4:	104a      	asrs	r2, r1, #1
 80018b6:	4629      	mov	r1, r5
 80018b8:	17cb      	asrs	r3, r1, #31
 80018ba:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) {
 80018be:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018c2:	4313      	orrs	r3, r2
 80018c4:	d104      	bne.n	80018d0 <BMP280_ReadPressure+0x2e4>
        return 0.0f;
 80018c6:	f04f 0300 	mov.w	r3, #0
 80018ca:	e150      	b.n	8001b6e <BMP280_ReadPressure+0x582>
 80018cc:	2000009c 	.word	0x2000009c
    }

    int64_t p = 1048576 - adc_P;
 80018d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80018d4:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80018d8:	17da      	asrs	r2, r3, #31
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018de:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018e2:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 80018e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80018ea:	105b      	asrs	r3, r3, #1
 80018ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80018f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80018f4:	07db      	lsls	r3, r3, #31
 80018f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80018fa:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018fe:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001902:	4604      	mov	r4, r0
 8001904:	1aa4      	subs	r4, r4, r2
 8001906:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
 800190a:	eb61 0303 	sbc.w	r3, r1, r3
 800190e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001912:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001916:	4622      	mov	r2, r4
 8001918:	462b      	mov	r3, r5
 800191a:	1891      	adds	r1, r2, r2
 800191c:	6239      	str	r1, [r7, #32]
 800191e:	415b      	adcs	r3, r3
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
 8001922:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001926:	4621      	mov	r1, r4
 8001928:	1851      	adds	r1, r2, r1
 800192a:	61b9      	str	r1, [r7, #24]
 800192c:	4629      	mov	r1, r5
 800192e:	414b      	adcs	r3, r1
 8001930:	61fb      	str	r3, [r7, #28]
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800193e:	4649      	mov	r1, r9
 8001940:	018b      	lsls	r3, r1, #6
 8001942:	4641      	mov	r1, r8
 8001944:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001948:	4641      	mov	r1, r8
 800194a:	018a      	lsls	r2, r1, #6
 800194c:	4641      	mov	r1, r8
 800194e:	1889      	adds	r1, r1, r2
 8001950:	6139      	str	r1, [r7, #16]
 8001952:	4649      	mov	r1, r9
 8001954:	eb43 0101 	adc.w	r1, r3, r1
 8001958:	6179      	str	r1, [r7, #20]
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001966:	4649      	mov	r1, r9
 8001968:	008b      	lsls	r3, r1, #2
 800196a:	46c4      	mov	ip, r8
 800196c:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001970:	4641      	mov	r1, r8
 8001972:	008a      	lsls	r2, r1, #2
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	4603      	mov	r3, r0
 800197a:	4622      	mov	r2, r4
 800197c:	189b      	adds	r3, r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	460b      	mov	r3, r1
 8001982:	462a      	mov	r2, r5
 8001984:	eb42 0303 	adc.w	r3, r2, r3
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001996:	4649      	mov	r1, r9
 8001998:	008b      	lsls	r3, r1, #2
 800199a:	46c4      	mov	ip, r8
 800199c:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 80019a0:	4641      	mov	r1, r8
 80019a2:	008a      	lsls	r2, r1, #2
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	4603      	mov	r3, r0
 80019aa:	4622      	mov	r2, r4
 80019ac:	189b      	adds	r3, r3, r2
 80019ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80019b0:	462b      	mov	r3, r5
 80019b2:	460a      	mov	r2, r1
 80019b4:	eb42 0303 	adc.w	r3, r2, r3
 80019b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019ba:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80019be:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80019c2:	f7ff fb17 	bl	8000ff4 <__aeabi_ldivmod>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = (((int64_t)bmp280.calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80019ce:	4b6b      	ldr	r3, [pc, #428]	@ (8001b7c <BMP280_ReadPressure+0x590>)
 80019d0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	17da      	asrs	r2, r3, #31
 80019d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80019da:	677a      	str	r2, [r7, #116]	@ 0x74
 80019dc:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80019e0:	f04f 0000 	mov.w	r0, #0
 80019e4:	f04f 0100 	mov.w	r1, #0
 80019e8:	0b50      	lsrs	r0, r2, #13
 80019ea:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019ee:	1359      	asrs	r1, r3, #13
 80019f0:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80019f4:	462b      	mov	r3, r5
 80019f6:	fb00 f203 	mul.w	r2, r0, r3
 80019fa:	4623      	mov	r3, r4
 80019fc:	fb03 f301 	mul.w	r3, r3, r1
 8001a00:	4413      	add	r3, r2
 8001a02:	4622      	mov	r2, r4
 8001a04:	fba2 2100 	umull	r2, r1, r2, r0
 8001a08:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001a0c:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a10:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a14:	4413      	add	r3, r2
 8001a16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001a1a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a1e:	f04f 0000 	mov.w	r0, #0
 8001a22:	f04f 0100 	mov.w	r1, #0
 8001a26:	0b50      	lsrs	r0, r2, #13
 8001a28:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a2c:	1359      	asrs	r1, r3, #13
 8001a2e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a32:	462b      	mov	r3, r5
 8001a34:	fb00 f203 	mul.w	r2, r0, r3
 8001a38:	4623      	mov	r3, r4
 8001a3a:	fb03 f301 	mul.w	r3, r3, r1
 8001a3e:	4413      	add	r3, r2
 8001a40:	4622      	mov	r2, r4
 8001a42:	fba2 2100 	umull	r2, r1, r2, r0
 8001a46:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001a4a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a4e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a52:	4413      	add	r3, r2
 8001a54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001a64:	4621      	mov	r1, r4
 8001a66:	0e4a      	lsrs	r2, r1, #25
 8001a68:	4620      	mov	r0, r4
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	460c      	mov	r4, r1
 8001a6e:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001a72:	164b      	asrs	r3, r1, #25
 8001a74:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)bmp280.calib.dig_P8) * p) >> 19;
 8001a78:	4b40      	ldr	r3, [pc, #256]	@ (8001b7c <BMP280_ReadPressure+0x590>)
 8001a7a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001a7e:	b21b      	sxth	r3, r3
 8001a80:	17da      	asrs	r2, r3, #31
 8001a82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a84:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a86:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a8a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a8e:	462a      	mov	r2, r5
 8001a90:	fb02 f203 	mul.w	r2, r2, r3
 8001a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001a98:	4621      	mov	r1, r4
 8001a9a:	fb01 f303 	mul.w	r3, r1, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	fba2 2101 	umull	r2, r1, r2, r1
 8001aaa:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001aae:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001ab2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	f04f 0300 	mov.w	r3, #0
 8001ac4:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001ac8:	4621      	mov	r1, r4
 8001aca:	0cca      	lsrs	r2, r1, #19
 8001acc:	4620      	mov	r0, r4
 8001ace:	4629      	mov	r1, r5
 8001ad0:	460c      	mov	r4, r1
 8001ad2:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001ad6:	14cb      	asrs	r3, r1, #19
 8001ad8:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280.calib.dig_P7) << 4);
 8001adc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001ae0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ae4:	1884      	adds	r4, r0, r2
 8001ae6:	663c      	str	r4, [r7, #96]	@ 0x60
 8001ae8:	eb41 0303 	adc.w	r3, r1, r3
 8001aec:	667b      	str	r3, [r7, #100]	@ 0x64
 8001aee:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001af2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001af6:	4621      	mov	r1, r4
 8001af8:	1889      	adds	r1, r1, r2
 8001afa:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001afc:	4629      	mov	r1, r5
 8001afe:	eb43 0101 	adc.w	r1, r3, r1
 8001b02:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	f04f 0100 	mov.w	r1, #0
 8001b0c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001b10:	4623      	mov	r3, r4
 8001b12:	0a18      	lsrs	r0, r3, #8
 8001b14:	462a      	mov	r2, r5
 8001b16:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b1a:	462b      	mov	r3, r5
 8001b1c:	1219      	asrs	r1, r3, #8
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <BMP280_ReadPressure+0x590>)
 8001b20:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001b24:	b21b      	sxth	r3, r3
 8001b26:	17da      	asrs	r2, r3, #31
 8001b28:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b2a:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b38:	464c      	mov	r4, r9
 8001b3a:	0123      	lsls	r3, r4, #4
 8001b3c:	46c4      	mov	ip, r8
 8001b3e:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001b42:	4644      	mov	r4, r8
 8001b44:	0122      	lsls	r2, r4, #4
 8001b46:	1884      	adds	r4, r0, r2
 8001b48:	603c      	str	r4, [r7, #0]
 8001b4a:	eb41 0303 	adc.w	r3, r1, r3
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b54:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return (float)p / 256.0f;
 8001b58:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001b5c:	f7ff f896 	bl	8000c8c <__aeabi_l2f>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f982 	bl	8000e70 <__aeabi_fdiv>
 8001b6c:	4603      	mov	r3, r0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001b74:	46bd      	mov	sp, r7
 8001b76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000009c 	.word	0x2000009c

08001b80 <BMP280_ReadAltitude>:

float BMP280_ReadAltitude(float seaLevelPressure) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
    float pressure = BMP280_ReadPressure();
 8001b88:	f7ff fd30 	bl	80015ec <BMP280_ReadPressure>
 8001b8c:	60f8      	str	r0, [r7, #12]
    return 44330.0f * (1.0f - pow(pressure / seaLevelPressure, 0.1903f));
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f7ff f96d 	bl	8000e70 <__aeabi_fdiv>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe fc4f 	bl	800043c <__aeabi_f2d>
 8001b9e:	a310      	add	r3, pc, #64	@ (adr r3, 8001be0 <BMP280_ReadAltitude+0x60>)
 8001ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba4:	f008 f802 	bl	8009bac <pow>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	f04f 0000 	mov.w	r0, #0
 8001bb0:	490f      	ldr	r1, [pc, #60]	@ (8001bf0 <BMP280_ReadAltitude+0x70>)
 8001bb2:	f7fe fae3 	bl	800017c <__aeabi_dsub>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	a30a      	add	r3, pc, #40	@ (adr r3, 8001be8 <BMP280_ReadAltitude+0x68>)
 8001bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc4:	f7fe fc92 	bl	80004ec <__aeabi_dmul>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7fe ff3c 	bl	8000a4c <__aeabi_d2f>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000
 8001be4:	3fc85bc0 	.word	0x3fc85bc0
 8001be8:	00000000 	.word	0x00000000
 8001bec:	40e5a540 	.word	0x40e5a540
 8001bf0:	3ff00000 	.word	0x3ff00000

08001bf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bfa:	f004 fcbb 	bl	8006574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bfe:	f000 f847 	bl	8001c90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c02:	f000 f941 	bl	8001e88 <MX_GPIO_Init>
  HAL_GPIO_WritePin(BMP280_nCS_GPIO_Port, BMP280_nCS_Pin, GPIO_PIN_RESET);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2110      	movs	r1, #16
 8001c0a:	481b      	ldr	r0, [pc, #108]	@ (8001c78 <main+0x84>)
 8001c0c:	f004 ffca 	bl	8006ba4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SX1276_nCS_GPIO_Port, SX1276_nCS_Pin, GPIO_PIN_SET);
 8001c10:	2201      	movs	r2, #1
 8001c12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c16:	4818      	ldr	r0, [pc, #96]	@ (8001c78 <main+0x84>)
 8001c18:	f004 ffc4 	bl	8006ba4 <HAL_GPIO_WritePin>

  MX_I2C1_Init();
 8001c1c:	f000 f87c 	bl	8001d18 <MX_I2C1_Init>
  __HAL_RCC_SPI1_CLK_ENABLE();
 8001c20:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <main+0x88>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a15      	ldr	r2, [pc, #84]	@ (8001c7c <main+0x88>)
 8001c26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <main+0x88>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	687b      	ldr	r3, [r7, #4]
  MX_SPI1_Init();
 8001c38:	f000 f89c 	bl	8001d74 <MX_SPI1_Init>

  MX_USART1_UART_Init();
 8001c3c:	f000 f8d0 	bl	8001de0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001c40:	f000 f8f8 	bl	8001e34 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001c44:	2201      	movs	r2, #1
 8001c46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c4a:	480b      	ldr	r0, [pc, #44]	@ (8001c78 <main+0x84>)
 8001c4c:	f004 ffaa 	bl	8006ba4 <HAL_GPIO_WritePin>

  shell_init(&huart2);
 8001c50:	480b      	ldr	r0, [pc, #44]	@ (8001c80 <main+0x8c>)
 8001c52:	f000 fe37 	bl	80028c4 <shell_init>
  init_servo();
 8001c56:	f000 fd93 	bl	8002780 <init_servo>
  BMP280_Init(&hspi1);
 8001c5a:	480a      	ldr	r0, [pc, #40]	@ (8001c84 <main+0x90>)
 8001c5c:	f7ff fc2c 	bl	80014b8 <BMP280_Init>
  rfm95_init(&LoRa_config, &hspi1);
 8001c60:	4908      	ldr	r1, [pc, #32]	@ (8001c84 <main+0x90>)
 8001c62:	4809      	ldr	r0, [pc, #36]	@ (8001c88 <main+0x94>)
 8001c64:	f000 fa56 	bl	8002114 <rfm95_init>
//  sam_m8q_init_uart(&huart1);
  /* USER CODE END 2 */

  uint32_t last_tx = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  float sea_level = 1013.25f;
 8001c6c:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <main+0x98>)
 8001c6e:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      shell_service();
 8001c70:	f000 ff6c 	bl	8002b4c <shell_service>
 8001c74:	e7fc      	b.n	8001c70 <main+0x7c>
 8001c76:	bf00      	nop
 8001c78:	40010800 	.word	0x40010800
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	200001b0 	.word	0x200001b0
 8001c84:	20000110 	.word	0x20000110
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	447d5000 	.word	0x447d5000

08001c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b090      	sub	sp, #64	@ 0x40
 8001c94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c96:	f107 0318 	add.w	r3, r7, #24
 8001c9a:	2228      	movs	r2, #40	@ 0x28
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f007 faeb 	bl	800927a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cb6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd2:	f107 0318 	add.w	r3, r7, #24
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f005 f8d8 	bl	8006e8c <HAL_RCC_OscConfig>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8001ce2:	f000 f969 	bl	8001fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce6:	230f      	movs	r3, #15
 8001ce8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cea:	2302      	movs	r3, #2
 8001cec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f005 fb46 	bl	8007390 <HAL_RCC_ClockConfig>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001d0a:	f000 f955 	bl	8001fb8 <Error_Handler>
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3740      	adds	r7, #64	@ 0x40
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d1c:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d1e:	4a13      	ldr	r2, [pc, #76]	@ (8001d6c <MX_I2C1_Init+0x54>)
 8001d20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d24:	4a12      	ldr	r2, [pc, #72]	@ (8001d70 <MX_I2C1_Init+0x58>)
 8001d26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d42:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d48:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d54:	4804      	ldr	r0, [pc, #16]	@ (8001d68 <MX_I2C1_Init+0x50>)
 8001d56:	f004 ff55 	bl	8006c04 <HAL_I2C_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d60:	f000 f92a 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200000bc 	.word	0x200000bc
 8001d6c:	40005400 	.word	0x40005400
 8001d70:	000186a0 	.word	0x000186a0

08001d74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d78:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d7a:	4a18      	ldr	r2, [pc, #96]	@ (8001ddc <MX_SPI1_Init+0x68>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d7e:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d86:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d8c:	4b12      	ldr	r3, [pc, #72]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001da0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001da4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001da6:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001da8:	2220      	movs	r2, #32
 8001daa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001db2:	4b09      	ldr	r3, [pc, #36]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001db8:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001dc0:	220a      	movs	r2, #10
 8001dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dc4:	4804      	ldr	r0, [pc, #16]	@ (8001dd8 <MX_SPI1_Init+0x64>)
 8001dc6:	f005 fc71 	bl	80076ac <HAL_SPI_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001dd0:	f000 f8f2 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000110 	.word	0x20000110
 8001ddc:	40013000 	.word	0x40013000

08001de0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001de4:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001de6:	4a12      	ldr	r2, [pc, #72]	@ (8001e30 <MX_USART1_UART_Init+0x50>)
 8001de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001dec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e04:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001e06:	220c      	movs	r2, #12
 8001e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0a:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e16:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_USART1_UART_Init+0x4c>)
 8001e18:	f006 fe08 	bl	8008a2c <HAL_UART_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e22:	f000 f8c9 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000168 	.word	0x20000168
 8001e30:	40013800 	.word	0x40013800

08001e34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e38:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e3a:	4a12      	ldr	r2, [pc, #72]	@ (8001e84 <MX_USART2_UART_Init+0x50>)
 8001e3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e3e:	4b10      	ldr	r3, [pc, #64]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e58:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <MX_USART2_UART_Init+0x4c>)
 8001e6c:	f006 fdde 	bl	8008a2c <HAL_UART_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e76:	f000 f89f 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200001b0 	.word	0x200001b0
 8001e84:	40004400 	.word	0x40004400

08001e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8e:	f107 0310 	add.w	r3, r7, #16
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9c:	4b42      	ldr	r3, [pc, #264]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	4a41      	ldr	r2, [pc, #260]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001ea2:	f043 0320 	orr.w	r3, r3, #32
 8001ea6:	6193      	str	r3, [r2, #24]
 8001ea8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b39      	ldr	r3, [pc, #228]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ecc:	4b36      	ldr	r3, [pc, #216]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a35      	ldr	r2, [pc, #212]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001ed2:	f043 0308 	orr.w	r3, r3, #8
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b33      	ldr	r3, [pc, #204]	@ (8001fa8 <MX_GPIO_Init+0x120>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BMP280_nCS_Pin|SX1276_nCS_Pin|LED_PIN_Pin, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f248 1110 	movw	r1, #33040	@ 0x8110
 8001eea:	4830      	ldr	r0, [pc, #192]	@ (8001fac <MX_GPIO_Init+0x124>)
 8001eec:	f004 fe5a 	bl	8006ba4 <HAL_GPIO_WritePin>


  /* SPI1 GPIO Configuration */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;  // SCK|MISO|MOSI
 8001ef0:	23e0      	movs	r3, #224	@ 0xe0
 8001ef2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;  // Alternate Function Push Pull
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efc:	f107 0310 	add.w	r3, r7, #16
 8001f00:	4619      	mov	r1, r3
 8001f02:	482a      	ldr	r0, [pc, #168]	@ (8001fac <MX_GPIO_Init+0x124>)
 8001f04:	f004 fcca 	bl	800689c <HAL_GPIO_Init>

  // For MISO, we need input mode
  GPIO_InitStruct.Pin = GPIO_PIN_6;  // MISO
 8001f08:	2340      	movs	r3, #64	@ 0x40
 8001f0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f14:	f107 0310 	add.w	r3, r7, #16
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4824      	ldr	r0, [pc, #144]	@ (8001fac <MX_GPIO_Init+0x124>)
 8001f1c:	f004 fcbe 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : BMP280_nCS_Pin SX1276_nCS_Pin LED_PIN_Pin */
  GPIO_InitStruct.Pin = BMP280_nCS_Pin|SX1276_nCS_Pin|LED_PIN_Pin;
 8001f20:	f248 1310 	movw	r3, #33040	@ 0x8110
 8001f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f26:	2301      	movs	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	4619      	mov	r1, r3
 8001f38:	481c      	ldr	r0, [pc, #112]	@ (8001fac <MX_GPIO_Init+0x124>)
 8001f3a:	f004 fcaf 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : SX1276_DIO0_Pin SX1276_DIO1_Pin */
  GPIO_InitStruct.Pin = SX1276_DIO0_Pin|SX1276_DIO1_Pin;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f42:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb0 <MX_GPIO_Init+0x128>)
 8001f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 0310 	add.w	r3, r7, #16
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4818      	ldr	r0, [pc, #96]	@ (8001fb4 <MX_GPIO_Init+0x12c>)
 8001f52:	f004 fca3 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : SX1276_DIO2_Pin SX1276_DIO3_Pin */
  GPIO_InitStruct.Pin = SX1276_DIO2_Pin|SX1276_DIO3_Pin;
 8001f56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f5c:	4b14      	ldr	r3, [pc, #80]	@ (8001fb0 <MX_GPIO_Init+0x128>)
 8001f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f64:	f107 0310 	add.w	r3, r7, #16
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4810      	ldr	r0, [pc, #64]	@ (8001fac <MX_GPIO_Init+0x124>)
 8001f6c:	f004 fc96 	bl	800689c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2006      	movs	r0, #6
 8001f76:	f004 fc5a 	bl	800682e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001f7a:	2006      	movs	r0, #6
 8001f7c:	f004 fc73 	bl	8006866 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	2007      	movs	r0, #7
 8001f86:	f004 fc52 	bl	800682e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001f8a:	2007      	movs	r0, #7
 8001f8c:	f004 fc6b 	bl	8006866 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2028      	movs	r0, #40	@ 0x28
 8001f96:	f004 fc4a 	bl	800682e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f9a:	2028      	movs	r0, #40	@ 0x28
 8001f9c:	f004 fc63 	bl	8006866 <HAL_NVIC_EnableIRQ>
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fa0:	bf00      	nop
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010800 	.word	0x40010800
 8001fb0:	10110000 	.word	0x10110000
 8001fb4:	40010c00 	.word	0x40010c00

08001fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fbc:	b672      	cpsid	i
}
 8001fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <Error_Handler+0x8>

08001fc4 <rfm95_select>:

// Static SPI handle
static SPI_HandleTypeDef *rfm95_spi;

// Private functions
static void rfm95_select(void) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SX1276_nCS_GPIO_Port, SX1276_nCS_Pin, GPIO_PIN_RESET);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fce:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <rfm95_select+0x14>)
 8001fd0:	f004 fde8 	bl	8006ba4 <HAL_GPIO_WritePin>
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40010800 	.word	0x40010800

08001fdc <rfm95_unselect>:

static void rfm95_unselect(void) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SX1276_nCS_GPIO_Port, SX1276_nCS_Pin, GPIO_PIN_SET);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fe6:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <rfm95_unselect+0x14>)
 8001fe8:	f004 fddc 	bl	8006ba4 <HAL_GPIO_WritePin>
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40010800 	.word	0x40010800

08001ff4 <rfm95_read_reg>:

uint8_t rfm95_read_reg(uint8_t reg) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    rfm95_select();
 8001ffe:	f7ff ffe1 	bl	8001fc4 <rfm95_select>

    uint8_t addr = reg & 0x7F;  // Clear top bit to indicate read
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002008:	b2db      	uxtb	r3, r3
 800200a:	73bb      	strb	r3, [r7, #14]
    HAL_SPI_Transmit(rfm95_spi, &addr, 1, HAL_MAX_DELAY);
 800200c:	4b0c      	ldr	r3, [pc, #48]	@ (8002040 <rfm95_read_reg+0x4c>)
 800200e:	6818      	ldr	r0, [r3, #0]
 8002010:	f107 010e 	add.w	r1, r7, #14
 8002014:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002018:	2201      	movs	r2, #1
 800201a:	f005 fbcb 	bl	80077b4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(rfm95_spi, &data, 1, HAL_MAX_DELAY);
 800201e:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <rfm95_read_reg+0x4c>)
 8002020:	6818      	ldr	r0, [r3, #0]
 8002022:	f107 010f 	add.w	r1, r7, #15
 8002026:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800202a:	2201      	movs	r2, #1
 800202c:	f005 fd06 	bl	8007a3c <HAL_SPI_Receive>

    rfm95_unselect();
 8002030:	f7ff ffd4 	bl	8001fdc <rfm95_unselect>
    return data;
 8002034:	7bfb      	ldrb	r3, [r7, #15]
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200001f8 	.word	0x200001f8

08002044 <rfm95_write_reg>:

void rfm95_write_reg(uint8_t reg, uint8_t data) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	460a      	mov	r2, r1
 800204e:	71fb      	strb	r3, [r7, #7]
 8002050:	4613      	mov	r3, r2
 8002052:	71bb      	strb	r3, [r7, #6]
    rfm95_select();
 8002054:	f7ff ffb6 	bl	8001fc4 <rfm95_select>

    uint8_t addr = reg | 0x80;  // Set top bit to indicate write
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800205e:	b2db      	uxtb	r3, r3
 8002060:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_Transmit(rfm95_spi, &addr, 1, HAL_MAX_DELAY);
 8002062:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <rfm95_write_reg+0x4c>)
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	f107 010f 	add.w	r1, r7, #15
 800206a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800206e:	2201      	movs	r2, #1
 8002070:	f005 fba0 	bl	80077b4 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(rfm95_spi, &data, 1, HAL_MAX_DELAY);
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <rfm95_write_reg+0x4c>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	1db9      	adds	r1, r7, #6
 800207a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800207e:	2201      	movs	r2, #1
 8002080:	f005 fb98 	bl	80077b4 <HAL_SPI_Transmit>

    rfm95_unselect();
 8002084:	f7ff ffaa 	bl	8001fdc <rfm95_unselect>
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200001f8 	.word	0x200001f8

08002094 <rfm95_dio0_callback>:

// DIO interrupt callbacks (to be implemented by user)
__weak void rfm95_dio0_callback(void) {}
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
 8002098:	bf00      	nop
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <rfm95_dio1_callback>:
__weak void rfm95_dio1_callback(void) {}
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <rfm95_dio2_callback>:
__weak void rfm95_dio2_callback(void) {}
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <rfm95_dio3_callback>:
__weak void rfm95_dio3_callback(void) {}
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <HAL_GPIO_EXTI_Callback>:

// GPIO interrupt handlers
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin) {
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020d4:	d016      	beq.n	8002104 <HAL_GPIO_EXTI_Callback+0x40>
 80020d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020da:	dc16      	bgt.n	800210a <HAL_GPIO_EXTI_Callback+0x46>
 80020dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020e0:	d00d      	beq.n	80020fe <HAL_GPIO_EXTI_Callback+0x3a>
 80020e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020e6:	dc10      	bgt.n	800210a <HAL_GPIO_EXTI_Callback+0x46>
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d002      	beq.n	80020f2 <HAL_GPIO_EXTI_Callback+0x2e>
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d003      	beq.n	80020f8 <HAL_GPIO_EXTI_Callback+0x34>
            break;
        case SX1276_DIO3_Pin:
            rfm95_dio3_callback();
            break;
        default:
            break;
 80020f0:	e00b      	b.n	800210a <HAL_GPIO_EXTI_Callback+0x46>
            rfm95_dio0_callback();
 80020f2:	f7ff ffcf 	bl	8002094 <rfm95_dio0_callback>
            break;
 80020f6:	e009      	b.n	800210c <HAL_GPIO_EXTI_Callback+0x48>
            rfm95_dio1_callback();
 80020f8:	f7ff ffd2 	bl	80020a0 <rfm95_dio1_callback>
            break;
 80020fc:	e006      	b.n	800210c <HAL_GPIO_EXTI_Callback+0x48>
            rfm95_dio2_callback();
 80020fe:	f7ff ffd5 	bl	80020ac <rfm95_dio2_callback>
            break;
 8002102:	e003      	b.n	800210c <HAL_GPIO_EXTI_Callback+0x48>
            rfm95_dio3_callback();
 8002104:	f7ff ffd8 	bl	80020b8 <rfm95_dio3_callback>
            break;
 8002108:	e000      	b.n	800210c <HAL_GPIO_EXTI_Callback+0x48>
            break;
 800210a:	bf00      	nop
    }
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <rfm95_init>:

bool rfm95_init(const rfm95_config_t *config, SPI_HandleTypeDef *spi) {
 8002114:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002118:	b084      	sub	sp, #16
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
    // Store SPI handle
    rfm95_spi = spi;
 8002120:	4a43      	ldr	r2, [pc, #268]	@ (8002230 <rfm95_init+0x11c>)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	6013      	str	r3, [r2, #0]

    // Module shares reset with MCU, so it's already reset at this point
    HAL_Delay(10); // Wait for module to be ready after reset
 8002126:	200a      	movs	r0, #10
 8002128:	f004 fa86 	bl	8006638 <HAL_Delay>

    // Read version register to check if module is responsive
    uint8_t version = rfm95_read_reg(RFM95_REG_VERSION);
 800212c:	2042      	movs	r0, #66	@ 0x42
 800212e:	f7ff ff61 	bl	8001ff4 <rfm95_read_reg>
 8002132:	4603      	mov	r3, r0
 8002134:	73fb      	strb	r3, [r7, #15]
    if (version != 0x12) {
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	2b12      	cmp	r3, #18
 800213a:	d001      	beq.n	8002140 <rfm95_init+0x2c>
        return false;
 800213c:	2300      	movs	r3, #0
 800213e:	e072      	b.n	8002226 <rfm95_init+0x112>
    }

    // Set sleep mode to access LoRa registers
    rfm95_sleep();
 8002140:	f000 f966 	bl	8002410 <rfm95_sleep>

    // Set LoRa mode
    rfm95_write_reg(RFM95_REG_OP_MODE, 0x80);  // LoRa mode
 8002144:	2180      	movs	r1, #128	@ 0x80
 8002146:	2001      	movs	r0, #1
 8002148:	f7ff ff7c 	bl	8002044 <rfm95_write_reg>

    // Configure frequency
    uint32_t frf = ((uint64_t)config->frequency << 19) / 32000000;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	461c      	mov	r4, r3
 8002154:	4615      	mov	r5, r2
 8002156:	ea4f 3954 	mov.w	r9, r4, lsr #13
 800215a:	ea4f 48c4 	mov.w	r8, r4, lsl #19
 800215e:	4a35      	ldr	r2, [pc, #212]	@ (8002234 <rfm95_init+0x120>)
 8002160:	f04f 0300 	mov.w	r3, #0
 8002164:	4640      	mov	r0, r8
 8002166:	4649      	mov	r1, r9
 8002168:	f7fe ff94 	bl	8001094 <__aeabi_uldivmod>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4613      	mov	r3, r2
 8002172:	60bb      	str	r3, [r7, #8]
    rfm95_write_reg(RFM95_REG_FR_MSB, (frf >> 16) & 0xFF);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	0c1b      	lsrs	r3, r3, #16
 8002178:	b2db      	uxtb	r3, r3
 800217a:	4619      	mov	r1, r3
 800217c:	2006      	movs	r0, #6
 800217e:	f7ff ff61 	bl	8002044 <rfm95_write_reg>
    rfm95_write_reg(RFM95_REG_FR_MID, (frf >> 8) & 0xFF);
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	0a1b      	lsrs	r3, r3, #8
 8002186:	b2db      	uxtb	r3, r3
 8002188:	4619      	mov	r1, r3
 800218a:	2007      	movs	r0, #7
 800218c:	f7ff ff5a 	bl	8002044 <rfm95_write_reg>
    rfm95_write_reg(RFM95_REG_FR_LSB, frf & 0xFF);
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	4619      	mov	r1, r3
 8002196:	2008      	movs	r0, #8
 8002198:	f7ff ff54 	bl	8002044 <rfm95_write_reg>

    // Configure PA
    if (config->power > 15) {
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f993 3000 	ldrsb.w	r3, [r3]
 80021a2:	2b0f      	cmp	r3, #15
 80021a4:	dd0f      	ble.n	80021c6 <rfm95_init+0xb2>
        // Enable PA_BOOST
        rfm95_write_reg(RFM95_REG_PA_CONFIG, RFM95_PA_BOOST | (config->power - 2));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f993 3000 	ldrsb.w	r3, [r3]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	3b02      	subs	r3, #2
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	b25b      	sxtb	r3, r3
 80021b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021b8:	b25b      	sxtb	r3, r3
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	4619      	mov	r1, r3
 80021be:	2009      	movs	r0, #9
 80021c0:	f7ff ff40 	bl	8002044 <rfm95_write_reg>
 80021c4:	e007      	b.n	80021d6 <rfm95_init+0xc2>
    } else {
        rfm95_write_reg(RFM95_REG_PA_CONFIG, config->power);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f993 3000 	ldrsb.w	r3, [r3]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	4619      	mov	r1, r3
 80021d0:	2009      	movs	r0, #9
 80021d2:	f7ff ff37 	bl	8002044 <rfm95_write_reg>
    }

    // Set LNA gain
    rfm95_write_reg(RFM95_REG_LNA, config->lna_gain);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	7a1b      	ldrb	r3, [r3, #8]
 80021da:	4619      	mov	r1, r3
 80021dc:	200c      	movs	r0, #12
 80021de:	f7ff ff31 	bl	8002044 <rfm95_write_reg>

    // Configure modem - spreading factor, bandwidth, coding rate
    rfm95_write_reg(RFM95_REG_MODEM_CONFIG_1,
                    (config->bandwidth << 4) | (config->coding_rate << 1));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	7a5b      	ldrb	r3, [r3, #9]
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	b25a      	sxtb	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	7a9b      	ldrb	r3, [r3, #10]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	b25b      	sxtb	r3, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	b25b      	sxtb	r3, r3
    rfm95_write_reg(RFM95_REG_MODEM_CONFIG_1,
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	4619      	mov	r1, r3
 80021fa:	201d      	movs	r0, #29
 80021fc:	f7ff ff22 	bl	8002044 <rfm95_write_reg>
    rfm95_write_reg(RFM95_REG_MODEM_CONFIG_2,
                    (config->spreading_factor << 4));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	7adb      	ldrb	r3, [r3, #11]
    rfm95_write_reg(RFM95_REG_MODEM_CONFIG_2,
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	b2db      	uxtb	r3, r3
 8002208:	4619      	mov	r1, r3
 800220a:	201e      	movs	r0, #30
 800220c:	f7ff ff1a 	bl	8002044 <rfm95_write_reg>

    // Enable LNA boost
    rfm95_write_reg(RFM95_REG_MODEM_CONFIG_3, 0x04);
 8002210:	2104      	movs	r1, #4
 8002212:	2026      	movs	r0, #38	@ 0x26
 8002214:	f7ff ff16 	bl	8002044 <rfm95_write_reg>
    // Configure DIO mapping for common usage
    // DIO0 = RxDone/TxDone
    // DIO1 = RxTimeout
    // DIO2 = FhssChangeChannel
    // DIO3 = ValidHeader
    rfm95_write_reg(RFM95_REG_DIO_MAPPING_1, 0x00);
 8002218:	2100      	movs	r1, #0
 800221a:	2040      	movs	r0, #64	@ 0x40
 800221c:	f7ff ff12 	bl	8002044 <rfm95_write_reg>

    // Set to standby mode
    rfm95_standby();
 8002220:	f000 f8fe 	bl	8002420 <rfm95_standby>

    return true;
 8002224:	2301      	movs	r3, #1
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002230:	200001f8 	.word	0x200001f8
 8002234:	01e84800 	.word	0x01e84800

08002238 <rfm95_send>:


bool rfm95_send(const uint8_t *data, uint8_t len) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b08c      	sub	sp, #48	@ 0x30
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	70fb      	strb	r3, [r7, #3]
    uint8_t packet[FIXED_PACKET_LENGTH] = {0}; // Initialize with zeros for padding
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	f107 0310 	add.w	r3, r7, #16
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
 8002258:	615a      	str	r2, [r3, #20]
 800225a:	619a      	str	r2, [r3, #24]

    // Copy data, truncating if too long or padding with zeros if too short
    uint8_t copy_len = (len > FIXED_PACKET_LENGTH) ? FIXED_PACKET_LENGTH : len;
 800225c:	78fb      	ldrb	r3, [r7, #3]
 800225e:	2b20      	cmp	r3, #32
 8002260:	bf28      	it	cs
 8002262:	2320      	movcs	r3, #32
 8002264:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    memcpy(packet, data, copy_len);
 8002268:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	4618      	mov	r0, r3
 8002274:	f007 f836 	bl	80092e4 <memcpy>

    rfm95_write_reg(RFM95_REG_FIFO_TX_BASE, 0);
 8002278:	2100      	movs	r1, #0
 800227a:	200e      	movs	r0, #14
 800227c:	f7ff fee2 	bl	8002044 <rfm95_write_reg>
    rfm95_write_reg(RFM95_REG_FIFO_ADDR_PTR, 0);
 8002280:	2100      	movs	r1, #0
 8002282:	200d      	movs	r0, #13
 8002284:	f7ff fede 	bl	8002044 <rfm95_write_reg>

    rfm95_select();
 8002288:	f7ff fe9c 	bl	8001fc4 <rfm95_select>
    uint8_t addr = RFM95_REG_FIFO | 0x80;
 800228c:	2380      	movs	r3, #128	@ 0x80
 800228e:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(rfm95_spi, &addr, 1, HAL_MAX_DELAY);
 8002290:	4b1a      	ldr	r3, [pc, #104]	@ (80022fc <rfm95_send+0xc4>)
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	f107 010b 	add.w	r1, r7, #11
 8002298:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800229c:	2201      	movs	r2, #1
 800229e:	f005 fa89 	bl	80077b4 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(rfm95_spi, packet, FIXED_PACKET_LENGTH, HAL_MAX_DELAY);
 80022a2:	4b16      	ldr	r3, [pc, #88]	@ (80022fc <rfm95_send+0xc4>)
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	f107 010c 	add.w	r1, r7, #12
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022ae:	2220      	movs	r2, #32
 80022b0:	f005 fa80 	bl	80077b4 <HAL_SPI_Transmit>
    rfm95_unselect();
 80022b4:	f7ff fe92 	bl	8001fdc <rfm95_unselect>

    // Always use fixed length
    rfm95_write_reg(RFM95_REG_PAYLOAD_LENGTH, FIXED_PACKET_LENGTH);
 80022b8:	2120      	movs	r1, #32
 80022ba:	2022      	movs	r0, #34	@ 0x22
 80022bc:	f7ff fec2 	bl	8002044 <rfm95_write_reg>
    rfm95_write_reg(RFM95_REG_DIO_MAPPING_1, 0x40);
 80022c0:	2140      	movs	r1, #64	@ 0x40
 80022c2:	2040      	movs	r0, #64	@ 0x40
 80022c4:	f7ff febe 	bl	8002044 <rfm95_write_reg>

    rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_TX);
 80022c8:	2103      	movs	r1, #3
 80022ca:	2001      	movs	r0, #1
 80022cc:	f7ff feba 	bl	8002044 <rfm95_write_reg>

    while ((rfm95_read_reg(RFM95_REG_IRQ_FLAGS) & RFM95_IRQ_TX_DONE_MASK) == 0) {
 80022d0:	e002      	b.n	80022d8 <rfm95_send+0xa0>
        HAL_Delay(1);
 80022d2:	2001      	movs	r0, #1
 80022d4:	f004 f9b0 	bl	8006638 <HAL_Delay>
    while ((rfm95_read_reg(RFM95_REG_IRQ_FLAGS) & RFM95_IRQ_TX_DONE_MASK) == 0) {
 80022d8:	2012      	movs	r0, #18
 80022da:	f7ff fe8b 	bl	8001ff4 <rfm95_read_reg>
 80022de:	4603      	mov	r3, r0
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f4      	beq.n	80022d2 <rfm95_send+0x9a>
    }

    rfm95_write_reg(RFM95_REG_IRQ_FLAGS, 0xFF);
 80022e8:	21ff      	movs	r1, #255	@ 0xff
 80022ea:	2012      	movs	r0, #18
 80022ec:	f7ff feaa 	bl	8002044 <rfm95_write_reg>
    return true;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3730      	adds	r7, #48	@ 0x30
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	200001f8 	.word	0x200001f8

08002300 <rfm95_receive>:

bool rfm95_receive(uint8_t *data, uint8_t *len, uint32_t timeout_ms) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
    // Check if we need to start receiving
    uint8_t op_mode = rfm95_read_reg(RFM95_REG_OP_MODE);
 800230c:	2001      	movs	r0, #1
 800230e:	f7ff fe71 	bl	8001ff4 <rfm95_read_reg>
 8002312:	4603      	mov	r3, r0
 8002314:	76fb      	strb	r3, [r7, #27]
    if ((op_mode & 0x07) != RFM95_MODE_RX_SINGLE) {
 8002316:	7efb      	ldrb	r3, [r7, #27]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	2b06      	cmp	r3, #6
 800231e:	d00f      	beq.n	8002340 <rfm95_receive+0x40>
        rfm95_write_reg(RFM95_REG_DIO_MAPPING_1, 0x00);
 8002320:	2100      	movs	r1, #0
 8002322:	2040      	movs	r0, #64	@ 0x40
 8002324:	f7ff fe8e 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_FIFO_RX_BASE, 0);
 8002328:	2100      	movs	r1, #0
 800232a:	200f      	movs	r0, #15
 800232c:	f7ff fe8a 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_FIFO_ADDR_PTR, 0);
 8002330:	2100      	movs	r1, #0
 8002332:	200d      	movs	r0, #13
 8002334:	f7ff fe86 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_RX_SINGLE);
 8002338:	2106      	movs	r1, #6
 800233a:	2001      	movs	r0, #1
 800233c:	f7ff fe82 	bl	8002044 <rfm95_write_reg>
    }

    uint32_t start = HAL_GetTick();
 8002340:	f004 f970 	bl	8006624 <HAL_GetTick>
 8002344:	6178      	str	r0, [r7, #20]
    while ((HAL_GetTick() - start) < timeout_ms) {
 8002346:	e054      	b.n	80023f2 <rfm95_receive+0xf2>
        if (rfm95_read_reg(RFM95_REG_IRQ_FLAGS) & RFM95_IRQ_RX_DONE_MASK) {
 8002348:	2012      	movs	r0, #18
 800234a:	f7ff fe53 	bl	8001ff4 <rfm95_read_reg>
 800234e:	4603      	mov	r3, r0
 8002350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002354:	2b00      	cmp	r3, #0
 8002356:	d049      	beq.n	80023ec <rfm95_receive+0xec>
            uint8_t current_addr = rfm95_read_reg(RFM95_REG_FIFO_RX_BASE);
 8002358:	200f      	movs	r0, #15
 800235a:	f7ff fe4b 	bl	8001ff4 <rfm95_read_reg>
 800235e:	4603      	mov	r3, r0
 8002360:	74fb      	strb	r3, [r7, #19]
            rfm95_write_reg(RFM95_REG_FIFO_ADDR_PTR, current_addr);
 8002362:	7cfb      	ldrb	r3, [r7, #19]
 8002364:	4619      	mov	r1, r3
 8002366:	200d      	movs	r0, #13
 8002368:	f7ff fe6c 	bl	8002044 <rfm95_write_reg>

            rfm95_select();
 800236c:	f7ff fe2a 	bl	8001fc4 <rfm95_select>
            uint8_t addr = RFM95_REG_FIFO;
 8002370:	2300      	movs	r3, #0
 8002372:	74bb      	strb	r3, [r7, #18]
            HAL_SPI_Transmit(rfm95_spi, &addr, 1, HAL_MAX_DELAY);
 8002374:	4b25      	ldr	r3, [pc, #148]	@ (800240c <rfm95_receive+0x10c>)
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	f107 0112 	add.w	r1, r7, #18
 800237c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002380:	2201      	movs	r2, #1
 8002382:	f005 fa17 	bl	80077b4 <HAL_SPI_Transmit>
            HAL_SPI_Receive(rfm95_spi, data, FIXED_PACKET_LENGTH, HAL_MAX_DELAY);
 8002386:	4b21      	ldr	r3, [pc, #132]	@ (800240c <rfm95_receive+0x10c>)
 8002388:	6818      	ldr	r0, [r3, #0]
 800238a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800238e:	2220      	movs	r2, #32
 8002390:	68f9      	ldr	r1, [r7, #12]
 8002392:	f005 fb53 	bl	8007a3c <HAL_SPI_Receive>
            rfm95_unselect();
 8002396:	f7ff fe21 	bl	8001fdc <rfm95_unselect>

            // Find actual message length by looking for zero padding
            *len = FIXED_PACKET_LENGTH;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2220      	movs	r2, #32
 800239e:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < FIXED_PACKET_LENGTH; i++) {
 80023a0:	2300      	movs	r3, #0
 80023a2:	61fb      	str	r3, [r7, #28]
 80023a4:	e00d      	b.n	80023c2 <rfm95_receive+0xc2>
                if (data[i] == 0) {
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d104      	bne.n	80023bc <rfm95_receive+0xbc>
                    *len = i;
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	701a      	strb	r2, [r3, #0]
                    break;
 80023ba:	e005      	b.n	80023c8 <rfm95_receive+0xc8>
            for (int i = 0; i < FIXED_PACKET_LENGTH; i++) {
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	3301      	adds	r3, #1
 80023c0:	61fb      	str	r3, [r7, #28]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	2b1f      	cmp	r3, #31
 80023c6:	ddee      	ble.n	80023a6 <rfm95_receive+0xa6>
                }
            }

            rfm95_write_reg(RFM95_REG_IRQ_FLAGS, 0xFF);  // Clear all flags
 80023c8:	21ff      	movs	r1, #255	@ 0xff
 80023ca:	2012      	movs	r0, #18
 80023cc:	f7ff fe3a 	bl	8002044 <rfm95_write_reg>

            // Restart RX mode
            rfm95_write_reg(RFM95_REG_FIFO_RX_BASE, 0);
 80023d0:	2100      	movs	r1, #0
 80023d2:	200f      	movs	r0, #15
 80023d4:	f7ff fe36 	bl	8002044 <rfm95_write_reg>
            rfm95_write_reg(RFM95_REG_FIFO_ADDR_PTR, 0);
 80023d8:	2100      	movs	r1, #0
 80023da:	200d      	movs	r0, #13
 80023dc:	f7ff fe32 	bl	8002044 <rfm95_write_reg>
            rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_RX_SINGLE);
 80023e0:	2106      	movs	r1, #6
 80023e2:	2001      	movs	r0, #1
 80023e4:	f7ff fe2e 	bl	8002044 <rfm95_write_reg>

            return true;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e00b      	b.n	8002404 <rfm95_receive+0x104>
        }
        HAL_Delay(1);
 80023ec:	2001      	movs	r0, #1
 80023ee:	f004 f923 	bl	8006638 <HAL_Delay>
    while ((HAL_GetTick() - start) < timeout_ms) {
 80023f2:	f004 f917 	bl	8006624 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d8a2      	bhi.n	8002348 <rfm95_receive+0x48>
    }
    return false;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	200001f8 	.word	0x200001f8

08002410 <rfm95_sleep>:

void rfm95_sleep(void) {
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
    rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_SLEEP);
 8002414:	2100      	movs	r1, #0
 8002416:	2001      	movs	r0, #1
 8002418:	f7ff fe14 	bl	8002044 <rfm95_write_reg>
}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}

08002420 <rfm95_standby>:

void rfm95_standby(void) {
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
    rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_STDBY);
 8002424:	2101      	movs	r1, #1
 8002426:	2001      	movs	r0, #1
 8002428:	f7ff fe0c 	bl	8002044 <rfm95_write_reg>
}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}

08002430 <rfm95_get_rssi>:

int16_t rfm95_get_rssi(void) {
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
    return -137 + rfm95_read_reg(RFM95_REG_RSSI_VALUE);
 8002434:	2022      	movs	r0, #34	@ 0x22
 8002436:	f7ff fddd 	bl	8001ff4 <rfm95_read_reg>
 800243a:	4603      	mov	r3, r0
 800243c:	3b89      	subs	r3, #137	@ 0x89
 800243e:	b29b      	uxth	r3, r3
 8002440:	b21b      	sxth	r3, r3
}
 8002442:	4618      	mov	r0, r3
 8002444:	bd80      	pop	{r7, pc}

08002446 <rfm95_clear_flags>:

float rfm95_get_snr(void) {
    return ((int8_t)rfm95_read_reg(RFM95_REG_PKT_SNR_VALUE)) * 0.25;
}

void rfm95_clear_flags(void){
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
	   rfm95_write_reg(RFM95_REG_IRQ_FLAGS, 0xFF);
 800244a:	21ff      	movs	r1, #255	@ 0xff
 800244c:	2012      	movs	r0, #18
 800244e:	f7ff fdf9 	bl	8002044 <rfm95_write_reg>
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <sam_m8q_set_debug>:
static bool parse_nmea_sentence(const char *sentence);
static float parse_coordinate(const char *coord_str);
static uint8_t nmea_checksum(const char *sentence);

static bool debug_enabled = false;
void sam_m8q_set_debug(bool enable) {
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
    debug_enabled = enable;
 8002462:	4a04      	ldr	r2, [pc, #16]	@ (8002474 <sam_m8q_set_debug+0x1c>)
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	7013      	strb	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	200002b5 	.word	0x200002b5

08002478 <sam_m8q_init_uart>:

bool sam_m8q_init_uart(UART_HandleTypeDef *huart) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
    gps_uart = huart;
 8002480:	4a0a      	ldr	r2, [pc, #40]	@ (80024ac <sam_m8q_init_uart+0x34>)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6013      	str	r3, [r2, #0]
    using_uart = true;
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <sam_m8q_init_uart+0x38>)
 8002488:	2201      	movs	r2, #1
 800248a:	701a      	strb	r2, [r3, #0]

    // Enable UART receive interrupt
    HAL_UART_Receive_IT(gps_uart, (uint8_t*)&nmea_buffer[nmea_index], 1);
 800248c:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <sam_m8q_init_uart+0x34>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a08      	ldr	r2, [pc, #32]	@ (80024b4 <sam_m8q_init_uart+0x3c>)
 8002492:	8812      	ldrh	r2, [r2, #0]
 8002494:	4611      	mov	r1, r2
 8002496:	4a08      	ldr	r2, [pc, #32]	@ (80024b8 <sam_m8q_init_uart+0x40>)
 8002498:	4411      	add	r1, r2
 800249a:	2201      	movs	r2, #1
 800249c:	4618      	mov	r0, r3
 800249e:	f006 fc37 	bl	8008d10 <HAL_UART_Receive_IT>

    return true;
 80024a2:	2301      	movs	r3, #1
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	200001fc 	.word	0x200001fc
 80024b0:	2000000c 	.word	0x2000000c
 80024b4:	20000284 	.word	0x20000284
 80024b8:	20000204 	.word	0x20000204

080024bc <sam_m8q_init_i2c>:

bool sam_m8q_init_i2c(I2C_HandleTypeDef *hi2c) {
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
    gps_i2c = hi2c;
 80024c4:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <sam_m8q_init_i2c+0x20>)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6013      	str	r3, [r2, #0]
    using_uart = false;
 80024ca:	4b05      	ldr	r3, [pc, #20]	@ (80024e0 <sam_m8q_init_i2c+0x24>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]

    // TODO: Add I2C initialization if needed

    return true;
 80024d0:	2301      	movs	r3, #1
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	20000200 	.word	0x20000200
 80024e0:	2000000c 	.word	0x2000000c

080024e4 <sam_m8q_get_data>:

    // Re-enable UART receive interrupt
    HAL_UART_Receive_IT(gps_uart, (uint8_t*)&nmea_buffer[nmea_index], 1);
}

bool sam_m8q_get_data(sam_m8q_data_t *data, bool force_copy) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	70fb      	strb	r3, [r7, #3]
    if (!new_data_available && !force_copy) {
 80024f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002528 <sam_m8q_get_data+0x44>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	f083 0301 	eor.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d007      	beq.n	800250e <sam_m8q_get_data+0x2a>
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	f083 0301 	eor.w	r3, r3, #1
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <sam_m8q_get_data+0x2a>
        return false;
 800250a:	2300      	movs	r3, #0
 800250c:	e008      	b.n	8002520 <sam_m8q_get_data+0x3c>
    }

    memcpy(data, &current_data, sizeof(sam_m8q_data_t));
 800250e:	222c      	movs	r2, #44	@ 0x2c
 8002510:	4906      	ldr	r1, [pc, #24]	@ (800252c <sam_m8q_get_data+0x48>)
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f006 fee6 	bl	80092e4 <memcpy>
    new_data_available = false;
 8002518:	4b03      	ldr	r3, [pc, #12]	@ (8002528 <sam_m8q_get_data+0x44>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
    return true;
 800251e:	2301      	movs	r3, #1
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	200002b4 	.word	0x200002b4
 800252c:	20000288 	.word	0x20000288

08002530 <sam_m8q_sleep>:

bool sam_m8q_sleep(void) {
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
    const char *sleep_cmd = "$PMTK161,0*28\r\n";
 8002536:	4b0f      	ldr	r3, [pc, #60]	@ (8002574 <sam_m8q_sleep+0x44>)
 8002538:	607b      	str	r3, [r7, #4]

    if (using_uart) {
 800253a:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <sam_m8q_sleep+0x48>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d012      	beq.n	8002568 <sam_m8q_sleep+0x38>
        return (HAL_UART_Transmit(gps_uart, (uint8_t*)sleep_cmd, strlen(sleep_cmd), 100) == HAL_OK);
 8002542:	4b0e      	ldr	r3, [pc, #56]	@ (800257c <sam_m8q_sleep+0x4c>)
 8002544:	681c      	ldr	r4, [r3, #0]
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7fd fe02 	bl	8000150 <strlen>
 800254c:	4603      	mov	r3, r0
 800254e:	b29a      	uxth	r2, r3
 8002550:	2364      	movs	r3, #100	@ 0x64
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4620      	mov	r0, r4
 8002556:	f006 fab9 	bl	8008acc <HAL_UART_Transmit>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	e000      	b.n	800256a <sam_m8q_sleep+0x3a>
    } else {
        // TODO: Implement I2C sleep command
        return false;
 8002568:	2300      	movs	r3, #0
    }
}
 800256a:	4618      	mov	r0, r3
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	bd90      	pop	{r4, r7, pc}
 8002572:	bf00      	nop
 8002574:	0800aa08 	.word	0x0800aa08
 8002578:	2000000c 	.word	0x2000000c
 800257c:	200001fc 	.word	0x200001fc

08002580 <sam_m8q_wake>:

bool sam_m8q_wake(void) {
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
    const char *wake_cmd = "$PMTK167*00\r\n";
 8002586:	4b0f      	ldr	r3, [pc, #60]	@ (80025c4 <sam_m8q_wake+0x44>)
 8002588:	607b      	str	r3, [r7, #4]

    if (using_uart) {
 800258a:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <sam_m8q_wake+0x48>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d012      	beq.n	80025b8 <sam_m8q_wake+0x38>
        return (HAL_UART_Transmit(gps_uart, (uint8_t*)wake_cmd, strlen(wake_cmd), 100) == HAL_OK);
 8002592:	4b0e      	ldr	r3, [pc, #56]	@ (80025cc <sam_m8q_wake+0x4c>)
 8002594:	681c      	ldr	r4, [r3, #0]
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fd fdda 	bl	8000150 <strlen>
 800259c:	4603      	mov	r3, r0
 800259e:	b29a      	uxth	r2, r3
 80025a0:	2364      	movs	r3, #100	@ 0x64
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4620      	mov	r0, r4
 80025a6:	f006 fa91 	bl	8008acc <HAL_UART_Transmit>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	bf0c      	ite	eq
 80025b0:	2301      	moveq	r3, #1
 80025b2:	2300      	movne	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	e000      	b.n	80025ba <sam_m8q_wake+0x3a>
    } else {
        // TODO: Implement I2C wake command
        return false;
 80025b8:	2300      	movs	r3, #0
    }
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd90      	pop	{r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800aa18 	.word	0x0800aa18
 80025c8:	2000000c 	.word	0x2000000c
 80025cc:	200001fc 	.word	0x200001fc

080025d0 <sam_m8q_data_ready>:

bool sam_m8q_data_ready(void) {
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
    return new_data_available;
 80025d4:	4b02      	ldr	r3, [pc, #8]	@ (80025e0 <sam_m8q_data_ready+0x10>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	200002b4 	.word	0x200002b4

080025e4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

void MX_TIM2_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025ea:	f107 0320 	add.w	r3, r7, #32
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]
 8002600:	611a      	str	r2, [r3, #16]
 8002602:	615a      	str	r2, [r3, #20]
 8002604:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002606:	4b28      	ldr	r3, [pc, #160]	@ (80026a8 <MX_TIM2_Init+0xc4>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a27      	ldr	r2, [pc, #156]	@ (80026a8 <MX_TIM2_Init+0xc4>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	61d3      	str	r3, [r2, #28]
 8002612:	4b25      	ldr	r3, [pc, #148]	@ (80026a8 <MX_TIM2_Init+0xc4>)
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	603b      	str	r3, [r7, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800261e:	4b23      	ldr	r3, [pc, #140]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002620:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002624:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = PRESCALER;
 8002626:	4b21      	ldr	r3, [pc, #132]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002628:	229f      	movs	r2, #159	@ 0x9f
 800262a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262c:	4b1f      	ldr	r3, [pc, #124]	@ (80026ac <MX_TIM2_Init+0xc8>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = PERIOD;
 8002632:	4b1e      	ldr	r3, [pc, #120]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002634:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002638:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263a:	4b1c      	ldr	r3, [pc, #112]	@ (80026ac <MX_TIM2_Init+0xc8>)
 800263c:	2200      	movs	r2, #0
 800263e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002640:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002646:	4819      	ldr	r0, [pc, #100]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002648:	f005 fdc5 	bl	80081d6 <HAL_TIM_PWM_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002652:	f7ff fcb1 	bl	8001fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002656:	2300      	movs	r3, #0
 8002658:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800265a:	2300      	movs	r3, #0
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800265e:	f107 0320 	add.w	r3, r7, #32
 8002662:	4619      	mov	r1, r3
 8002664:	4811      	ldr	r0, [pc, #68]	@ (80026ac <MX_TIM2_Init+0xc8>)
 8002666:	f006 f983 	bl	8008970 <HAL_TIMEx_MasterConfigSynchronization>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002670:	f7ff fca2 	bl	8001fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002674:	2360      	movs	r3, #96	@ 0x60
 8002676:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 150;
 8002678:	2396      	movs	r3, #150	@ 0x96
 800267a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800267c:	2300      	movs	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	2204      	movs	r2, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4808      	ldr	r0, [pc, #32]	@ (80026ac <MX_TIM2_Init+0xc8>)
 800268c:	f005 fe94 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM2_Init+0xb6>
  {
	Error_Handler();
 8002696:	f7ff fc8f 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800269a:	4804      	ldr	r0, [pc, #16]	@ (80026ac <MX_TIM2_Init+0xc8>)
 800269c:	f000 fb4e 	bl	8002d3c <HAL_TIM_MspPostInit>

}
 80026a0:	bf00      	nop
 80026a2:	3728      	adds	r7, #40	@ 0x28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40021000 	.word	0x40021000
 80026ac:	200002b8 	.word	0x200002b8

080026b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	@ 0x28
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b6:	f107 0320 	add.w	r3, r7, #32
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]
 80026ca:	60da      	str	r2, [r3, #12]
 80026cc:	611a      	str	r2, [r3, #16]
 80026ce:	615a      	str	r2, [r3, #20]
 80026d0:	619a      	str	r2, [r3, #24]
  __HAL_RCC_TIM3_CLK_ENABLE();
 80026d2:	4b28      	ldr	r3, [pc, #160]	@ (8002774 <MX_TIM3_Init+0xc4>)
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	4a27      	ldr	r2, [pc, #156]	@ (8002774 <MX_TIM3_Init+0xc4>)
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	61d3      	str	r3, [r2, #28]
 80026de:	4b25      	ldr	r3, [pc, #148]	@ (8002774 <MX_TIM3_Init+0xc4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	683b      	ldr	r3, [r7, #0]
  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026ea:	4b23      	ldr	r3, [pc, #140]	@ (8002778 <MX_TIM3_Init+0xc8>)
 80026ec:	4a23      	ldr	r2, [pc, #140]	@ (800277c <MX_TIM3_Init+0xcc>)
 80026ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = PRESCALER;
 80026f0:	4b21      	ldr	r3, [pc, #132]	@ (8002778 <MX_TIM3_Init+0xc8>)
 80026f2:	229f      	movs	r2, #159	@ 0x9f
 80026f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <MX_TIM3_Init+0xc8>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = PERIOD;
 80026fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002778 <MX_TIM3_Init+0xc8>)
 80026fe:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002702:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b1c      	ldr	r3, [pc, #112]	@ (8002778 <MX_TIM3_Init+0xc8>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <MX_TIM3_Init+0xc8>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002710:	4819      	ldr	r0, [pc, #100]	@ (8002778 <MX_TIM3_Init+0xc8>)
 8002712:	f005 fd60 	bl	80081d6 <HAL_TIM_PWM_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800271c:	f7ff fc4c 	bl	8001fb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002720:	2300      	movs	r3, #0
 8002722:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002724:	2300      	movs	r3, #0
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002728:	f107 0320 	add.w	r3, r7, #32
 800272c:	4619      	mov	r1, r3
 800272e:	4812      	ldr	r0, [pc, #72]	@ (8002778 <MX_TIM3_Init+0xc8>)
 8002730:	f006 f91e 	bl	8008970 <HAL_TIMEx_MasterConfigSynchronization>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800273a:	f7ff fc3d 	bl	8001fb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800273e:	2360      	movs	r3, #96	@ 0x60
 8002740:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 150;
 8002742:	2396      	movs	r3, #150	@ 0x96
 8002744:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	2204      	movs	r2, #4
 8002752:	4619      	mov	r1, r3
 8002754:	4808      	ldr	r0, [pc, #32]	@ (8002778 <MX_TIM3_Init+0xc8>)
 8002756:	f005 fe2f 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_TIM3_Init+0xb4>
  {
	Error_Handler();
 8002760:	f7ff fc2a 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002764:	4804      	ldr	r0, [pc, #16]	@ (8002778 <MX_TIM3_Init+0xc8>)
 8002766:	f000 fae9 	bl	8002d3c <HAL_TIM_MspPostInit>

}
 800276a:	bf00      	nop
 800276c:	3728      	adds	r7, #40	@ 0x28
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40021000 	.word	0x40021000
 8002778:	20000300 	.word	0x20000300
 800277c:	40000400 	.word	0x40000400

08002780 <init_servo>:

void init_servo(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
      MX_TIM2_Init();
 8002784:	f7ff ff2e 	bl	80025e4 <MX_TIM2_Init>
      MX_TIM3_Init();
 8002788:	f7ff ff92 	bl	80026b0 <MX_TIM3_Init>
      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800278c:	2104      	movs	r1, #4
 800278e:	4804      	ldr	r0, [pc, #16]	@ (80027a0 <init_servo+0x20>)
 8002790:	f005 fd70 	bl	8008274 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002794:	2104      	movs	r1, #4
 8002796:	4803      	ldr	r0, [pc, #12]	@ (80027a4 <init_servo+0x24>)
 8002798:	f005 fd6c 	bl	8008274 <HAL_TIM_PWM_Start>
}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	200002b8 	.word	0x200002b8
 80027a4:	20000300 	.word	0x20000300

080027a8 <servo_set_angle>:

void servo_set_angle(TIM_HandleTypeDef *htim, uint8_t angle)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	70fb      	strb	r3, [r7, #3]
   // Convert angle 0-180 to pulse width 100-200
   uint32_t pulse = 100 + (angle * 100 / 180);
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	2264      	movs	r2, #100	@ 0x64
 80027b8:	fb02 f303 	mul.w	r3, r2, r3
 80027bc:	4a08      	ldr	r2, [pc, #32]	@ (80027e0 <servo_set_angle+0x38>)
 80027be:	fb82 1203 	smull	r1, r2, r2, r3
 80027c2:	441a      	add	r2, r3
 80027c4:	11d2      	asrs	r2, r2, #7
 80027c6:	17db      	asrs	r3, r3, #31
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	3364      	adds	r3, #100	@ 0x64
 80027cc:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, pulse);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80027d6:	bf00      	nop
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr
 80027e0:	b60b60b7 	.word	0xb60b60b7

080027e4 <ush_read>:

extern bool lora_rx_mode;

// Non-blocking read interface
static int ush_read(struct ush_object *self, char *ch)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
    if(HAL_UART_Receive(uart_handle, (uint8_t*)ch, 1, 0) == HAL_OK) {
 80027ee:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <ush_read+0x2c>)
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	2300      	movs	r3, #0
 80027f4:	2201      	movs	r2, #1
 80027f6:	6839      	ldr	r1, [r7, #0]
 80027f8:	f006 f9f3 	bl	8008be2 <HAL_UART_Receive>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <ush_read+0x22>
        return 1;
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <ush_read+0x24>
    }
    return 0;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200004d4 	.word	0x200004d4

08002814 <ush_write>:

// Non-blocking write interface
static int ush_write(struct ush_object *self, char ch)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	460b      	mov	r3, r1
 800281e:	70fb      	strb	r3, [r7, #3]
    if(HAL_UART_Transmit(uart_handle, (uint8_t*)&ch, 1, 10) == HAL_OK) {
 8002820:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <ush_write+0x30>)
 8002822:	6818      	ldr	r0, [r3, #0]
 8002824:	1cf9      	adds	r1, r7, #3
 8002826:	230a      	movs	r3, #10
 8002828:	2201      	movs	r2, #1
 800282a:	f006 f94f 	bl	8008acc <HAL_UART_Transmit>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <ush_write+0x24>
        return 1;
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <ush_write+0x26>
    }
    return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	200004d4 	.word	0x200004d4

08002848 <cmd_led_callback>:
    .write = ush_write,
};

// LED command callbacks
static void cmd_led_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	603b      	str	r3, [r7, #0]
    if (argc != 2) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d004      	beq.n	8002866 <cmd_led_callback+0x1e>
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 800285c:	2106      	movs	r1, #6
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 fc40 	bl	80030e4 <ush_print_status>
        return;
 8002864:	e025      	b.n	80028b2 <cmd_led_callback+0x6a>
    }

    if (strcmp(argv[1], "on") == 0) {
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	3304      	adds	r3, #4
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4912      	ldr	r1, [pc, #72]	@ (80028b8 <cmd_led_callback+0x70>)
 800286e:	4618      	mov	r0, r3
 8002870:	f7fd fc76 	bl	8000160 <strcmp>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d106      	bne.n	8002888 <cmd_led_callback+0x40>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800287a:	2201      	movs	r2, #1
 800287c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002880:	480e      	ldr	r0, [pc, #56]	@ (80028bc <cmd_led_callback+0x74>)
 8002882:	f004 f98f 	bl	8006ba4 <HAL_GPIO_WritePin>
 8002886:	e014      	b.n	80028b2 <cmd_led_callback+0x6a>
    } else if (strcmp(argv[1], "off") == 0) {
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	3304      	adds	r3, #4
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	490c      	ldr	r1, [pc, #48]	@ (80028c0 <cmd_led_callback+0x78>)
 8002890:	4618      	mov	r0, r3
 8002892:	f7fd fc65 	bl	8000160 <strcmp>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d106      	bne.n	80028aa <cmd_led_callback+0x62>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800289c:	2200      	movs	r2, #0
 800289e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028a2:	4806      	ldr	r0, [pc, #24]	@ (80028bc <cmd_led_callback+0x74>)
 80028a4:	f004 f97e 	bl	8006ba4 <HAL_GPIO_WritePin>
 80028a8:	e003      	b.n	80028b2 <cmd_led_callback+0x6a>
    } else {
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 80028aa:	2106      	movs	r1, #6
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fc19 	bl	80030e4 <ush_print_status>
    }
}
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	0800aa2c 	.word	0x0800aa2c
 80028bc:	40010800 	.word	0x40010800
 80028c0:	0800aa30 	.word	0x0800aa30

080028c4 <shell_init>:
    .path_max_length = PATH_MAX_SIZE,
    .hostname = SHELL_PROMPT,
};

void shell_init(UART_HandleTypeDef* huart)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
    uart_handle = huart;
 80028cc:	4a0f      	ldr	r2, [pc, #60]	@ (800290c <shell_init+0x48>)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6013      	str	r3, [r2, #0]

    // Initialize shell instance
    ush_init(&ush, &ush_desc);
 80028d2:	490f      	ldr	r1, [pc, #60]	@ (8002910 <shell_init+0x4c>)
 80028d4:	480f      	ldr	r0, [pc, #60]	@ (8002914 <shell_init+0x50>)
 80028d6:	f000 fb9d 	bl	8003014 <ush_init>

    //store handle for global access
    shell_handle = &ush;
 80028da:	4b0f      	ldr	r3, [pc, #60]	@ (8002918 <shell_init+0x54>)
 80028dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002914 <shell_init+0x50>)
 80028de:	601a      	str	r2, [r3, #0]
    // Add custom commands
    ush_commands_add(&ush, &cmd, cmd_files, sizeof(cmd_files) / sizeof(cmd_files[0]));
 80028e0:	2301      	movs	r3, #1
 80028e2:	4a0e      	ldr	r2, [pc, #56]	@ (800291c <shell_init+0x58>)
 80028e4:	490e      	ldr	r1, [pc, #56]	@ (8002920 <shell_init+0x5c>)
 80028e6:	480b      	ldr	r0, [pc, #44]	@ (8002914 <shell_init+0x50>)
 80028e8:	f000 ff8b 	bl	8003802 <ush_commands_add>

    //Custom command inits
    cmd_servo_init(&ush);
 80028ec:	4809      	ldr	r0, [pc, #36]	@ (8002914 <shell_init+0x50>)
 80028ee:	f003 fe09 	bl	8006504 <cmd_servo_init>
    cmd_baro_init(&ush);
 80028f2:	4808      	ldr	r0, [pc, #32]	@ (8002914 <shell_init+0x50>)
 80028f4:	f002 fb12 	bl	8004f1c <cmd_baro_init>
    cmd_rfm95_init(&ush);
 80028f8:	4806      	ldr	r0, [pc, #24]	@ (8002914 <shell_init+0x50>)
 80028fa:	f003 fd9d 	bl	8006438 <cmd_rfm95_init>
    cmd_gps_init(&ush);
 80028fe:	4805      	ldr	r0, [pc, #20]	@ (8002914 <shell_init+0x50>)
 8002900:	f002 ff3c 	bl	800577c <cmd_gps_init>
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	200004d4 	.word	0x200004d4
 8002910:	0800b694 	.word	0x0800b694
 8002914:	2000044c 	.word	0x2000044c
 8002918:	20000448 	.word	0x20000448
 800291c:	0800b678 	.word	0x0800b678
 8002920:	200004d8 	.word	0x200004d8

08002924 <lora_monitor_service>:
        ush_printf(shell_handle, format, args);
        va_end(args);
    }
}

void lora_monitor_service(void) {
 8002924:	b5b0      	push	{r4, r5, r7, lr}
 8002926:	b0ec      	sub	sp, #432	@ 0x1b0
 8002928:	af04      	add	r7, sp, #16
    if (lora_rx_mode) {
 800292a:	4b7e      	ldr	r3, [pc, #504]	@ (8002b24 <lora_monitor_service+0x200>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 80f2 	beq.w	8002b18 <lora_monitor_service+0x1f4>
        uint8_t data[FIXED_PACKET_LENGTH];
        uint8_t len;

        if (rfm95_receive(data, &len, 10)) {
 8002934:	f207 117f 	addw	r1, r7, #383	@ 0x17f
 8002938:	463b      	mov	r3, r7
 800293a:	220a      	movs	r2, #10
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff fcdf 	bl	8002300 <rfm95_receive>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80e7 	beq.w	8002b18 <lora_monitor_service+0x1f4>
            char output_buf[256] = {0};
 800294a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800294e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	3304      	adds	r3, #4
 8002958:	22fc      	movs	r2, #252	@ 0xfc
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f006 fc8c 	bl	800927a <memset>

            // Check if we received enough data
            if (len >= 8) {
 8002962:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8002966:	2b07      	cmp	r3, #7
 8002968:	d977      	bls.n	8002a5a <lora_monitor_service+0x136>
                // Extract pressure and altitude as uint32_t first
                uint32_t pressure_raw, altitude_raw;
                memcpy(&pressure_raw, &data[0], sizeof(uint32_t));
 800296a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800296e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                memcpy(&altitude_raw, &data[4], sizeof(uint32_t));
 8002978:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800297c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174

                // Convert to float
                float pressure = *((float*)&pressure_raw);
 8002986:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                float raw_altitude = *((float*)&altitude_raw);
 8002990:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198

                // Calibrate altitude:
                // We know the current value (-61290) should be 43m
                // Apply an offset to correct it
                float altitude_offset = 61333.0f; // 43 + 61290 = 61333
 800299a:	4b63      	ldr	r3, [pc, #396]	@ (8002b28 <lora_monitor_service+0x204>)
 800299c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                float calibrated_altitude = raw_altitude + altitude_offset;
 80029a0:	f8d7 1194 	ldr.w	r1, [r7, #404]	@ 0x194
 80029a4:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 80029a8:	f7fe f8a6 	bl	8000af8 <__addsf3>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

                // Convert to integers for printing
                int32_t pressure_int = (int32_t)(pressure * 100.0f);
 80029b2:	495e      	ldr	r1, [pc, #376]	@ (8002b2c <lora_monitor_service+0x208>)
 80029b4:	f8d7 019c 	ldr.w	r0, [r7, #412]	@ 0x19c
 80029b8:	f7fe f9a6 	bl	8000d08 <__aeabi_fmul>
 80029bc:	4603      	mov	r3, r0
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe faf2 	bl	8000fa8 <__aeabi_f2iz>
 80029c4:	4603      	mov	r3, r0
 80029c6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
                int32_t altitude_int = (int32_t)(calibrated_altitude * 100.0f);
 80029ca:	4958      	ldr	r1, [pc, #352]	@ (8002b2c <lora_monitor_service+0x208>)
 80029cc:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 80029d0:	f7fe f99a 	bl	8000d08 <__aeabi_fmul>
 80029d4:	4603      	mov	r3, r0
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fe fae6 	bl	8000fa8 <__aeabi_f2iz>
 80029dc:	4603      	mov	r3, r0
 80029de:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188

                // Add values to output buffer
                snprintf(output_buf, sizeof(output_buf),
 80029e2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80029e6:	4a52      	ldr	r2, [pc, #328]	@ (8002b30 <lora_monitor_service+0x20c>)
 80029e8:	fb82 1203 	smull	r1, r2, r2, r3
 80029ec:	1152      	asrs	r2, r2, #5
 80029ee:	17db      	asrs	r3, r3, #31
 80029f0:	1ad5      	subs	r5, r2, r3
                        "Pressure: %ld.%02ld hPa, Altitude: %ld.%02ld m\r\n",
                        pressure_int / 100, abs(pressure_int % 100),
 80029f2:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80029f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002b30 <lora_monitor_service+0x20c>)
 80029f8:	fb83 1302 	smull	r1, r3, r3, r2
 80029fc:	1159      	asrs	r1, r3, #5
 80029fe:	17d3      	asrs	r3, r2, #31
 8002a00:	1acb      	subs	r3, r1, r3
 8002a02:	2164      	movs	r1, #100	@ 0x64
 8002a04:	fb01 f303 	mul.w	r3, r1, r3
 8002a08:	1ad3      	subs	r3, r2, r3
                snprintf(output_buf, sizeof(output_buf),
 8002a0a:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8002a0e:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002a12:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002a16:	4a46      	ldr	r2, [pc, #280]	@ (8002b30 <lora_monitor_service+0x20c>)
 8002a18:	fb82 0203 	smull	r0, r2, r2, r3
 8002a1c:	1152      	asrs	r2, r2, #5
 8002a1e:	17db      	asrs	r3, r3, #31
 8002a20:	1ad0      	subs	r0, r2, r3
                        altitude_int / 100, abs(altitude_int % 100));
 8002a22:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8002a26:	4b42      	ldr	r3, [pc, #264]	@ (8002b30 <lora_monitor_service+0x20c>)
 8002a28:	fb83 4302 	smull	r4, r3, r3, r2
 8002a2c:	115c      	asrs	r4, r3, #5
 8002a2e:	17d3      	asrs	r3, r2, #31
 8002a30:	1ae3      	subs	r3, r4, r3
 8002a32:	2464      	movs	r4, #100	@ 0x64
 8002a34:	fb04 f303 	mul.w	r3, r4, r3
 8002a38:	1ad3      	subs	r3, r2, r3
                snprintf(output_buf, sizeof(output_buf),
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	bfb8      	it	lt
 8002a3e:	425b      	neglt	r3, r3
 8002a40:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8002a44:	9302      	str	r3, [sp, #8]
 8002a46:	9001      	str	r0, [sp, #4]
 8002a48:	9100      	str	r1, [sp, #0]
 8002a4a:	462b      	mov	r3, r5
 8002a4c:	4a39      	ldr	r2, [pc, #228]	@ (8002b34 <lora_monitor_service+0x210>)
 8002a4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a52:	4620      	mov	r0, r4
 8002a54:	f006 fb08 	bl	8009068 <sniprintf>
 8002a58:	e00c      	b.n	8002a74 <lora_monitor_service+0x150>
            } else {
                strcpy(output_buf, "Packet too short\r\n");
 8002a5a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002a5e:	4a36      	ldr	r2, [pc, #216]	@ (8002b38 <lora_monitor_service+0x214>)
 8002a60:	461c      	mov	r4, r3
 8002a62:	4615      	mov	r5, r2
 8002a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a68:	682b      	ldr	r3, [r5, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	8022      	strh	r2, [r4, #0]
 8002a6e:	3402      	adds	r4, #2
 8002a70:	0c1b      	lsrs	r3, r3, #16
 8002a72:	7023      	strb	r3, [r4, #0]
            }

            // Handle servo commands if present
            if (len >= 6 && memcmp(data, "servo_", 6) == 0) {
 8002a74:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8002a78:	2b05      	cmp	r3, #5
 8002a7a:	d947      	bls.n	8002b0c <lora_monitor_service+0x1e8>
 8002a7c:	463b      	mov	r3, r7
 8002a7e:	2206      	movs	r2, #6
 8002a80:	492e      	ldr	r1, [pc, #184]	@ (8002b3c <lora_monitor_service+0x218>)
 8002a82:	4618      	mov	r0, r3
 8002a84:	f006 fbe9 	bl	800925a <memcmp>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d13e      	bne.n	8002b0c <lora_monitor_service+0x1e8>
                char angle_str[4] = {0};
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                uint8_t angle_len = len - 6;
 8002a94:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8002a98:	3b06      	subs	r3, #6
 8002a9a:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
                if (angle_len > 0 && angle_len <= 3) {
 8002a9e:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d032      	beq.n	8002b0c <lora_monitor_service+0x1e8>
 8002aa6:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d82e      	bhi.n	8002b0c <lora_monitor_service+0x1e8>
                    memcpy(angle_str, &data[6], angle_len);
 8002aae:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 8002ab2:	463b      	mov	r3, r7
 8002ab4:	1d99      	adds	r1, r3, #6
 8002ab6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002aba:	4618      	mov	r0, r3
 8002abc:	f006 fc12 	bl	80092e4 <memcpy>
                    int angle = atoi(angle_str);
 8002ac0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f006 facb 	bl	8009060 <atoi>
 8002aca:	f8c7 0180 	str.w	r0, [r7, #384]	@ 0x180
                    if (angle >= 0 && angle <= 180) {
 8002ace:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	db1a      	blt.n	8002b0c <lora_monitor_service+0x1e8>
 8002ad6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ada:	2bb4      	cmp	r3, #180	@ 0xb4
 8002adc:	dc16      	bgt.n	8002b0c <lora_monitor_service+0x1e8>
                        servo_set_angle(&htim2, (uint8_t)angle);
 8002ade:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4816      	ldr	r0, [pc, #88]	@ (8002b40 <lora_monitor_service+0x21c>)
 8002ae8:	f7ff fe5e 	bl	80027a8 <servo_set_angle>
                        char temp_buf[80];
                        snprintf(temp_buf, sizeof(temp_buf),
 8002aec:	f107 0020 	add.w	r0, r7, #32
 8002af0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002af4:	4a13      	ldr	r2, [pc, #76]	@ (8002b44 <lora_monitor_service+0x220>)
 8002af6:	2150      	movs	r1, #80	@ 0x50
 8002af8:	f006 fab6 	bl	8009068 <sniprintf>
                                "Setting servo to %d degrees\r\n", angle);
                        strcat(output_buf, temp_buf);
 8002afc:	f107 0220 	add.w	r2, r7, #32
 8002b00:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002b04:	4611      	mov	r1, r2
 8002b06:	4618      	mov	r0, r3
 8002b08:	f006 fb86 	bl	8009218 <strcat>
                    }
                }
            }

            // Print the complete output buffer once
            ush_print(&ush, output_buf);
 8002b0c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002b10:	4619      	mov	r1, r3
 8002b12:	480d      	ldr	r0, [pc, #52]	@ (8002b48 <lora_monitor_service+0x224>)
 8002b14:	f000 fafa 	bl	800310c <ush_print>
        }
    }
}
 8002b18:	bf00      	nop
 8002b1a:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bdb0      	pop	{r4, r5, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000528 	.word	0x20000528
 8002b28:	476f9500 	.word	0x476f9500
 8002b2c:	42c80000 	.word	0x42c80000
 8002b30:	51eb851f 	.word	0x51eb851f
 8002b34:	0800aa70 	.word	0x0800aa70
 8002b38:	0800aaa4 	.word	0x0800aaa4
 8002b3c:	0800aab8 	.word	0x0800aab8
 8002b40:	200002b8 	.word	0x200002b8
 8002b44:	0800aac0 	.word	0x0800aac0
 8002b48:	2000044c 	.word	0x2000044c

08002b4c <shell_service>:

void shell_service(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
    ush_service(&ush);
 8002b50:	4804      	ldr	r0, [pc, #16]	@ (8002b64 <shell_service+0x18>)
 8002b52:	f000 fa81 	bl	8003058 <ush_service>
    lora_monitor_service();
 8002b56:	f7ff fee5 	bl	8002924 <lora_monitor_service>
    gps_monitor_service(&ush);
 8002b5a:	4802      	ldr	r0, [pc, #8]	@ (8002b64 <shell_service+0x18>)
 8002b5c:	f002 fcc4 	bl	80054e8 <gps_monitor_service>


}
 8002b60:	bf00      	nop
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	2000044c 	.word	0x2000044c

08002b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b6e:	4b15      	ldr	r3, [pc, #84]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	4a14      	ldr	r2, [pc, #80]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b74:	f043 0301 	orr.w	r3, r3, #1
 8002b78:	6193      	str	r3, [r2, #24]
 8002b7a:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	60bb      	str	r3, [r7, #8]
 8002b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	61d3      	str	r3, [r2, #28]
 8002b92:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc4 <HAL_MspInit+0x5c>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9a:	607b      	str	r3, [r7, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <HAL_MspInit+0x60>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	4a04      	ldr	r2, [pc, #16]	@ (8002bc8 <HAL_MspInit+0x60>)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bba:	bf00      	nop
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	40010000 	.word	0x40010000

08002bcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f107 0310 	add.w	r3, r7, #16
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a15      	ldr	r2, [pc, #84]	@ (8002c3c <HAL_I2C_MspInit+0x70>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d123      	bne.n	8002c34 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bec:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	4a13      	ldr	r2, [pc, #76]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002bf2:	f043 0308 	orr.w	r3, r3, #8
 8002bf6:	6193      	str	r3, [r2, #24]
 8002bf8:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c04:	23c0      	movs	r3, #192	@ 0xc0
 8002c06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c08:	2312      	movs	r3, #18
 8002c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c10:	f107 0310 	add.w	r3, r7, #16
 8002c14:	4619      	mov	r1, r3
 8002c16:	480b      	ldr	r0, [pc, #44]	@ (8002c44 <HAL_I2C_MspInit+0x78>)
 8002c18:	f003 fe40 	bl	800689c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c1c:	4b08      	ldr	r3, [pc, #32]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	4a07      	ldr	r2, [pc, #28]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002c22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c26:	61d3      	str	r3, [r2, #28]
 8002c28:	4b05      	ldr	r3, [pc, #20]	@ (8002c40 <HAL_I2C_MspInit+0x74>)
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002c34:	bf00      	nop
 8002c36:	3720      	adds	r7, #32
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40005400 	.word	0x40005400
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40010c00 	.word	0x40010c00

08002c48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b088      	sub	sp, #32
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c50:	f107 0310 	add.w	r3, r7, #16
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a1b      	ldr	r2, [pc, #108]	@ (8002cd0 <HAL_SPI_MspInit+0x88>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d12f      	bne.n	8002cc8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c68:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	4a19      	ldr	r2, [pc, #100]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c6e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c72:	6193      	str	r3, [r2, #24]
 8002c74:	4b17      	ldr	r3, [pc, #92]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c80:	4b14      	ldr	r3, [pc, #80]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	4a13      	ldr	r2, [pc, #76]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c86:	f043 0304 	orr.w	r3, r3, #4
 8002c8a:	6193      	str	r3, [r2, #24]
 8002c8c:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_SPI_MspInit+0x8c>)
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c98:	23a0      	movs	r3, #160	@ 0xa0
 8002c9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca4:	f107 0310 	add.w	r3, r7, #16
 8002ca8:	4619      	mov	r1, r3
 8002caa:	480b      	ldr	r0, [pc, #44]	@ (8002cd8 <HAL_SPI_MspInit+0x90>)
 8002cac:	f003 fdf6 	bl	800689c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002cb0:	2340      	movs	r3, #64	@ 0x40
 8002cb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbc:	f107 0310 	add.w	r3, r7, #16
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4805      	ldr	r0, [pc, #20]	@ (8002cd8 <HAL_SPI_MspInit+0x90>)
 8002cc4:	f003 fdea 	bl	800689c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002cc8:	bf00      	nop
 8002cca:	3720      	adds	r7, #32
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40013000 	.word	0x40013000
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	40010800 	.word	0x40010800

08002cdc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cec:	d10c      	bne.n	8002d08 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cee:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002cf0:	69db      	ldr	r3, [r3, #28]
 8002cf2:	4a10      	ldr	r2, [pc, #64]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	61d3      	str	r3, [r2, #28]
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d06:	e010      	b.n	8002d2a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <HAL_TIM_PWM_MspInit+0x5c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d10b      	bne.n	8002d2a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d12:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	4a07      	ldr	r2, [pc, #28]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002d18:	f043 0302 	orr.w	r3, r3, #2
 8002d1c:	61d3      	str	r3, [r2, #28]
 8002d1e:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <HAL_TIM_PWM_MspInit+0x58>)
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	68bb      	ldr	r3, [r7, #8]
}
 8002d2a:	bf00      	nop
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr
 8002d34:	40021000 	.word	0x40021000
 8002d38:	40000400 	.word	0x40000400

08002d3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	@ 0x28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0314 	add.w	r3, r7, #20
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d5a:	d118      	bne.n	8002d8e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5c:	4b25      	ldr	r3, [pc, #148]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	4a24      	ldr	r2, [pc, #144]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002d62:	f043 0304 	orr.w	r3, r3, #4
 8002d66:	6193      	str	r3, [r2, #24]
 8002d68:	4b22      	ldr	r3, [pc, #136]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d74:	2302      	movs	r3, #2
 8002d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d80:	f107 0314 	add.w	r3, r7, #20
 8002d84:	4619      	mov	r1, r3
 8002d86:	481c      	ldr	r0, [pc, #112]	@ (8002df8 <HAL_TIM_MspPostInit+0xbc>)
 8002d88:	f003 fd88 	bl	800689c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d8c:	e02e      	b.n	8002dec <HAL_TIM_MspPostInit+0xb0>
  else if(htim->Instance==TIM3)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a1a      	ldr	r2, [pc, #104]	@ (8002dfc <HAL_TIM_MspPostInit+0xc0>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d129      	bne.n	8002dec <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d98:	4b16      	ldr	r3, [pc, #88]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	4a15      	ldr	r2, [pc, #84]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002d9e:	f043 0308 	orr.w	r3, r3, #8
 8002da2:	6193      	str	r3, [r2, #24]
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <HAL_TIM_MspPostInit+0xb8>)
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002db0:	2320      	movs	r3, #32
 8002db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db8:	2302      	movs	r3, #2
 8002dba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbc:	f107 0314 	add.w	r3, r7, #20
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	480f      	ldr	r0, [pc, #60]	@ (8002e00 <HAL_TIM_MspPostInit+0xc4>)
 8002dc4:	f003 fd6a 	bl	800689c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <HAL_TIM_MspPostInit+0xc8>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de6:	4a07      	ldr	r2, [pc, #28]	@ (8002e04 <HAL_TIM_MspPostInit+0xc8>)
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	6053      	str	r3, [r2, #4]
}
 8002dec:	bf00      	nop
 8002dee:	3728      	adds	r7, #40	@ 0x28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40010800 	.word	0x40010800
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	40010c00 	.word	0x40010c00
 8002e04:	40010000 	.word	0x40010000

08002e08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	@ 0x28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e10:	f107 0318 	add.w	r3, r7, #24
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
 8002e1c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a37      	ldr	r2, [pc, #220]	@ (8002f00 <HAL_UART_MspInit+0xf8>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d132      	bne.n	8002e8e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e28:	4b36      	ldr	r3, [pc, #216]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	4a35      	ldr	r2, [pc, #212]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e32:	6193      	str	r3, [r2, #24]
 8002e34:	4b33      	ldr	r3, [pc, #204]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e40:	4b30      	ldr	r3, [pc, #192]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	4a2f      	ldr	r2, [pc, #188]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	6193      	str	r3, [r2, #24]
 8002e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e62:	2303      	movs	r3, #3
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e66:	f107 0318 	add.w	r3, r7, #24
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4826      	ldr	r0, [pc, #152]	@ (8002f08 <HAL_UART_MspInit+0x100>)
 8002e6e:	f003 fd15 	bl	800689c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e80:	f107 0318 	add.w	r3, r7, #24
 8002e84:	4619      	mov	r1, r3
 8002e86:	4820      	ldr	r0, [pc, #128]	@ (8002f08 <HAL_UART_MspInit+0x100>)
 8002e88:	f003 fd08 	bl	800689c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e8c:	e034      	b.n	8002ef8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a1e      	ldr	r2, [pc, #120]	@ (8002f0c <HAL_UART_MspInit+0x104>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d12f      	bne.n	8002ef8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e98:	4b1a      	ldr	r3, [pc, #104]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	4a19      	ldr	r2, [pc, #100]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea2:	61d3      	str	r3, [r2, #28]
 8002ea4:	4b17      	ldr	r3, [pc, #92]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb0:	4b14      	ldr	r3, [pc, #80]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	4a13      	ldr	r2, [pc, #76]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002eb6:	f043 0304 	orr.w	r3, r3, #4
 8002eba:	6193      	str	r3, [r2, #24]
 8002ebc:	4b11      	ldr	r3, [pc, #68]	@ (8002f04 <HAL_UART_MspInit+0xfc>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ec8:	2304      	movs	r3, #4
 8002eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed4:	f107 0318 	add.w	r3, r7, #24
 8002ed8:	4619      	mov	r1, r3
 8002eda:	480b      	ldr	r0, [pc, #44]	@ (8002f08 <HAL_UART_MspInit+0x100>)
 8002edc:	f003 fcde 	bl	800689c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ee0:	2308      	movs	r3, #8
 8002ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eec:	f107 0318 	add.w	r3, r7, #24
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4805      	ldr	r0, [pc, #20]	@ (8002f08 <HAL_UART_MspInit+0x100>)
 8002ef4:	f003 fcd2 	bl	800689c <HAL_GPIO_Init>
}
 8002ef8:	bf00      	nop
 8002efa:	3728      	adds	r7, #40	@ 0x28
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40013800 	.word	0x40013800
 8002f04:	40021000 	.word	0x40021000
 8002f08:	40010800 	.word	0x40010800
 8002f0c:	40004400 	.word	0x40004400

08002f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <NMI_Handler+0x4>

08002f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <HardFault_Handler+0x4>

08002f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <MemManage_Handler+0x4>

08002f28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f2c:	bf00      	nop
 8002f2e:	e7fd      	b.n	8002f2c <BusFault_Handler+0x4>

08002f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f34:	bf00      	nop
 8002f36:	e7fd      	b.n	8002f34 <UsageFault_Handler+0x4>

08002f38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f60:	f003 fb4e 	bl	8006600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <EXTI0_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SX1276_DIO0_Pin);
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	f003 fe31 	bl	8006bd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SX1276_DIO1_Pin);
 8002f7a:	2002      	movs	r0, #2
 8002f7c:	f003 fe2a 	bl	8006bd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002f80:	bf00      	nop
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SX1276_DIO2_Pin);  // Pin 11
 8002f88:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002f8c:	f003 fe22 	bl	8006bd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SX1276_DIO3_Pin);  // Pin 12
 8002f90:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002f94:	f003 fe1e 	bl	8006bd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fa4:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <_sbrk+0x5c>)
 8002fa6:	4b15      	ldr	r3, [pc, #84]	@ (8002ffc <_sbrk+0x60>)
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fb0:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <_sbrk+0x64>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <_sbrk+0x64>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	@ (8003004 <_sbrk+0x68>)
 8002fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <_sbrk+0x64>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d207      	bcs.n	8002fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fcc:	f006 f95e 	bl	800928c <__errno>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	220c      	movs	r2, #12
 8002fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fda:	e009      	b.n	8002ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fdc:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <_sbrk+0x64>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fe2:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <_sbrk+0x64>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4413      	add	r3, r2
 8002fea:	4a05      	ldr	r2, [pc, #20]	@ (8003000 <_sbrk+0x64>)
 8002fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fee:	68fb      	ldr	r3, [r7, #12]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20005000 	.word	0x20005000
 8002ffc:	00000400 	.word	0x00000400
 8003000:	200004f0 	.word	0x200004f0
 8003004:	200006a8 	.word	0x200006a8

08003008 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800300c:	bf00      	nop
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr

08003014 <ush_init>:

#include <stdarg.h>
#include <string.h>

void ush_init(struct ush_object *self, const struct ush_descriptor *desc)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
        USH_ASSERT(desc->io->read != NULL);
        USH_ASSERT(desc->io->write != NULL);

        USH_ASSERT(desc->hostname != NULL);

        self->desc = desc;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	601a      	str	r2, [r3, #0]
        self->root = NULL;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	62da      	str	r2, [r3, #44]	@ 0x2c

#if USH_CONFIG_ENABLE_FEATURE_COMMANDS == 1
        ush_status_t stat = ush_commands_add(self, &self->buildin_commands, g_ush_buildin_commands, g_ush_buildin_commands_num);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8003030:	4b07      	ldr	r3, [pc, #28]	@ (8003050 <ush_init+0x3c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a07      	ldr	r2, [pc, #28]	@ (8003054 <ush_init+0x40>)
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 fbe3 	bl	8003802 <ush_commands_add>
 800303c:	4603      	mov	r3, r0
 800303e:	73fb      	strb	r3, [r7, #15]
        if (stat != USH_STATUS_OK) {
                USH_ASSERT(false);
        }
#endif /* USH_CONFIG_ENABLE_FEATURE_COMMANDS */

        ush_reset(self);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f001 fa21 	bl	8004488 <ush_reset>
}
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	0800b704 	.word	0x0800b704
 8003054:	0800b6cc 	.word	0x0800b6cc

08003058 <ush_service>:
        ush_node_deinit_recursive(self, self->root);
        memset(self, 0, sizeof(struct ush_object));
}

bool ush_service(struct ush_object *self)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);
        USH_ASSERT(self->current_node != NULL);

        bool busy = false;
 8003060:	2300      	movs	r3, #0
 8003062:	73fb      	strb	r3, [r7, #15]

        if (ush_reset_service(self) != false)
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f001 fa23 	bl	80044b0 <ush_reset_service>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <ush_service+0x1c>
                return true;        
 8003070:	2301      	movs	r3, #1
 8003072:	e033      	b.n	80030dc <ush_service+0x84>
        if (ush_prompt_service(self) != false)
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f001 f83d 	bl	80040f4 <ush_prompt_service>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <ush_service+0x2c>
                return true;        
 8003080:	2301      	movs	r3, #1
 8003082:	e02b      	b.n	80030dc <ush_service+0x84>
        if (ush_read_service(self, &busy) != false)
 8003084:	f107 030f 	add.w	r3, r7, #15
 8003088:	4619      	mov	r1, r3
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f001 f882 	bl	8004194 <ush_read_service>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <ush_service+0x42>
                return busy;
 8003096:	7bfb      	ldrb	r3, [r7, #15]
 8003098:	e020      	b.n	80030dc <ush_service+0x84>
#if USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE == 1
        if (ush_autocomp_service(self) != false)
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f852 	bl	8003144 <ush_autocomp_service>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <ush_service+0x52>
                return true;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e018      	b.n	80030dc <ush_service+0x84>
#endif /* USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE */
        if (ush_parse_service(self) != false)
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 fe62 	bl	8003d74 <ush_parse_service>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <ush_service+0x62>
                return true;        
 80030b6:	2301      	movs	r3, #1
 80030b8:	e010      	b.n	80030dc <ush_service+0x84>
        if (ush_write_service(self) != false)
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f001 fd62 	bl	8004b84 <ush_write_service>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <ush_service+0x72>
                return true;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e008      	b.n	80030dc <ush_service+0x84>
        if (ush_process_service(self) != false)
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 ffdb 	bl	8004086 <ush_process_service>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <ush_service+0x82>
                return true;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <ush_service+0x84>

        return false;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <ush_print_status>:

void ush_print_status(struct ush_object *self, ush_status_t status)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	460b      	mov	r3, r1
 80030ee:	70fb      	strb	r3, [r7, #3]
        USH_ASSERT(self != NULL);
        USH_ASSERT(status < USH_STATUS__TOTAL_NUM);

        char *ret = (char*)ush_utils_get_status_string(status);
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f001 fc3e 	bl	8004974 <ush_utils_get_status_string>
 80030f8:	60f8      	str	r0, [r7, #12]
        ush_write_pointer(self, ret, USH_STATE_RESET);
 80030fa:	2200      	movs	r2, #0
 80030fc:	68f9      	ldr	r1, [r7, #12]
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f001 fd2c 	bl	8004b5c <ush_write_pointer>
}
 8003104:	bf00      	nop
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <ush_print>:

void ush_print(struct ush_object *self, char *buf)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
        USH_ASSERT(self != NULL);
        USH_ASSERT(buf != NULL);

        ush_write_pointer(self, buf, USH_STATE_RESET);
 8003116:	2200      	movs	r2, #0
 8003118:	6839      	ldr	r1, [r7, #0]
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f001 fd1e 	bl	8004b5c <ush_write_pointer>
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <ush_print_no_newline>:

        va_end(arg_list);
}

void ush_print_no_newline(struct ush_object *self, char *buf)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
        USH_ASSERT(self != NULL);
        USH_ASSERT(buf != NULL);

        ush_write_pointer(self, buf, USH_STATE_RESET_PROMPT);
 8003132:	2201      	movs	r2, #1
 8003134:	6839      	ldr	r1, [r7, #0]
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f001 fd10 	bl	8004b5c <ush_write_pointer>
}
 800313c:	bf00      	nop
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <ush_autocomp_service>:
#include <string.h>

#if USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE == 1

bool ush_autocomp_service(struct ush_object *self)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 800314c:	2301      	movs	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	791b      	ldrb	r3, [r3, #4]
 8003154:	3b11      	subs	r3, #17
 8003156:	2b09      	cmp	r3, #9
 8003158:	d83e      	bhi.n	80031d8 <ush_autocomp_service+0x94>
 800315a:	a201      	add	r2, pc, #4	@ (adr r2, 8003160 <ush_autocomp_service+0x1c>)
 800315c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003160:	08003189 	.word	0x08003189
 8003164:	08003191 	.word	0x08003191
 8003168:	08003199 	.word	0x08003199
 800316c:	08003199 	.word	0x08003199
 8003170:	08003199 	.word	0x08003199
 8003174:	080031a1 	.word	0x080031a1
 8003178:	080031a9 	.word	0x080031a9
 800317c:	080031b5 	.word	0x080031b5
 8003180:	080031bf 	.word	0x080031bf
 8003184:	080031d1 	.word	0x080031d1

        case USH_STATE_AUTOCOMP_PREPARE:
                ush_autocomp_state_prepare(self);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f859 	bl	8003240 <ush_autocomp_state_prepare>
                break;
 800318e:	e026      	b.n	80031de <ush_autocomp_service+0x9a>

        case USH_STATE_AUTOCOMP_CANDIDATES_START:
                ush_autocomp_state_candidates_start(self);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f869 	bl	8003268 <ush_autocomp_state_candidates_start>
                break;
 8003196:	e022      	b.n	80031de <ush_autocomp_service+0x9a>

        case USH_STATE_AUTOCOMP_CANDIDATES_COUNT:
        case USH_STATE_AUTOCOMP_CANDIDATES_OPTIMISE:
        case USH_STATE_AUTOCOMP_CANDIDATES_PRINT: {
                ush_autocomp_state_candidates_process(self);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f87b 	bl	8003294 <ush_autocomp_state_candidates_process>
                break;
 800319e:	e01e      	b.n	80031de <ush_autocomp_service+0x9a>
        }

        case USH_STATE_AUTOCOMP_CANDIDATES_FINISH:
                ush_autocomp_state_candidates_finish(self);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f8a0 	bl	80032e6 <ush_autocomp_state_candidates_finish>
                break;
 80031a6:	e01a      	b.n	80031de <ush_autocomp_service+0x9a>

        case USH_STATE_AUTOCOMP_PROMPT_PREPARE:
                ush_write_pointer(self, "\r\n", USH_STATE_AUTOCOMP_PROMPT);
 80031a8:	2218      	movs	r2, #24
 80031aa:	490f      	ldr	r1, [pc, #60]	@ (80031e8 <ush_autocomp_service+0xa4>)
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f001 fcd5 	bl	8004b5c <ush_write_pointer>
                break;
 80031b2:	e014      	b.n	80031de <ush_autocomp_service+0x9a>

        case USH_STATE_AUTOCOMP_PROMPT:
                ush_prompt_start(self, USH_STATE_AUTOCOMP_RECALL);
 80031b4:	2119      	movs	r1, #25
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 ff8a 	bl	80040d0 <ush_prompt_start>
                break;
 80031bc:	e00f      	b.n	80031de <ush_autocomp_service+0x9a>

        case USH_STATE_AUTOCOMP_RECALL:
                ush_write_pointer(self, self->desc->input_buffer, USH_STATE_READ_CHAR);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2208      	movs	r2, #8
 80031c6:	4619      	mov	r1, r3
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f001 fcc7 	bl	8004b5c <ush_write_pointer>
                break;
 80031ce:	e006      	b.n	80031de <ush_autocomp_service+0x9a>
        
        case USH_STATE_AUTOCOMP_RECALL_SUFFIX: {                
                ush_autocomp_state_recall_suffix(self);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f80b 	bl	80031ec <ush_autocomp_state_recall_suffix>
                break;
 80031d6:	e002      	b.n	80031de <ush_autocomp_service+0x9a>
        }

        default:
                processed = false;
 80031d8:	2300      	movs	r3, #0
 80031da:	73fb      	strb	r3, [r7, #15]
                break;
 80031dc:	bf00      	nop

        }

        return processed;
 80031de:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	0800aae0 	.word	0x0800aae0

080031ec <ush_autocomp_state_recall_suffix>:
#include <string.h>

#if USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE == 1

void ush_autocomp_state_recall_suffix(struct ush_object *self)
{
 80031ec:	b590      	push	{r4, r7, lr}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
        char *suffix = self->autocomp_input + strlen(self->autocomp_input) - self->autocomp_suffix_len;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fc ffa7 	bl	8000150 <strlen>
 8003202:	4602      	mov	r2, r0
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	4423      	add	r3, r4
 800320e:	60fb      	str	r3, [r7, #12]
        if (strlen(suffix) > 0) {
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d005      	beq.n	8003224 <ush_autocomp_state_recall_suffix+0x38>
                ush_write_pointer(self, suffix, USH_STATE_READ_CHAR);
 8003218:	2208      	movs	r2, #8
 800321a:	68f9      	ldr	r1, [r7, #12]
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f001 fc9d 	bl	8004b5c <ush_write_pointer>
        } else {
                ush_autocomp_prepare_candidates(self);
                ush_write_pointer(self, "\r\n", USH_STATE_AUTOCOMP_CANDIDATES_PRINT);
        }
}
 8003222:	e007      	b.n	8003234 <ush_autocomp_state_recall_suffix+0x48>
                ush_autocomp_prepare_candidates(self);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f8de 	bl	80033e6 <ush_autocomp_prepare_candidates>
                ush_write_pointer(self, "\r\n", USH_STATE_AUTOCOMP_CANDIDATES_PRINT);
 800322a:	2215      	movs	r2, #21
 800322c:	4903      	ldr	r1, [pc, #12]	@ (800323c <ush_autocomp_state_recall_suffix+0x50>)
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f001 fc94 	bl	8004b5c <ush_write_pointer>
}
 8003234:	bf00      	nop
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	bd90      	pop	{r4, r7, pc}
 800323c:	0800aae4 	.word	0x0800aae4

08003240 <ush_autocomp_state_prepare>:

void ush_autocomp_state_prepare(struct ush_object *self)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
        self->autocomp_input = ush_utils_get_last_arg(self->desc->input_buffer);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	4618      	mov	r0, r3
 8003250:	f001 fb44 	bl	80048dc <ush_utils_get_last_arg>
 8003254:	4602      	mov	r2, r0
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	671a      	str	r2, [r3, #112]	@ 0x70
        self->state = USH_STATE_AUTOCOMP_CANDIDATES_START;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2212      	movs	r2, #18
 800325e:	711a      	strb	r2, [r3, #4]
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <ush_autocomp_state_candidates_start>:

void ush_autocomp_state_candidates_start(struct ush_object *self)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
        self->autocomp_prev_count = 0;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        self->autocomp_suffix_len = 0;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        ush_autocomp_prepare_candidates(self);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f8b0 	bl	80033e6 <ush_autocomp_prepare_candidates>
        self->state = USH_STATE_AUTOCOMP_CANDIDATES_COUNT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2213      	movs	r2, #19
 800328a:	711a      	strb	r2, [r3, #4]
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <ush_autocomp_state_candidates_process>:

void ush_autocomp_state_candidates_process(struct ush_object *self)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
        if (self->process_node == NULL) {
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d103      	bne.n	80032ac <ush_autocomp_state_candidates_process+0x18>
                ush_autocomp_check_for_finish(self);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f906 	bl	80034b6 <ush_autocomp_check_for_finish>
                return;                        
 80032aa:	e019      	b.n	80032e0 <ush_autocomp_state_candidates_process+0x4c>
        }

        if (ush_autocomp_check_for_next(self) != false)
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f98e 	bl	80035ce <ush_autocomp_check_for_next>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d110      	bne.n	80032da <ush_autocomp_state_candidates_process+0x46>
                return;
        
        struct ush_file_descriptor const *file = NULL;
 80032b8:	2300      	movs	r3, #0
 80032ba:	60fb      	str	r3, [r7, #12]
        
        if (ush_autocomp_process_file_prepare(self, &file) != false)
 80032bc:	f107 030c 	add.w	r3, r7, #12
 80032c0:	4619      	mov	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fa3e 	bl	8003744 <ush_autocomp_process_file_prepare>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d107      	bne.n	80032de <ush_autocomp_state_candidates_process+0x4a>
                return;

        ush_autocomp_process_file_index(self, file);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4619      	mov	r1, r3
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f9b0 	bl	8003638 <ush_autocomp_process_file_index>
 80032d8:	e002      	b.n	80032e0 <ush_autocomp_state_candidates_process+0x4c>
                return;
 80032da:	bf00      	nop
 80032dc:	e000      	b.n	80032e0 <ush_autocomp_state_candidates_process+0x4c>
                return;
 80032de:	bf00      	nop
}
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <ush_autocomp_state_candidates_finish>:

void ush_autocomp_state_candidates_finish(struct ush_object *self)
{
 80032e6:	b590      	push	{r4, r7, lr}
 80032e8:	b085      	sub	sp, #20
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
        if (self->autocomp_prev_state == USH_STATE_AUTOCOMP_CANDIDATES_PRINT) {
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80032f4:	2b15      	cmp	r3, #21
 80032f6:	d103      	bne.n	8003300 <ush_autocomp_state_candidates_finish+0x1a>
                self->state = USH_STATE_AUTOCOMP_PROMPT;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2218      	movs	r2, #24
 80032fc:	711a      	strb	r2, [r3, #4]
 80032fe:	e063      	b.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>

        } else if (self->autocomp_prev_state == USH_STATE_AUTOCOMP_CANDIDATES_COUNT) {
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003306:	2b13      	cmp	r3, #19
 8003308:	d133      	bne.n	8003372 <ush_autocomp_state_candidates_finish+0x8c>
                switch (self->autocomp_count) {
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800330e:	2b00      	cmp	r3, #0
 8003310:	d002      	beq.n	8003318 <ush_autocomp_state_candidates_finish+0x32>
 8003312:	2b01      	cmp	r3, #1
 8003314:	d004      	beq.n	8003320 <ush_autocomp_state_candidates_finish+0x3a>
 8003316:	e024      	b.n	8003362 <ush_autocomp_state_candidates_finish+0x7c>
                case 0:
                        self->state = USH_STATE_READ_CHAR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2208      	movs	r2, #8
 800331c:	711a      	strb	r2, [r3, #4]
                        break;
 800331e:	e053      	b.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>
                case 1: {
                        char *suffix = self->autocomp_input + strlen(self->autocomp_input);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003328:	4618      	mov	r0, r3
 800332a:	f7fc ff11 	bl	8000150 <strlen>
 800332e:	4603      	mov	r3, r0
 8003330:	4423      	add	r3, r4
 8003332:	60fb      	str	r3, [r7, #12]
                        strcpy(self->autocomp_input, self->autocomp_candidate_name);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333c:	4619      	mov	r1, r3
 800333e:	4610      	mov	r0, r2
 8003340:	f005 ffde 	bl	8009300 <strcpy>
                        self->in_pos = strlen(self->desc->input_buffer);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	4618      	mov	r0, r3
 800334c:	f7fc ff00 	bl	8000150 <strlen>
 8003350:	4602      	mov	r2, r0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	619a      	str	r2, [r3, #24]
                        ush_write_pointer(self, suffix, USH_STATE_READ_CHAR);
 8003356:	2208      	movs	r2, #8
 8003358:	68f9      	ldr	r1, [r7, #12]
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f001 fbfe 	bl	8004b5c <ush_write_pointer>
                        break;
 8003360:	e032      	b.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>
                }
                default:
                        self->autocomp_suffix_len = 0;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                        ush_autocomp_optimize_continue(self);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f854 	bl	8003418 <ush_autocomp_optimize_continue>
                        break;
 8003370:	e02a      	b.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>
                }

        } else if (self->autocomp_prev_state == USH_STATE_AUTOCOMP_CANDIDATES_OPTIMISE) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003378:	2b14      	cmp	r3, #20
 800337a:	d125      	bne.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>
                if (self->autocomp_count < self->autocomp_prev_count) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003386:	429a      	cmp	r2, r3
 8003388:	d21b      	bcs.n	80033c2 <ush_autocomp_state_candidates_finish+0xdc>
                        if (self->in_pos > 0)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d004      	beq.n	800339c <ush_autocomp_state_candidates_finish+0xb6>
                                self->in_pos--;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	1e5a      	subs	r2, r3, #1
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	619a      	str	r2, [r3, #24]
                        self->desc->input_buffer[self->in_pos] = '\0';
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	4413      	add	r3, r2
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
                        self->autocomp_suffix_len--;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033b2:	1e5a      	subs	r2, r3, #1
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        self->state = USH_STATE_AUTOCOMP_RECALL_SUFFIX;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	221a      	movs	r2, #26
 80033be:	711a      	strb	r2, [r3, #4]
                        return;
 80033c0:	e002      	b.n	80033c8 <ush_autocomp_state_candidates_finish+0xe2>
                }

                ush_autocomp_optimize_continue(self);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f828 	bl	8003418 <ush_autocomp_optimize_continue>
        } else {
                USH_ASSERT(false);
        }
}
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd90      	pop	{r4, r7, pc}

080033ce <ush_autocomp_start>:
#include <string.h>

#if USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE == 1

void ush_autocomp_start(struct ush_object *self)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        self->state = USH_STATE_AUTOCOMP_PREPARE;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2211      	movs	r2, #17
 80033da:	711a      	strb	r2, [r3, #4]
}        
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr

080033e6 <ush_autocomp_prepare_candidates>:

void ush_autocomp_prepare_candidates(struct ush_object *self)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
        self->autocomp_count = 0;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	67da      	str	r2, [r3, #124]	@ 0x7c
        self->process_stage = 0;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	669a      	str	r2, [r3, #104]	@ 0x68
        self->process_node = self->commands;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	64da      	str	r2, [r3, #76]	@ 0x4c
        self->process_index = 0;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	659a      	str	r2, [r3, #88]	@ 0x58
        self->process_index_item = 0;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <ush_autocomp_optimize_continue>:

void ush_autocomp_optimize_continue(struct ush_object *self)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
        self->autocomp_prev_count = self->autocomp_count;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        size_t pos = strlen(self->autocomp_input);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342e:	4618      	mov	r0, r3
 8003430:	f7fc fe8e 	bl	8000150 <strlen>
 8003434:	60f8      	str	r0, [r7, #12]
        if (pos >= strlen(self->autocomp_candidate_name)) {
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800343a:	4618      	mov	r0, r3
 800343c:	f7fc fe88 	bl	8000150 <strlen>
 8003440:	4602      	mov	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	4293      	cmp	r3, r2
 8003446:	d303      	bcc.n	8003450 <ush_autocomp_optimize_continue+0x38>
                self->state = USH_STATE_AUTOCOMP_RECALL_SUFFIX;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	221a      	movs	r2, #26
 800344c:	711a      	strb	r2, [r3, #4]
                return;
 800344e:	e02f      	b.n	80034b0 <ush_autocomp_optimize_continue+0x98>
        }
        char ch = self->autocomp_candidate_name[pos];
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4413      	add	r3, r2
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	72fb      	strb	r3, [r7, #11]
        self->desc->input_buffer[self->in_pos++] = ch;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	1c58      	adds	r0, r3, #1
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	6188      	str	r0, [r1, #24]
 800346c:	4413      	add	r3, r2
 800346e:	7afa      	ldrb	r2, [r7, #11]
 8003470:	701a      	strb	r2, [r3, #0]
        if (self->in_pos >= self->desc->input_buffer_size)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699a      	ldr	r2, [r3, #24]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	429a      	cmp	r2, r3
 800347e:	d302      	bcc.n	8003486 <ush_autocomp_optimize_continue+0x6e>
                self->in_pos = 0;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	619a      	str	r2, [r3, #24]
        self->desc->input_buffer[self->in_pos] = '\0';
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	4413      	add	r3, r2
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
        self->autocomp_suffix_len++;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        ush_autocomp_prepare_candidates(self);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f7ff ff9e 	bl	80033e6 <ush_autocomp_prepare_candidates>
        self->state = USH_STATE_AUTOCOMP_CANDIDATES_OPTIMISE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2214      	movs	r2, #20
 80034ae:	711a      	strb	r2, [r3, #4]
}
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <ush_autocomp_check_for_finish>:

void ush_autocomp_check_for_finish(struct ush_object *self)
{
 80034b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	466b      	mov	r3, sp
 80034c2:	461e      	mov	r6, r3
        char abs_path[self->desc->path_max_length];
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	2200      	movs	r2, #0
 80034d6:	4698      	mov	r8, r3
 80034d8:	4691      	mov	r9, r2
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	2200      	movs	r2, #0
 80034f6:	461c      	mov	r4, r3
 80034f8:	4615      	mov	r5, r2
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	00eb      	lsls	r3, r5, #3
 8003504:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003508:	00e2      	lsls	r2, r4, #3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	3307      	adds	r3, #7
 8003512:	08db      	lsrs	r3, r3, #3
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	ebad 0d03 	sub.w	sp, sp, r3
 800351a:	466b      	mov	r3, sp
 800351c:	3300      	adds	r3, #0
 800351e:	60bb      	str	r3, [r7, #8]

        if (self->process_stage == 0) {
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10d      	bne.n	8003544 <ush_autocomp_check_for_finish+0x8e>
                self->process_node = self->current_node;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	64da      	str	r2, [r3, #76]	@ 0x4c
                self->process_index = 0;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	659a      	str	r2, [r3, #88]	@ 0x58
                self->process_index_item = 0;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	65da      	str	r2, [r3, #92]	@ 0x5c
                self->process_stage = 1;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	669a      	str	r2, [r3, #104]	@ 0x68
 8003542:	e03e      	b.n	80035c2 <ush_autocomp_check_for_finish+0x10c>
        } else if (self->process_stage == 1) {
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003548:	2b01      	cmp	r3, #1
 800354a:	d12e      	bne.n	80035aa <ush_autocomp_check_for_finish+0xf4>
                ush_node_get_absolute_path(self, self->autocomp_input, abs_path);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 fad1 	bl	8003afc <ush_node_get_absolute_path>
                if (self->autocomp_input[0] == '\0') {
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d104      	bne.n	800356e <ush_autocomp_check_for_finish+0xb8>
                        self->process_node = self->current_node;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800356c:	e00e      	b.n	800358c <ush_autocomp_check_for_finish+0xd6>
                } else {
                        self->process_node = ush_node_get_parent_by_path(self, abs_path);
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 fb43 	bl	8003bfc <ush_node_get_parent_by_path>
 8003576:	4602      	mov	r2, r0
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	64da      	str	r2, [r3, #76]	@ 0x4c
                        if (self->process_node == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003580:	2b00      	cmp	r3, #0
 8003582:	d103      	bne.n	800358c <ush_autocomp_check_for_finish+0xd6>
                                self->process_node = self->current_node;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	64da      	str	r2, [r3, #76]	@ 0x4c
                }

                self->process_node = self->process_node->children;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003590:	691a      	ldr	r2, [r3, #16]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	64da      	str	r2, [r3, #76]	@ 0x4c
                self->process_index = 0;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	659a      	str	r2, [r3, #88]	@ 0x58
                self->process_index_item = 0;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	65da      	str	r2, [r3, #92]	@ 0x5c
                self->process_stage = 2;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2202      	movs	r2, #2
 80035a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80035a8:	e00b      	b.n	80035c2 <ush_autocomp_check_for_finish+0x10c>
        } else if (self->process_stage == 2) {
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d107      	bne.n	80035c2 <ush_autocomp_check_for_finish+0x10c>
                self->autocomp_prev_state = self->state;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	791a      	ldrb	r2, [r3, #4]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                self->state = USH_STATE_AUTOCOMP_CANDIDATES_FINISH;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2216      	movs	r2, #22
 80035c0:	711a      	strb	r2, [r3, #4]
 80035c2:	46b5      	mov	sp, r6
        } else {
                USH_ASSERT(false);
        }
}
 80035c4:	bf00      	nop
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080035ce <ush_autocomp_check_for_next>:

bool ush_autocomp_check_for_next(struct ush_object *self)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b085      	sub	sp, #20
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
        bool ret = false;
 80035d6:	2300      	movs	r3, #0
 80035d8:	73fb      	strb	r3, [r7, #15]

        if (self->process_stage == 0) {
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d111      	bne.n	8003606 <ush_autocomp_check_for_next+0x38>
                if (self->process_index_item >= self->process_node->file_list_size) {
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d31d      	bcc.n	800362c <ush_autocomp_check_for_next+0x5e>
                        self->process_index_item = 0;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	65da      	str	r2, [r3, #92]	@ 0x5c
                        self->process_node = self->process_node->next;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fa:	695a      	ldr	r2, [r3, #20]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	64da      	str	r2, [r3, #76]	@ 0x4c
                        ret = true;
 8003600:	2301      	movs	r3, #1
 8003602:	73fb      	strb	r3, [r7, #15]
 8003604:	e012      	b.n	800362c <ush_autocomp_check_for_next+0x5e>
                }
        } else if (self->process_stage == 1) {
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800360a:	2b01      	cmp	r3, #1
 800360c:	d10e      	bne.n	800362c <ush_autocomp_check_for_next+0x5e>
                if (self->process_index_item >= self->process_node->file_list_size) {
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	429a      	cmp	r2, r3
 800361a:	d307      	bcc.n	800362c <ush_autocomp_check_for_next+0x5e>
                        self->process_index_item = 0;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	65da      	str	r2, [r3, #92]	@ 0x5c
                        self->process_node = NULL;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	64da      	str	r2, [r3, #76]	@ 0x4c
                        ret = true;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
                /* do nothing */
        } else {
                USH_ASSERT(false);
        }

        return ret;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	bc80      	pop	{r7}
 8003636:	4770      	bx	lr

08003638 <ush_autocomp_process_file_index>:

void ush_autocomp_process_file_index(struct ush_object *self, const struct ush_file_descriptor *file)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
        switch (self->process_index) {
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003646:	2b02      	cmp	r3, #2
 8003648:	d053      	beq.n	80036f2 <ush_autocomp_process_file_index+0xba>
 800364a:	2b02      	cmp	r3, #2
 800364c:	d86f      	bhi.n	800372e <ush_autocomp_process_file_index+0xf6>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <ush_autocomp_process_file_index+0x20>
 8003652:	2b01      	cmp	r3, #1
 8003654:	d03e      	beq.n	80036d4 <ush_autocomp_process_file_index+0x9c>
                        USH_ASSERT(false);
                }                        
                break;
        default:
                USH_ASSERT(false);
                break;
 8003656:	e06a      	b.n	800372e <ush_autocomp_process_file_index+0xf6>
                if ((self->process_stage == 0) || (self->process_stage == 1)) {
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <ush_autocomp_process_file_index+0x30>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003664:	2b01      	cmp	r3, #1
 8003666:	d118      	bne.n	800369a <ush_autocomp_process_file_index+0x62>
                        if (self->state == USH_STATE_AUTOCOMP_CANDIDATES_PRINT)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	791b      	ldrb	r3, [r3, #4]
 800366c:	2b15      	cmp	r3, #21
 800366e:	d107      	bne.n	8003680 <ush_autocomp_process_file_index+0x48>
                                ush_write_pointer(self, (char*)file->name, self->state);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	791b      	ldrb	r3, [r3, #4]
 8003678:	461a      	mov	r2, r3
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f001 fa6e 	bl	8004b5c <ush_write_pointer>
                        self->process_index = 1;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	659a      	str	r2, [r3, #88]	@ 0x58
                        self->autocomp_count++;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800368a:	1c5a      	adds	r2, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	67da      	str	r2, [r3, #124]	@ 0x7c
                        self->autocomp_candidate_name = (char*)file->name;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	675a      	str	r2, [r3, #116]	@ 0x74
                break;
 8003698:	e04b      	b.n	8003732 <ush_autocomp_process_file_index+0xfa>
                } else if (self->process_stage == 2) {
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d147      	bne.n	8003732 <ush_autocomp_process_file_index+0xfa>
                        if (self->state == USH_STATE_AUTOCOMP_CANDIDATES_PRINT)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	791b      	ldrb	r3, [r3, #4]
 80036a6:	2b15      	cmp	r3, #21
 80036a8:	d107      	bne.n	80036ba <ush_autocomp_process_file_index+0x82>
                                ush_write_pointer(self, self->autocomp_name, self->state);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	791b      	ldrb	r3, [r3, #4]
 80036b2:	461a      	mov	r2, r3
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f001 fa51 	bl	8004b5c <ush_write_pointer>
                        self->process_index = 1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	659a      	str	r2, [r3, #88]	@ 0x58
                        self->autocomp_count++;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036c4:	1c5a      	adds	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	67da      	str	r2, [r3, #124]	@ 0x7c
                        self->autocomp_candidate_name = self->autocomp_name;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	675a      	str	r2, [r3, #116]	@ 0x74
                break;
 80036d2:	e02e      	b.n	8003732 <ush_autocomp_process_file_index+0xfa>
                if (self->state == USH_STATE_AUTOCOMP_CANDIDATES_PRINT)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	791b      	ldrb	r3, [r3, #4]
 80036d8:	2b15      	cmp	r3, #21
 80036da:	d106      	bne.n	80036ea <ush_autocomp_process_file_index+0xb2>
                        ush_write_pointer(self, "\r\n", self->state);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	791b      	ldrb	r3, [r3, #4]
 80036e0:	461a      	mov	r2, r3
 80036e2:	4917      	ldr	r1, [pc, #92]	@ (8003740 <ush_autocomp_process_file_index+0x108>)
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f001 fa39 	bl	8004b5c <ush_write_pointer>
                self->process_index = 2;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2202      	movs	r2, #2
 80036ee:	659a      	str	r2, [r3, #88]	@ 0x58
                break;
 80036f0:	e022      	b.n	8003738 <ush_autocomp_process_file_index+0x100>
                if ((self->process_stage == 0) || (self->process_stage == 1)) {
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <ush_autocomp_process_file_index+0xca>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d108      	bne.n	8003714 <ush_autocomp_process_file_index+0xdc>
                        self->process_index_item++;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003706:	1c5a      	adds	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        self->process_index = 0;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	659a      	str	r2, [r3, #88]	@ 0x58
                break;
 8003712:	e010      	b.n	8003736 <ush_autocomp_process_file_index+0xfe>
                } else if (self->process_stage == 2) {
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003718:	2b02      	cmp	r3, #2
 800371a:	d10c      	bne.n	8003736 <ush_autocomp_process_file_index+0xfe>
                        self->process_node = self->process_node->next;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	64da      	str	r2, [r3, #76]	@ 0x4c
                        self->process_index = 0;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	659a      	str	r2, [r3, #88]	@ 0x58
                break;
 800372c:	e003      	b.n	8003736 <ush_autocomp_process_file_index+0xfe>
                break;
 800372e:	bf00      	nop
 8003730:	e002      	b.n	8003738 <ush_autocomp_process_file_index+0x100>
                break;
 8003732:	bf00      	nop
 8003734:	e000      	b.n	8003738 <ush_autocomp_process_file_index+0x100>
                break;
 8003736:	bf00      	nop
        }
}
 8003738:	bf00      	nop
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	0800aae8 	.word	0x0800aae8

08003744 <ush_autocomp_process_file_prepare>:

bool ush_autocomp_process_file_prepare(struct ush_object *self, struct ush_file_descriptor const **file)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
        bool ret = false;
 800374e:	2300      	movs	r3, #0
 8003750:	73fb      	strb	r3, [r7, #15]

        if ((self->process_stage == 0) || (self->process_stage == 1)) {
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <ush_autocomp_process_file_prepare+0x1e>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800375e:	2b01      	cmp	r3, #1
 8003760:	d125      	bne.n	80037ae <ush_autocomp_process_file_prepare+0x6a>
                *file = &self->process_node->file_list[self->process_index_item];
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	6819      	ldr	r1, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800376c:	4613      	mov	r3, r2
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	18ca      	adds	r2, r1, r3
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	601a      	str	r2, [r3, #0]
                if (ush_utils_startswith((char*)((*file)->name), self->autocomp_input) == false) {
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003784:	4619      	mov	r1, r3
 8003786:	4610      	mov	r0, r2
 8003788:	f001 f8db 	bl	8004942 <ush_utils_startswith>
 800378c:	4603      	mov	r3, r0
 800378e:	f083 0301 	eor.w	r3, r3, #1
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d02f      	beq.n	80037f8 <ush_autocomp_process_file_prepare+0xb4>
                        self->process_index_item++;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	65da      	str	r2, [r3, #92]	@ 0x5c
                        self->process_index = 0;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	659a      	str	r2, [r3, #88]	@ 0x58
                        ret = true;
 80037a8:	2301      	movs	r3, #1
 80037aa:	73fb      	strb	r3, [r7, #15]
                if (ush_utils_startswith((char*)((*file)->name), self->autocomp_input) == false) {
 80037ac:	e024      	b.n	80037f8 <ush_autocomp_process_file_prepare+0xb4>
                }
        } else if (self->process_stage == 2) {
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d120      	bne.n	80037f8 <ush_autocomp_process_file_prepare+0xb4>
                self->autocomp_name = ush_utils_path_last(self->process_node->path);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	4618      	mov	r0, r3
 80037be:	f001 f864 	bl	800488a <ush_utils_path_last>
 80037c2:	4602      	mov	r2, r0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	679a      	str	r2, [r3, #120]	@ 0x78
                if (ush_utils_startswith(self->autocomp_name, self->autocomp_input) == false) {
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f001 f8b5 	bl	8004942 <ush_utils_startswith>
 80037d8:	4603      	mov	r3, r0
 80037da:	f083 0301 	eor.w	r3, r3, #1
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d009      	beq.n	80037f8 <ush_autocomp_process_file_prepare+0xb4>
                        self->process_node = self->process_node->next;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	64da      	str	r2, [r3, #76]	@ 0x4c
                        self->process_index = 0;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	659a      	str	r2, [r3, #88]	@ 0x58
                        ret = true;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
                }
        } else {
                USH_ASSERT(false);
        }

        return ret;
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <ush_commands_add>:
#include "inc/ush_commands.h"
#include "inc/ush_types.h"
#include "inc/ush_preconfig.h"

ush_status_t ush_commands_add(struct ush_object *self, struct ush_node_object *node, const struct ush_file_descriptor *file_list, size_t file_list_size)
{
 8003802:	b480      	push	{r7}
 8003804:	b087      	sub	sp, #28
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	607a      	str	r2, [r7, #4]
 800380e:	603b      	str	r3, [r7, #0]
        USH_ASSERT(self != NULL);
        USH_ASSERT(node != NULL);
        USH_ASSERT(file_list != NULL);
        USH_ASSERT(file_list_size > 0);

        for (size_t i = 0; i < file_list_size; i++) {
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e002      	b.n	800381c <ush_commands_add+0x1a>
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	3301      	adds	r3, #1
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d3f8      	bcc.n	8003816 <ush_commands_add+0x14>
                USH_ASSERT(file_list[i].name != NULL);
        }

        node->file_list = file_list;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	601a      	str	r2, [r3, #0]
        node->file_list_size = file_list_size;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	605a      	str	r2, [r3, #4]
        node->path = NULL;
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2200      	movs	r2, #0
 8003834:	609a      	str	r2, [r3, #8]

        node->next = self->commands;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	615a      	str	r2, [r3, #20]
        self->commands = node;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	629a      	str	r2, [r3, #40]	@ 0x28

        return USH_STATUS_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	371c      	adds	r7, #28
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr

08003850 <ush_file_find_by_name>:
#include "inc/ush_node.h"

#include <string.h>

struct ush_file_descriptor const* ush_file_find_by_name(struct ush_object *self, const char *name)
{
 8003850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003854:	b08d      	sub	sp, #52	@ 0x34
 8003856:	af00      	add	r7, sp, #0
 8003858:	60f8      	str	r0, [r7, #12]
 800385a:	60b9      	str	r1, [r7, #8]
 800385c:	466b      	mov	r3, sp
 800385e:	461e      	mov	r6, r3
        char file_path[self->desc->path_max_length];
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	3b01      	subs	r3, #1
 8003868:	623b      	str	r3, [r7, #32]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	2200      	movs	r2, #0
 8003872:	603b      	str	r3, [r7, #0]
 8003874:	607a      	str	r2, [r7, #4]
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	f04f 0300 	mov.w	r3, #0
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	00cb      	lsls	r3, r1, #3
 8003882:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003886:	4684      	mov	ip, r0
 8003888:	ea43 735c 	orr.w	r3, r3, ip, lsr #29
 800388c:	4601      	mov	r1, r0
 800388e:	00ca      	lsls	r2, r1, #3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	2200      	movs	r2, #0
 8003898:	469a      	mov	sl, r3
 800389a:	4693      	mov	fp, r2
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	3307      	adds	r3, #7
 80038b8:	08db      	lsrs	r3, r3, #3
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	ebad 0d03 	sub.w	sp, sp, r3
 80038c0:	466b      	mov	r3, sp
 80038c2:	3300      	adds	r3, #0
 80038c4:	61fb      	str	r3, [r7, #28]
        char abs_path[self->desc->path_max_length];
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	2200      	movs	r2, #0
 80038d8:	4698      	mov	r8, r3
 80038da:	4691      	mov	r9, r2
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	2200      	movs	r2, #0
 80038f8:	461c      	mov	r4, r3
 80038fa:	4615      	mov	r5, r2
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	00eb      	lsls	r3, r5, #3
 8003906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800390a:	00e2      	lsls	r2, r4, #3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	3307      	adds	r3, #7
 8003914:	08db      	lsrs	r3, r3, #3
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	ebad 0d03 	sub.w	sp, sp, r3
 800391c:	466b      	mov	r3, sp
 800391e:	3300      	adds	r3, #0
 8003920:	617b      	str	r3, [r7, #20]

        struct ush_node_object *curr;
        struct ush_file_descriptor const *file;

        curr = self->commands;        
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003926:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (curr != NULL) {
 8003928:	e021      	b.n	800396e <ush_file_find_by_name+0x11e>
                for (size_t i = 0; i < curr->file_list_size; i++) {
 800392a:	2300      	movs	r3, #0
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800392e:	e016      	b.n	800395e <ush_file_find_by_name+0x10e>
                        file = &curr->file_list[i];
 8003930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	613b      	str	r3, [r7, #16]
                        if (strcmp(file->name, name) == 0)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fc fc09 	bl	8000160 <strcmp>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <ush_file_find_by_name+0x108>
                                return file;
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	e044      	b.n	80039e2 <ush_file_find_by_name+0x192>
                for (size_t i = 0; i < curr->file_list_size; i++) {
 8003958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800395a:	3301      	adds	r3, #1
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800395e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003964:	429a      	cmp	r2, r3
 8003966:	d3e3      	bcc.n	8003930 <ush_file_find_by_name+0xe0>
                }
                curr = curr->next;                
 8003968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (curr != NULL) {
 800396e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1da      	bne.n	800392a <ush_file_find_by_name+0xda>
        }

        ush_node_get_absolute_path(self, name, abs_path);
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	68b9      	ldr	r1, [r7, #8]
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 f8bf 	bl	8003afc <ush_node_get_absolute_path>
        curr = ush_node_get_parent_by_path(self, abs_path);      
 800397e:	6979      	ldr	r1, [r7, #20]
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f93b 	bl	8003bfc <ush_node_get_parent_by_path>
 8003986:	62f8      	str	r0, [r7, #44]	@ 0x2c
        while (curr != NULL) {
 8003988:	e027      	b.n	80039da <ush_file_find_by_name+0x18a>
                for (size_t i = 0; i < curr->file_list_size; i++) {
 800398a:	2300      	movs	r3, #0
 800398c:	627b      	str	r3, [r7, #36]	@ 0x24
 800398e:	e01c      	b.n	80039ca <ush_file_find_by_name+0x17a>
                        file = &curr->file_list[i];
 8003990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	613b      	str	r3, [r7, #16]
                        ush_utils_join_path(curr->path, file->name, file_path);
 80039a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a4:	6898      	ldr	r0, [r3, #8]
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	4619      	mov	r1, r3
 80039ae:	f000 fda1 	bl	80044f4 <ush_utils_join_path>
                        if (strcmp(file_path, abs_path) == 0)
 80039b2:	6979      	ldr	r1, [r7, #20]
 80039b4:	69f8      	ldr	r0, [r7, #28]
 80039b6:	f7fc fbd3 	bl	8000160 <strcmp>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <ush_file_find_by_name+0x174>
                                return file;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	e00e      	b.n	80039e2 <ush_file_find_by_name+0x192>
                for (size_t i = 0; i < curr->file_list_size; i++) {
 80039c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c6:	3301      	adds	r3, #1
 80039c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d3dd      	bcc.n	8003990 <ush_file_find_by_name+0x140>
                }
                curr = curr->next;                
 80039d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (curr != NULL) {
 80039da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1d4      	bne.n	800398a <ush_file_find_by_name+0x13a>
        }

        return NULL;
 80039e0:	2300      	movs	r3, #0
 80039e2:	46b5      	mov	sp, r6
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3734      	adds	r7, #52	@ 0x34
 80039e8:	46bd      	mov	sp, r7
 80039ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080039ee <ush_node_get_by_path>:
#include "inc/ush_utils.h"

#include <string.h>

struct ush_node_object* ush_node_get_by_path(struct ush_object *self, const char *path)
{
 80039ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039f2:	b089      	sub	sp, #36	@ 0x24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
 80039fa:	466b      	mov	r3, sp
 80039fc:	461e      	mov	r6, r3
        USH_ASSERT(self != NULL);
        USH_ASSERT(path != NULL);

        char level_path[self->desc->path_max_length];
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	613b      	str	r3, [r7, #16]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	4698      	mov	r8, r3
 8003a12:	4691      	mov	r9, r2
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	f04f 0300 	mov.w	r3, #0
 8003a1c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a20:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	461c      	mov	r4, r3
 8003a32:	4615      	mov	r5, r2
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	00eb      	lsls	r3, r5, #3
 8003a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a42:	00e2      	lsls	r2, r4, #3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	3307      	adds	r3, #7
 8003a4c:	08db      	lsrs	r3, r3, #3
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	ebad 0d03 	sub.w	sp, sp, r3
 8003a54:	466b      	mov	r3, sp
 8003a56:	3300      	adds	r3, #0
 8003a58:	60fb      	str	r3, [r7, #12]
        
        size_t levels = ush_utils_get_path_levels_count(path);
 8003a5a:	6838      	ldr	r0, [r7, #0]
 8003a5c:	f000 feba 	bl	80047d4 <ush_utils_get_path_levels_count>
 8003a60:	60b8      	str	r0, [r7, #8]

        if (levels == 0)
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d102      	bne.n	8003a6e <ush_node_get_by_path+0x80>
                return self->root;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6c:	e03f      	b.n	8003aee <ush_node_get_by_path+0x100>
        if (self->root == NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <ush_node_get_by_path+0x8c>
                return NULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e039      	b.n	8003aee <ush_node_get_by_path+0x100>

        struct ush_node_object *curr = self->root->children;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	61fb      	str	r3, [r7, #28]
        for (size_t i = 1; i <= levels; i++) {
 8003a82:	2301      	movs	r3, #1
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	e02b      	b.n	8003ae0 <ush_node_get_by_path+0xf2>
                ush_utils_get_path_level(i, path, level_path);
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	6839      	ldr	r1, [r7, #0]
 8003a8c:	69b8      	ldr	r0, [r7, #24]
 8003a8e:	f000 fe6b 	bl	8004768 <ush_utils_get_path_level>
                
                bool found = false;
 8003a92:	2300      	movs	r3, #0
 8003a94:	75fb      	strb	r3, [r7, #23]
                while (curr != NULL) {
 8003a96:	e00e      	b.n	8003ab6 <ush_node_get_by_path+0xc8>
                        if (strcmp(curr->path, level_path) == 0) {
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	68f9      	ldr	r1, [r7, #12]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fb5e 	bl	8000160 <strcmp>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <ush_node_get_by_path+0xc2>
                                found = true;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	75fb      	strb	r3, [r7, #23]
                                break;
 8003aae:	e005      	b.n	8003abc <ush_node_get_by_path+0xce>
                        }
                        curr = curr->next;
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	61fb      	str	r3, [r7, #28]
                while (curr != NULL) {
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1ed      	bne.n	8003a98 <ush_node_get_by_path+0xaa>
                }

                if (found == false)
 8003abc:	7dfb      	ldrb	r3, [r7, #23]
 8003abe:	f083 0301 	eor.w	r3, r3, #1
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d110      	bne.n	8003aea <ush_node_get_by_path+0xfc>
                        break;
                
                if (i == levels)
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d101      	bne.n	8003ad4 <ush_node_get_by_path+0xe6>
                        return curr;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	e00c      	b.n	8003aee <ush_node_get_by_path+0x100>

                curr = curr->children;
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	61fb      	str	r3, [r7, #28]
        for (size_t i = 1; i <= levels; i++) {
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	3301      	adds	r3, #1
 8003ade:	61bb      	str	r3, [r7, #24]
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d9cf      	bls.n	8003a88 <ush_node_get_by_path+0x9a>
 8003ae8:	e000      	b.n	8003aec <ush_node_get_by_path+0xfe>
                        break;
 8003aea:	bf00      	nop
        }
        

        return NULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	46b5      	mov	sp, r6
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3724      	adds	r7, #36	@ 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08003afc <ush_node_get_absolute_path>:

void ush_node_get_absolute_path(struct ush_object *self, const char *in_path, char *out_path)
{
 8003afc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b00:	b089      	sub	sp, #36	@ 0x24
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	60f8      	str	r0, [r7, #12]
 8003b06:	60b9      	str	r1, [r7, #8]
 8003b08:	607a      	str	r2, [r7, #4]
 8003b0a:	466b      	mov	r3, sp
 8003b0c:	461e      	mov	r6, r3
        char abs_path[self->desc->path_max_length];
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	61fb      	str	r3, [r7, #28]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	4698      	mov	r8, r3
 8003b22:	4691      	mov	r9, r2
 8003b24:	f04f 0200 	mov.w	r2, #0
 8003b28:	f04f 0300 	mov.w	r3, #0
 8003b2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	461c      	mov	r4, r3
 8003b42:	4615      	mov	r5, r2
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	00eb      	lsls	r3, r5, #3
 8003b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b52:	00e2      	lsls	r2, r4, #3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	3307      	adds	r3, #7
 8003b5c:	08db      	lsrs	r3, r3, #3
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	ebad 0d03 	sub.w	sp, sp, r3
 8003b64:	466b      	mov	r3, sp
 8003b66:	3300      	adds	r3, #0
 8003b68:	61bb      	str	r3, [r7, #24]

        USH_ASSERT(self != NULL);
        USH_ASSERT(in_path != NULL);
        USH_ASSERT(out_path != NULL);

        if (in_path[0] == '/') {
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003b70:	d104      	bne.n	8003b7c <ush_node_get_absolute_path+0x80>
                strcpy(abs_path, in_path);
 8003b72:	68b9      	ldr	r1, [r7, #8]
 8003b74:	69b8      	ldr	r0, [r7, #24]
 8003b76:	f005 fbc3 	bl	8009300 <strcpy>
 8003b7a:	e020      	b.n	8003bbe <ush_node_get_absolute_path+0xc2>
        } else {
                strcpy(abs_path, self->current_node->path);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	4619      	mov	r1, r3
 8003b84:	69b8      	ldr	r0, [r7, #24]
 8003b86:	f005 fbbb 	bl	8009300 <strcpy>
                if (strcmp(self->current_node->path, "/") != 0)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4919      	ldr	r1, [pc, #100]	@ (8003bf8 <ush_node_get_absolute_path+0xfc>)
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fae4 	bl	8000160 <strcmp>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00b      	beq.n	8003bb6 <ush_node_get_absolute_path+0xba>
                        strcat(abs_path, "/");
 8003b9e:	69b8      	ldr	r0, [r7, #24]
 8003ba0:	f7fc fad6 	bl	8000150 <strlen>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	4413      	add	r3, r2
 8003bac:	4912      	ldr	r1, [pc, #72]	@ (8003bf8 <ush_node_get_absolute_path+0xfc>)
 8003bae:	461a      	mov	r2, r3
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	8013      	strh	r3, [r2, #0]
                strcat(abs_path, in_path);
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	69b8      	ldr	r0, [r7, #24]
 8003bba:	f005 fb2d 	bl	8009218 <strcat>
        }

        size_t abs_path_len = strlen(abs_path);
 8003bbe:	69b8      	ldr	r0, [r7, #24]
 8003bc0:	f7fc fac6 	bl	8000150 <strlen>
 8003bc4:	6178      	str	r0, [r7, #20]
        if ((abs_path_len > 1) && (abs_path[abs_path_len - 1] == '/'))
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d90a      	bls.n	8003be2 <ush_node_get_absolute_path+0xe6>
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	5cd3      	ldrb	r3, [r2, r3]
 8003bd4:	2b2f      	cmp	r3, #47	@ 0x2f
 8003bd6:	d104      	bne.n	8003be2 <ush_node_get_absolute_path+0xe6>
                abs_path[abs_path_len - 1] = '\0';
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	2100      	movs	r1, #0
 8003be0:	54d1      	strb	r1, [r2, r3]

        ush_utils_get_collapse_path(abs_path, out_path);
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	69b8      	ldr	r0, [r7, #24]
 8003be6:	f000 fcb1 	bl	800454c <ush_utils_get_collapse_path>
 8003bea:	46b5      	mov	sp, r6
}
 8003bec:	bf00      	nop
 8003bee:	3724      	adds	r7, #36	@ 0x24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bf6:	bf00      	nop
 8003bf8:	0800aaec 	.word	0x0800aaec

08003bfc <ush_node_get_parent_by_path>:
#include "inc/ush_utils.h"

#include <string.h>

struct ush_node_object* ush_node_get_parent_by_path(struct ush_object *self, const char *path)
{
 8003bfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c00:	b087      	sub	sp, #28
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
 8003c06:	6039      	str	r1, [r7, #0]
 8003c08:	466b      	mov	r3, sp
 8003c0a:	461e      	mov	r6, r3
        USH_ASSERT(self != NULL);
        USH_ASSERT(path != NULL);

        size_t path_len = strlen(path);
 8003c0c:	6838      	ldr	r0, [r7, #0]
 8003c0e:	f7fc fa9f 	bl	8000150 <strlen>
 8003c12:	6178      	str	r0, [r7, #20]
        char path_parent[path_len + 1];
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	1c59      	adds	r1, r3, #1
 8003c18:	460b      	mov	r3, r1
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	613b      	str	r3, [r7, #16]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	4688      	mov	r8, r1
 8003c22:	4699      	mov	r9, r3
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c38:	2300      	movs	r3, #0
 8003c3a:	460c      	mov	r4, r1
 8003c3c:	461d      	mov	r5, r3
 8003c3e:	f04f 0200 	mov.w	r2, #0
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	00eb      	lsls	r3, r5, #3
 8003c48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c4c:	00e2      	lsls	r2, r4, #3
 8003c4e:	1dcb      	adds	r3, r1, #7
 8003c50:	08db      	lsrs	r3, r3, #3
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	ebad 0d03 	sub.w	sp, sp, r3
 8003c58:	466b      	mov	r3, sp
 8003c5a:	3300      	adds	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
        memcpy(path_parent, path, path_len + 1);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	3301      	adds	r3, #1
 8003c62:	461a      	mov	r2, r3
 8003c64:	6839      	ldr	r1, [r7, #0]
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f005 fb3c 	bl	80092e4 <memcpy>

        ush_utils_path_upper(path_parent);
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 fddd 	bl	800482c <ush_utils_path_upper>
        if (path_parent[0] == '\0')
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <ush_node_get_parent_by_path+0x82>
                return NULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	e004      	b.n	8003c88 <ush_node_get_parent_by_path+0x8c>
        
        return ush_node_get_by_path(self, path_parent);
 8003c7e:	68f9      	ldr	r1, [r7, #12]
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7ff feb4 	bl	80039ee <ush_node_get_by_path>
 8003c86:	4603      	mov	r3, r0
 8003c88:	46b5      	mov	sp, r6
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	371c      	adds	r7, #28
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003c94 <ush_parse_finish>:
#include "inc/ush.h"

#include <string.h>

void ush_parse_finish(struct ush_object *self)
{
 8003c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c98:	b087      	sub	sp, #28
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	466b      	mov	r3, sp
 8003ca0:	461e      	mov	r6, r3
        USH_ASSERT(self != NULL);

        char *argv[self->args_count + 1];
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	1c59      	adds	r1, r3, #1
 8003ca8:	460b      	mov	r3, r1
 8003caa:	3b01      	subs	r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	4688      	mov	r8, r1
 8003cb2:	4699      	mov	r9, r3
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003cc0:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003cc4:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003cc8:	2300      	movs	r3, #0
 8003cca:	460c      	mov	r4, r1
 8003ccc:	461d      	mov	r5, r3
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	016b      	lsls	r3, r5, #5
 8003cd8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003cdc:	0162      	lsls	r2, r4, #5
 8003cde:	008b      	lsls	r3, r1, #2
 8003ce0:	3307      	adds	r3, #7
 8003ce2:	08db      	lsrs	r3, r3, #3
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	ebad 0d03 	sub.w	sp, sp, r3
 8003cea:	466b      	mov	r3, sp
 8003cec:	3303      	adds	r3, #3
 8003cee:	089b      	lsrs	r3, r3, #2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	613b      	str	r3, [r7, #16]
        int argc;

        argc = ush_parse_get_args(self, argv);
 8003cf4:	6939      	ldr	r1, [r7, #16]
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 f8a4 	bl	8003e44 <ush_parse_get_args>
 8003cfc:	60f8      	str	r0, [r7, #12]
        if (argc == 0)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d032      	beq.n	8003d6a <ush_parse_finish+0xd6>
                return;

        /* C standard says 'argv[argc] shall be a null pointer' */
        argv[argc] = NULL;
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	2100      	movs	r1, #0
 8003d0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        if (self->desc->exec != NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69db      	ldr	r3, [r3, #28]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <ush_parse_finish+0x94>
                self->desc->exec(self, NULL, argc, argv);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69dc      	ldr	r4, [r3, #28]
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	2100      	movs	r1, #0
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	47a0      	blx	r4

        struct ush_file_descriptor const *file = ush_file_find_by_name(self, argv[0]);
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff fd8e 	bl	8003850 <ush_file_find_by_name>
 8003d34:	60b8      	str	r0, [r7, #8]
        if (file == NULL) {
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d104      	bne.n	8003d46 <ush_parse_finish+0xb2>
                ush_print_status(self, USH_STATUS_ERROR_COMMAND_SYNTAX_ERROR);
 8003d3c:	2105      	movs	r1, #5
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff f9d0 	bl	80030e4 <ush_print_status>
                return;
 8003d44:	e011      	b.n	8003d6a <ush_parse_finish+0xd6>
        }

        if (file->exec == NULL) {
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d104      	bne.n	8003d58 <ush_parse_finish+0xc4>
                ush_print_status(self, USH_STATUS_ERROR_FILE_NOT_EXECUTABLE);
 8003d4e:	2107      	movs	r1, #7
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7ff f9c7 	bl	80030e4 <ush_print_status>
                return;
 8003d56:	e008      	b.n	8003d6a <ush_parse_finish+0xd6>
        }
        
        file->exec(self, file, argc, argv);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	68dc      	ldr	r4, [r3, #12]
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	68b9      	ldr	r1, [r7, #8]
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	47a0      	blx	r4
 8003d66:	46b5      	mov	sp, r6
 8003d68:	e000      	b.n	8003d6c <ush_parse_finish+0xd8>
                return;
 8003d6a:	46b5      	mov	sp, r6
}
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003d74 <ush_parse_service>:

bool ush_parse_service(struct ush_object *self)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	791b      	ldrb	r3, [r3, #4]
 8003d84:	2b09      	cmp	r3, #9
 8003d86:	d005      	beq.n	8003d94 <ush_parse_service+0x20>
 8003d88:	2b09      	cmp	r3, #9
 8003d8a:	db0b      	blt.n	8003da4 <ush_parse_service+0x30>
 8003d8c:	3b0a      	subs	r3, #10
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d808      	bhi.n	8003da4 <ush_parse_service+0x30>
 8003d92:	e003      	b.n	8003d9c <ush_parse_service+0x28>
        case USH_STATE_PARSE_PREPARE:
                ush_parse_start(self);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f83c 	bl	8003e12 <ush_parse_start>
                break;
 8003d9a:	e006      	b.n	8003daa <ush_parse_service+0x36>
        case USH_STATE_PARSE_SEARCH_ARG:
        case USH_STATE_PARSE_QUOTE_ARG:
        case USH_STATE_PARSE_STANDARD_ARG:
                ush_parse_char(self);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f809 	bl	8003db4 <ush_parse_char>
                break;
 8003da2:	e002      	b.n	8003daa <ush_parse_service+0x36>
        default:
                processed = false;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
                break;
 8003da8:	bf00      	nop
        }

        return processed;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <ush_parse_char>:

#include "inc/ush_internal.h"
#include "inc/ush_preconfig.h"

void ush_parse_char(struct ush_object *self)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        char ch = self->desc->input_buffer[self->in_pos++];
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	1c58      	adds	r0, r3, #1
 8003dc8:	6879      	ldr	r1, [r7, #4]
 8003dca:	6188      	str	r0, [r1, #24]
 8003dcc:	4413      	add	r3, r2
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	73fb      	strb	r3, [r7, #15]

        if (ch == '\n' || ch == '\r') {
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	2b0a      	cmp	r3, #10
 8003dd6:	d002      	beq.n	8003dde <ush_parse_char+0x2a>
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	2b0d      	cmp	r3, #13
 8003ddc:	d111      	bne.n	8003e02 <ush_parse_char+0x4e>
                self->desc->input_buffer[self->out_pos++] = '\0';
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	1c58      	adds	r0, r3, #1
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	61c8      	str	r0, [r1, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	2200      	movs	r2, #0
 8003df2:	701a      	strb	r2, [r3, #0]
                self->state = USH_STATE_RESET_PROMPT;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	711a      	strb	r2, [r3, #4]
                ush_parse_finish(self);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff ff4a 	bl	8003c94 <ush_parse_finish>
                return;
 8003e00:	e004      	b.n	8003e0c <ush_parse_char+0x58>
        }

        ush_parse_char_standard(self, ch);
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	4619      	mov	r1, r3
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 f84f 	bl	8003eaa <ush_parse_char_standard>
}
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <ush_parse_start>:
#include "inc/ush_preconfig.h"

#include <string.h>

void ush_parse_start(struct ush_object *self)
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        self->in_pos = 0;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	619a      	str	r2, [r3, #24]
        self->out_pos = 0;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	61da      	str	r2, [r3, #28]
        self->args_count = 0;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	621a      	str	r2, [r3, #32]
        self->escape_flag = false;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        self->state = USH_STATE_PARSE_SEARCH_ARG;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	220a      	movs	r2, #10
 8003e38:	711a      	strb	r2, [r3, #4]
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <ush_parse_get_args>:

int ush_parse_get_args(struct ush_object *self, char* *argv)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
        char *ptr = self->desc->input_buffer;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	617b      	str	r3, [r7, #20]
        int argc = self->args_count;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	60fb      	str	r3, [r7, #12]

        if (argv == NULL)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <ush_parse_get_args+0x22>
                return argc;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	e01d      	b.n	8003ea2 <ush_parse_get_args+0x5e>

        for (int i = 0; i < argc; i++) {
 8003e66:	2300      	movs	r3, #0
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	e015      	b.n	8003e98 <ush_parse_get_args+0x54>
                argv[i] = ptr;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	4413      	add	r3, r2
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	601a      	str	r2, [r3, #0]
                ptr += strlen(argv[i]) + 1;
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	4413      	add	r3, r2
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fc f964 	bl	8000150 <strlen>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	4413      	add	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]
        for (int i = 0; i < argc; i++) {
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	3301      	adds	r3, #1
 8003e96:	613b      	str	r3, [r7, #16]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	dbe5      	blt.n	8003e6c <ush_parse_get_args+0x28>
        }

        return argc;        
 8003ea0:	68fb      	ldr	r3, [r7, #12]
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <ush_parse_char_standard>:

void ush_parse_char_standard(struct ush_object *self, char ch)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	70fb      	strb	r3, [r7, #3]
        switch (self->state) {
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	791b      	ldrb	r3, [r3, #4]
 8003eba:	2b0c      	cmp	r3, #12
 8003ebc:	d07b      	beq.n	8003fb6 <ush_parse_char_standard+0x10c>
 8003ebe:	2b0c      	cmp	r3, #12
 8003ec0:	f300 80cb 	bgt.w	800405a <ush_parse_char_standard+0x1b0>
 8003ec4:	2b0a      	cmp	r3, #10
 8003ec6:	d002      	beq.n	8003ece <ush_parse_char_standard+0x24>
 8003ec8:	2b0b      	cmp	r3, #11
 8003eca:	d035      	beq.n	8003f38 <ush_parse_char_standard+0x8e>
                        break;
                }
                break;
        default:
                USH_ASSERT(false);
                break;
 8003ecc:	e0c5      	b.n	800405a <ush_parse_char_standard+0x1b0>
                switch (ch) {
 8003ece:	78fb      	ldrb	r3, [r7, #3]
 8003ed0:	2b5c      	cmp	r3, #92	@ 0x5c
 8003ed2:	d00e      	beq.n	8003ef2 <ush_parse_char_standard+0x48>
 8003ed4:	2b5c      	cmp	r3, #92	@ 0x5c
 8003ed6:	dc19      	bgt.n	8003f0c <ush_parse_char_standard+0x62>
 8003ed8:	2b20      	cmp	r3, #32
 8003eda:	d02b      	beq.n	8003f34 <ush_parse_char_standard+0x8a>
 8003edc:	2b22      	cmp	r3, #34	@ 0x22
 8003ede:	d115      	bne.n	8003f0c <ush_parse_char_standard+0x62>
                        self->args_count++;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	1c5a      	adds	r2, r3, #1
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	621a      	str	r2, [r3, #32]
                        self->state = USH_STATE_PARSE_QUOTE_ARG;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	220b      	movs	r2, #11
 8003eee:	711a      	strb	r2, [r3, #4]
                        break;
 8003ef0:	e021      	b.n	8003f36 <ush_parse_char_standard+0x8c>
                        self->escape_flag = true;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        self->args_count++;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	621a      	str	r2, [r3, #32]
                        self->state = USH_STATE_PARSE_STANDARD_ARG;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	220c      	movs	r2, #12
 8003f08:	711a      	strb	r2, [r3, #4]
                        break;
 8003f0a:	e014      	b.n	8003f36 <ush_parse_char_standard+0x8c>
                        self->desc->input_buffer[self->out_pos++] = ch;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	1c58      	adds	r0, r3, #1
 8003f18:	6879      	ldr	r1, [r7, #4]
 8003f1a:	61c8      	str	r0, [r1, #28]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	78fa      	ldrb	r2, [r7, #3]
 8003f20:	701a      	strb	r2, [r3, #0]
                        self->args_count++;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	621a      	str	r2, [r3, #32]
                        self->state = USH_STATE_PARSE_STANDARD_ARG;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	220c      	movs	r2, #12
 8003f30:	711a      	strb	r2, [r3, #4]
                        break;
 8003f32:	e000      	b.n	8003f36 <ush_parse_char_standard+0x8c>
                        break;
 8003f34:	bf00      	nop
                break;
 8003f36:	e091      	b.n	800405c <ush_parse_char_standard+0x1b2>
                if (self->escape_flag != false) {
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d01d      	beq.n	8003f7e <ush_parse_char_standard+0xd4>
                        if (ch == 'x')
 8003f42:	78fb      	ldrb	r3, [r7, #3]
 8003f44:	2b78      	cmp	r3, #120	@ 0x78
 8003f46:	d10a      	bne.n	8003f5e <ush_parse_char_standard+0xb4>
                                self->desc->input_buffer[self->out_pos++] = '\\';
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	1c58      	adds	r0, r3, #1
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	61c8      	str	r0, [r1, #28]
 8003f58:	4413      	add	r3, r2
 8003f5a:	225c      	movs	r2, #92	@ 0x5c
 8003f5c:	701a      	strb	r2, [r3, #0]
                        self->desc->input_buffer[self->out_pos++] = ch;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	1c58      	adds	r0, r3, #1
 8003f6a:	6879      	ldr	r1, [r7, #4]
 8003f6c:	61c8      	str	r0, [r1, #28]
 8003f6e:	4413      	add	r3, r2
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	701a      	strb	r2, [r3, #0]
                        self->escape_flag = false;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8003f7c:	e06e      	b.n	800405c <ush_parse_char_standard+0x1b2>
                switch (ch) {
 8003f7e:	78fb      	ldrb	r3, [r7, #3]
 8003f80:	2b22      	cmp	r3, #34	@ 0x22
 8003f82:	d002      	beq.n	8003f8a <ush_parse_char_standard+0xe0>
 8003f84:	2b5c      	cmp	r3, #92	@ 0x5c
 8003f86:	d004      	beq.n	8003f92 <ush_parse_char_standard+0xe8>
 8003f88:	e008      	b.n	8003f9c <ush_parse_char_standard+0xf2>
                        self->state = USH_STATE_PARSE_STANDARD_ARG;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	220c      	movs	r2, #12
 8003f8e:	711a      	strb	r2, [r3, #4]
                        break;
 8003f90:	e010      	b.n	8003fb4 <ush_parse_char_standard+0x10a>
                        self->escape_flag = true;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8003f9a:	e00b      	b.n	8003fb4 <ush_parse_char_standard+0x10a>
                        self->desc->input_buffer[self->out_pos++] = ch;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	1c58      	adds	r0, r3, #1
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	61c8      	str	r0, [r1, #28]
 8003fac:	4413      	add	r3, r2
 8003fae:	78fa      	ldrb	r2, [r7, #3]
 8003fb0:	701a      	strb	r2, [r3, #0]
                        break;
 8003fb2:	bf00      	nop
                break;
 8003fb4:	e052      	b.n	800405c <ush_parse_char_standard+0x1b2>
                if (self->escape_flag != false) {
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01d      	beq.n	8003ffc <ush_parse_char_standard+0x152>
                        if (ch == 'x')
 8003fc0:	78fb      	ldrb	r3, [r7, #3]
 8003fc2:	2b78      	cmp	r3, #120	@ 0x78
 8003fc4:	d10a      	bne.n	8003fdc <ush_parse_char_standard+0x132>
                                self->desc->input_buffer[self->out_pos++] = '\\';
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	1c58      	adds	r0, r3, #1
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	61c8      	str	r0, [r1, #28]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	225c      	movs	r2, #92	@ 0x5c
 8003fda:	701a      	strb	r2, [r3, #0]
                        self->desc->input_buffer[self->out_pos++] = ch;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	1c58      	adds	r0, r3, #1
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	61c8      	str	r0, [r1, #28]
 8003fec:	4413      	add	r3, r2
 8003fee:	78fa      	ldrb	r2, [r7, #3]
 8003ff0:	701a      	strb	r2, [r3, #0]
                        self->escape_flag = false;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8003ffa:	e02f      	b.n	800405c <ush_parse_char_standard+0x1b2>
                switch (ch) {
 8003ffc:	78fb      	ldrb	r3, [r7, #3]
 8003ffe:	2b5c      	cmp	r3, #92	@ 0x5c
 8004000:	d019      	beq.n	8004036 <ush_parse_char_standard+0x18c>
 8004002:	2b5c      	cmp	r3, #92	@ 0x5c
 8004004:	dc1c      	bgt.n	8004040 <ush_parse_char_standard+0x196>
 8004006:	2b20      	cmp	r3, #32
 8004008:	d002      	beq.n	8004010 <ush_parse_char_standard+0x166>
 800400a:	2b22      	cmp	r3, #34	@ 0x22
 800400c:	d00f      	beq.n	800402e <ush_parse_char_standard+0x184>
 800400e:	e017      	b.n	8004040 <ush_parse_char_standard+0x196>
                        self->desc->input_buffer[self->out_pos++] = '\0';
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	1c58      	adds	r0, r3, #1
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	61c8      	str	r0, [r1, #28]
 8004020:	4413      	add	r3, r2
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]
                        self->state = USH_STATE_PARSE_SEARCH_ARG;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	220a      	movs	r2, #10
 800402a:	711a      	strb	r2, [r3, #4]
                        break;
 800402c:	e014      	b.n	8004058 <ush_parse_char_standard+0x1ae>
                        self->state = USH_STATE_PARSE_QUOTE_ARG;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	220b      	movs	r2, #11
 8004032:	711a      	strb	r2, [r3, #4]
                        break;
 8004034:	e010      	b.n	8004058 <ush_parse_char_standard+0x1ae>
                        self->escape_flag = true;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 800403e:	e00b      	b.n	8004058 <ush_parse_char_standard+0x1ae>
                        self->desc->input_buffer[self->out_pos++] = ch;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	69db      	ldr	r3, [r3, #28]
 800404a:	1c58      	adds	r0, r3, #1
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	61c8      	str	r0, [r1, #28]
 8004050:	4413      	add	r3, r2
 8004052:	78fa      	ldrb	r2, [r7, #3]
 8004054:	701a      	strb	r2, [r3, #0]
                        break;
 8004056:	bf00      	nop
                break;
 8004058:	e000      	b.n	800405c <ush_parse_char_standard+0x1b2>
                break;
 800405a:	bf00      	nop
        }
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr

08004066 <ush_process_start>:
#include "inc/ush_internal.h"
#include "inc/ush_types.h"
#include "inc/ush_preconfig.h"

void ush_process_start(struct ush_object *self, const struct ush_file_descriptor *file)
{
 8004066:	b480      	push	{r7}
 8004068:	b083      	sub	sp, #12
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
 800406e:	6039      	str	r1, [r7, #0]
        USH_ASSERT(self != NULL);
        USH_ASSERT(file != NULL);
        
        self->process_file = file;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	655a      	str	r2, [r3, #84]	@ 0x54
        self->state = USH_STATE_PROCESS_START;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	220e      	movs	r2, #14
 800407a:	711a      	strb	r2, [r3, #4]
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	bc80      	pop	{r7}
 8004084:	4770      	bx	lr

08004086 <ush_process_service>:

bool ush_process_service(struct ush_object *self)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b084      	sub	sp, #16
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 800408e:	2301      	movs	r3, #1
 8004090:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	791b      	ldrb	r3, [r3, #4]
 8004096:	3b0e      	subs	r3, #14
 8004098:	2b02      	cmp	r3, #2
 800409a:	d811      	bhi.n	80040c0 <ush_process_service+0x3a>
        case USH_STATE_PROCESS_START:
        case USH_STATE_PROCESS_SERVICE:
        case USH_STATE_PROCESS_FINISH:
                USH_ASSERT(self->process_file != NULL);
                
                if (self->process_file->process == NULL) {
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d103      	bne.n	80040ae <ush_process_service+0x28>
                        self->state = USH_STATE_RESET;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	711a      	strb	r2, [r3, #4]
                        break;
 80040ac:	e00b      	b.n	80040c6 <ush_process_service+0x40>
                }
                self->process_file->process(self, self->process_file);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80040b8:	4611      	mov	r1, r2
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
                break;
 80040be:	e002      	b.n	80040c6 <ush_process_service+0x40>
        default:
                processed = false;
 80040c0:	2300      	movs	r3, #0
 80040c2:	73fb      	strb	r3, [r7, #15]
                break;
 80040c4:	bf00      	nop
        }

        return processed;
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <ush_prompt_start>:
#include "inc/ush_internal.h"

#include <string.h>

void ush_prompt_start(struct ush_object *self, ush_state_t prompt_next_state)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]
        self->state = USH_STATE_PROMPT_PREFIX;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	711a      	strb	r2, [r3, #4]
        self->prompt_next_state = prompt_next_state;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	78fa      	ldrb	r2, [r7, #3]
 80040e6:	719a      	strb	r2, [r3, #6]
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bc80      	pop	{r7}
 80040f0:	4770      	bx	lr
	...

080040f4 <ush_prompt_service>:

bool ush_prompt_service(struct ush_object *self)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 80040fc:	2301      	movs	r3, #1
 80040fe:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	791b      	ldrb	r3, [r3, #4]
 8004104:	3b02      	subs	r3, #2
 8004106:	2b04      	cmp	r3, #4
 8004108:	d836      	bhi.n	8004178 <ush_prompt_service+0x84>
 800410a:	a201      	add	r2, pc, #4	@ (adr r2, 8004110 <ush_prompt_service+0x1c>)
 800410c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004110:	08004125 	.word	0x08004125
 8004114:	08004131 	.word	0x08004131
 8004118:	08004143 	.word	0x08004143
 800411c:	0800414f 	.word	0x0800414f
 8004120:	08004169 	.word	0x08004169
        case USH_STATE_PROMPT_PREFIX:
                ush_write_pointer(self, USH_SHELL_FONT_COLOR_MAGENTA "[", USH_STATE_PROMPT_HOST);
 8004124:	2203      	movs	r2, #3
 8004126:	4918      	ldr	r1, [pc, #96]	@ (8004188 <ush_prompt_service+0x94>)
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fd17 	bl	8004b5c <ush_write_pointer>
                break;
 800412e:	e026      	b.n	800417e <ush_prompt_service+0x8a>
        case USH_STATE_PROMPT_HOST:
                ush_write_pointer(self, self->desc->hostname, USH_STATE_PROMPT_SPACE);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	2204      	movs	r2, #4
 8004138:	4619      	mov	r1, r3
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 fd0e 	bl	8004b5c <ush_write_pointer>
                break;
 8004140:	e01d      	b.n	800417e <ush_prompt_service+0x8a>
        case USH_STATE_PROMPT_SPACE:
                ush_write_pointer(self, " ", USH_STATE_PROMPT_PATH);
 8004142:	2205      	movs	r2, #5
 8004144:	4911      	ldr	r1, [pc, #68]	@ (800418c <ush_prompt_service+0x98>)
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fd08 	bl	8004b5c <ush_write_pointer>
                break;
 800414c:	e017      	b.n	800417e <ush_prompt_service+0x8a>
        case USH_STATE_PROMPT_PATH: {
                char *path = ush_utils_path_last(self->current_node->path);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fb98 	bl	800488a <ush_utils_path_last>
 800415a:	60b8      	str	r0, [r7, #8]
                ush_write_pointer(self, (char*)path, USH_STATE_PROMPT_SUFFIX);
 800415c:	2206      	movs	r2, #6
 800415e:	68b9      	ldr	r1, [r7, #8]
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 fcfb 	bl	8004b5c <ush_write_pointer>
                break;
 8004166:	e00a      	b.n	800417e <ush_prompt_service+0x8a>
        }
        case USH_STATE_PROMPT_SUFFIX:
                ush_write_pointer(self, "]$ " USH_SHELL_FONT_STYLE_RESET, self->prompt_next_state);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	799b      	ldrb	r3, [r3, #6]
 800416c:	461a      	mov	r2, r3
 800416e:	4908      	ldr	r1, [pc, #32]	@ (8004190 <ush_prompt_service+0x9c>)
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fcf3 	bl	8004b5c <ush_write_pointer>
                break;
 8004176:	e002      	b.n	800417e <ush_prompt_service+0x8a>
        default:
                processed = false;
 8004178:	2300      	movs	r3, #0
 800417a:	73fb      	strb	r3, [r7, #15]
                break;
 800417c:	bf00      	nop
        }

        return processed;
 800417e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	0800aaf0 	.word	0x0800aaf0
 800418c:	0800aaf8 	.word	0x0800aaf8
 8004190:	0800aafc 	.word	0x0800aafc

08004194 <ush_read_service>:
#include "inc/ush_internal.h"

bool ush_read_service(struct ush_object *self, bool *read)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
        USH_ASSERT(self != NULL);

        bool processed = true;
 800419e:	2301      	movs	r3, #1
 80041a0:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	791b      	ldrb	r3, [r3, #4]
 80041a6:	2b07      	cmp	r3, #7
 80041a8:	d002      	beq.n	80041b0 <ush_read_service+0x1c>
 80041aa:	2b08      	cmp	r3, #8
 80041ac:	d004      	beq.n	80041b8 <ush_read_service+0x24>
 80041ae:	e00b      	b.n	80041c8 <ush_read_service+0x34>
        case USH_STATE_READ_PREPARE:
                ush_read_start(self);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f94f 	bl	8004454 <ush_read_start>
                break;
 80041b6:	e00a      	b.n	80041ce <ush_read_service+0x3a>
        case USH_STATE_READ_CHAR:
                *read = ush_read_char(self);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f80d 	bl	80041d8 <ush_read_char>
 80041be:	4603      	mov	r3, r0
 80041c0:	461a      	mov	r2, r3
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	701a      	strb	r2, [r3, #0]
                break;
 80041c6:	e002      	b.n	80041ce <ush_read_service+0x3a>
        default:
                processed = false;
 80041c8:	2300      	movs	r3, #0
 80041ca:	73fb      	strb	r3, [r7, #15]
                break;
 80041cc:	bf00      	nop
        }

        return processed;
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <ush_read_char>:

#include "inc/ush_internal.h"
#include "inc/ush_preconfig.h"

bool ush_read_char(struct ush_object *self)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        char ch;
        bool echo = true;
 80041e0:	2301      	movs	r3, #1
 80041e2:	73fb      	strb	r3, [r7, #15]

        if (self->desc->io->read(self, &ch) == 0)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f107 020e 	add.w	r2, r7, #14
 80041f0:	4611      	mov	r1, r2
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	4798      	blx	r3
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <ush_read_char+0x28>
                return false;
 80041fc:	2300      	movs	r3, #0
 80041fe:	e07a      	b.n	80042f6 <ush_read_char+0x11e>
        
        switch (ch) {
 8004200:	7bbb      	ldrb	r3, [r7, #14]
 8004202:	2b1b      	cmp	r3, #27
 8004204:	dc3a      	bgt.n	800427c <ush_read_char+0xa4>
 8004206:	2b03      	cmp	r3, #3
 8004208:	db64      	blt.n	80042d4 <ush_read_char+0xfc>
 800420a:	3b03      	subs	r3, #3
 800420c:	2b18      	cmp	r3, #24
 800420e:	d861      	bhi.n	80042d4 <ush_read_char+0xfc>
 8004210:	a201      	add	r2, pc, #4	@ (adr r2, 8004218 <ush_read_char+0x40>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	08004283 	.word	0x08004283
 800421c:	080042d5 	.word	0x080042d5
 8004220:	080042d5 	.word	0x080042d5
 8004224:	080042d5 	.word	0x080042d5
 8004228:	080042d5 	.word	0x080042d5
 800422c:	08004293 	.word	0x08004293
 8004230:	080042bd 	.word	0x080042bd
 8004234:	080042d5 	.word	0x080042d5
 8004238:	080042d5 	.word	0x080042d5
 800423c:	080042d5 	.word	0x080042d5
 8004240:	080042d5 	.word	0x080042d5
 8004244:	080042d5 	.word	0x080042d5
 8004248:	080042d5 	.word	0x080042d5
 800424c:	080042d5 	.word	0x080042d5
 8004250:	080042d5 	.word	0x080042d5
 8004254:	080042d5 	.word	0x080042d5
 8004258:	080042d5 	.word	0x080042d5
 800425c:	080042d5 	.word	0x080042d5
 8004260:	080042d5 	.word	0x080042d5
 8004264:	080042d5 	.word	0x080042d5
 8004268:	080042d5 	.word	0x080042d5
 800426c:	080042d5 	.word	0x080042d5
 8004270:	080042d5 	.word	0x080042d5
 8004274:	080042d5 	.word	0x080042d5
 8004278:	080042c9 	.word	0x080042c9
 800427c:	2b7f      	cmp	r3, #127	@ 0x7f
 800427e:	d008      	beq.n	8004292 <ush_read_char+0xba>
 8004280:	e028      	b.n	80042d4 <ush_read_char+0xfc>
        case '\x03':
                /* ctrl+c */
                ush_write_pointer(self, "^C", USH_STATE_RESET);
 8004282:	2200      	movs	r2, #0
 8004284:	491e      	ldr	r1, [pc, #120]	@ (8004300 <ush_read_char+0x128>)
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fc68 	bl	8004b5c <ush_write_pointer>
                echo = false;
 800428c:	2300      	movs	r3, #0
 800428e:	73fb      	strb	r3, [r7, #15]
                break;
 8004290:	e028      	b.n	80042e4 <ush_read_char+0x10c>
        case '\x08':
        case '\x7F':
                /* backspace */
                if (self->in_pos > 0) {
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00d      	beq.n	80042b6 <ush_read_char+0xde>
                        self->in_pos--;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	1e5a      	subs	r2, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	619a      	str	r2, [r3, #24]
                        self->desc->input_buffer[self->in_pos] = '\0';
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	4413      	add	r3, r2
 80042b0:	2200      	movs	r2, #0
 80042b2:	701a      	strb	r2, [r3, #0]
                } else {
                        echo = false;
                }
                break;
 80042b4:	e016      	b.n	80042e4 <ush_read_char+0x10c>
                        echo = false;
 80042b6:	2300      	movs	r3, #0
 80042b8:	73fb      	strb	r3, [r7, #15]
                break;
 80042ba:	e013      	b.n	80042e4 <ush_read_char+0x10c>
        case '\x09':
                /* tab */
#if USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE == 1      
                ush_autocomp_start(self);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7ff f886 	bl	80033ce <ush_autocomp_start>
#endif /* USH_CONFIG_ENABLE_FEATURE_AUTOCOMPLETE */
                echo = false;
 80042c2:	2300      	movs	r3, #0
 80042c4:	73fb      	strb	r3, [r7, #15]
                break;
 80042c6:	e00d      	b.n	80042e4 <ush_read_char+0x10c>
        case '\x1B':
                /* escape */
                self->ansi_escape_state = 1;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	615a      	str	r2, [r3, #20]
                echo = false;
 80042ce:	2300      	movs	r3, #0
 80042d0:	73fb      	strb	r3, [r7, #15]
                break;
 80042d2:	e007      	b.n	80042e4 <ush_read_char+0x10c>
        default:
                echo = ush_read_char_by_escape_state(self, ch);
 80042d4:	7bbb      	ldrb	r3, [r7, #14]
 80042d6:	4619      	mov	r1, r3
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f86e 	bl	80043ba <ush_read_char_by_escape_state>
 80042de:	4603      	mov	r3, r0
 80042e0:	73fb      	strb	r3, [r7, #15]
                break;
 80042e2:	bf00      	nop
        }

        if (echo != false)
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d004      	beq.n	80042f4 <ush_read_char+0x11c>
                ush_read_echo_service(self, ch);
 80042ea:	7bbb      	ldrb	r3, [r7, #14]
 80042ec:	4619      	mov	r1, r3
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f808 	bl	8004304 <ush_read_echo_service>
        
        return true;
 80042f4:	2301      	movs	r3, #1
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	0800ab04 	.word	0x0800ab04

08004304 <ush_read_echo_service>:
*/

#include "inc/ush_internal.h"

void ush_read_echo_service(struct ush_object *self, char ch)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	70fb      	strb	r3, [r7, #3]
        switch (ch) {
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	2b7f      	cmp	r3, #127	@ 0x7f
 8004314:	d017      	beq.n	8004346 <ush_read_echo_service+0x42>
 8004316:	2b7f      	cmp	r3, #127	@ 0x7f
 8004318:	dc2d      	bgt.n	8004376 <ush_read_echo_service+0x72>
 800431a:	2b08      	cmp	r3, #8
 800431c:	d013      	beq.n	8004346 <ush_read_echo_service+0x42>
 800431e:	2b0d      	cmp	r3, #13
 8004320:	d129      	bne.n	8004376 <ush_read_echo_service+0x72>
        case '\r':
                self->desc->output_buffer[0] = ch;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[1] = '\n';
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	3301      	adds	r3, #1
 8004334:	220a      	movs	r2, #10
 8004336:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[2] = '\0';
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	3302      	adds	r3, #2
 8004340:	2200      	movs	r2, #0
 8004342:	701a      	strb	r2, [r3, #0]
                break;
 8004344:	e023      	b.n	800438e <ush_read_echo_service+0x8a>
        case '\x08':
        case '\x7F':
                self->desc->output_buffer[0] = '\x08';
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	2208      	movs	r2, #8
 800434e:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[1] = ' ';
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	3301      	adds	r3, #1
 8004358:	2220      	movs	r2, #32
 800435a:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[2] = '\x08';
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	3302      	adds	r3, #2
 8004364:	2208      	movs	r2, #8
 8004366:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[3] = '\0';
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	3303      	adds	r3, #3
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
                break;
 8004374:	e00b      	b.n	800438e <ush_read_echo_service+0x8a>
        default:
                self->desc->output_buffer[0] = ch;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	701a      	strb	r2, [r3, #0]
                self->desc->output_buffer[1] = '\0';
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	3301      	adds	r3, #1
 8004388:	2200      	movs	r2, #0
 800438a:	701a      	strb	r2, [r3, #0]
                break;
 800438c:	bf00      	nop
        }

        ush_state_t next = (ch == '\r' || ch == '\n') ? USH_STATE_PARSE_PREPARE : USH_STATE_READ_CHAR;
 800438e:	78fb      	ldrb	r3, [r7, #3]
 8004390:	2b0d      	cmp	r3, #13
 8004392:	d002      	beq.n	800439a <ush_read_echo_service+0x96>
 8004394:	78fb      	ldrb	r3, [r7, #3]
 8004396:	2b0a      	cmp	r3, #10
 8004398:	d101      	bne.n	800439e <ush_read_echo_service+0x9a>
 800439a:	2309      	movs	r3, #9
 800439c:	e000      	b.n	80043a0 <ush_read_echo_service+0x9c>
 800439e:	2308      	movs	r3, #8
 80043a0:	73fb      	strb	r3, [r7, #15]
        ush_write_pointer(self, self->desc->output_buffer, next);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	7bfa      	ldrb	r2, [r7, #15]
 80043aa:	4619      	mov	r1, r3
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fbd5 	bl	8004b5c <ush_write_pointer>
}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <ush_read_char_by_escape_state>:

bool ush_read_char_by_escape_state(struct ush_object *self, char ch)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b085      	sub	sp, #20
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	70fb      	strb	r3, [r7, #3]
        bool echo = true;
 80043c6:	2301      	movs	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]

        if (self->ansi_escape_state == 0) {
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d11d      	bne.n	800440e <ush_read_char_by_escape_state+0x54>
                self->desc->input_buffer[self->in_pos++] = ch;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	1c58      	adds	r0, r3, #1
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	6188      	str	r0, [r1, #24]
 80043e2:	4413      	add	r3, r2
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	701a      	strb	r2, [r3, #0]
                if (self->in_pos >= self->desc->input_buffer_size)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699a      	ldr	r2, [r3, #24]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <ush_read_char_by_escape_state+0x42>
                        self->in_pos = 0;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	619a      	str	r2, [r3, #24]
                self->desc->input_buffer[self->in_pos] = '\0';
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	4413      	add	r3, r2
 8004408:	2200      	movs	r2, #0
 800440a:	701a      	strb	r2, [r3, #0]
 800440c:	e01c      	b.n	8004448 <ush_read_char_by_escape_state+0x8e>
        } else if (self->ansi_escape_state == 1) {
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d10f      	bne.n	8004436 <ush_read_char_by_escape_state+0x7c>
                /* normal or ctrl */
                if (ch == '\x5B' || ch == '\x4F') {
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	2b5b      	cmp	r3, #91	@ 0x5b
 800441a:	d002      	beq.n	8004422 <ush_read_char_by_escape_state+0x68>
 800441c:	78fb      	ldrb	r3, [r7, #3]
 800441e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004420:	d103      	bne.n	800442a <ush_read_char_by_escape_state+0x70>
                        self->ansi_escape_state = 2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2202      	movs	r2, #2
 8004426:	615a      	str	r2, [r3, #20]
 8004428:	e002      	b.n	8004430 <ush_read_char_by_escape_state+0x76>
                } else {
                        self->ansi_escape_state = 0;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	615a      	str	r2, [r3, #20]
                }
                echo = false;
 8004430:	2300      	movs	r3, #0
 8004432:	73fb      	strb	r3, [r7, #15]
 8004434:	e008      	b.n	8004448 <ush_read_char_by_escape_state+0x8e>
        } else if (self->ansi_escape_state == 2) {
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d104      	bne.n	8004448 <ush_read_char_by_escape_state+0x8e>
                } else if (ch == '\x43') {
                        /* right */
                } else if (ch == '\x44') {
                        /* left */
                }
                self->ansi_escape_state = 0;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	615a      	str	r2, [r3, #20]
                echo = false;
 8004444:	2300      	movs	r3, #0
 8004446:	73fb      	strb	r3, [r7, #15]
        }

        return echo;
 8004448:	7bfb      	ldrb	r3, [r7, #15]
}
 800444a:	4618      	mov	r0, r3
 800444c:	3714      	adds	r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <ush_read_start>:

void ush_read_start(struct ush_object *self)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        self->in_pos = 0;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	619a      	str	r2, [r3, #24]
        self->desc->input_buffer[self->in_pos] = '\0';
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	4413      	add	r3, r2
 800446e:	2200      	movs	r2, #0
 8004470:	701a      	strb	r2, [r3, #0]
        self->state = USH_STATE_READ_CHAR;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2208      	movs	r2, #8
 8004476:	711a      	strb	r2, [r3, #4]
        self->ansi_escape_state = 0;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	615a      	str	r2, [r3, #20]
}
 800447e:	bf00      	nop
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	bc80      	pop	{r7}
 8004486:	4770      	bx	lr

08004488 <ush_reset>:

        self->state = USH_STATE_RESET;
}

void ush_reset(struct ush_object *self)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);
        
        self->current_node = self->root;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	631a      	str	r2, [r3, #48]	@ 0x30
        ush_write_pointer(self, USH_NAME " " USH_VERSION "\r\n", USH_STATE_RESET_PROMPT);
 8004498:	2201      	movs	r2, #1
 800449a:	4904      	ldr	r1, [pc, #16]	@ (80044ac <ush_reset+0x24>)
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 fb5d 	bl	8004b5c <ush_write_pointer>
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	0800ab08 	.word	0x0800ab08

080044b0 <ush_reset_service>:

bool ush_reset_service(struct ush_object *self)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 80044b8:	2301      	movs	r3, #1
 80044ba:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	791b      	ldrb	r3, [r3, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d002      	beq.n	80044ca <ush_reset_service+0x1a>
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d006      	beq.n	80044d6 <ush_reset_service+0x26>
 80044c8:	e00a      	b.n	80044e0 <ush_reset_service+0x30>
        case USH_STATE_RESET:
                ush_write_pointer(self, "\r\n", USH_STATE_RESET_PROMPT);
 80044ca:	2201      	movs	r2, #1
 80044cc:	4908      	ldr	r1, [pc, #32]	@ (80044f0 <ush_reset_service+0x40>)
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fb44 	bl	8004b5c <ush_write_pointer>
                break;
 80044d4:	e007      	b.n	80044e6 <ush_reset_service+0x36>
        case USH_STATE_RESET_PROMPT:
                ush_prompt_start(self, USH_STATE_READ_PREPARE);
 80044d6:	2107      	movs	r1, #7
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f7ff fdf9 	bl	80040d0 <ush_prompt_start>
                break;
 80044de:	e002      	b.n	80044e6 <ush_reset_service+0x36>
        default:
                processed = false;
 80044e0:	2300      	movs	r3, #0
 80044e2:	73fb      	strb	r3, [r7, #15]
                break;
 80044e4:	bf00      	nop
        }

        return processed;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	0800ab18 	.word	0x0800ab18

080044f4 <ush_utils_join_path>:
#include "inc/ush_types.h"

#include <string.h>

void ush_utils_join_path(const char *in_path, const char *name, char *out_path)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
        USH_ASSERT(in_path != NULL);

        strcpy(out_path, in_path);
 8004500:	68f9      	ldr	r1, [r7, #12]
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f004 fefc 	bl	8009300 <strcpy>
        
        if (strcmp(out_path, "/") == 0) {
 8004508:	490f      	ldr	r1, [pc, #60]	@ (8004548 <ush_utils_join_path+0x54>)
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fb fe28 	bl	8000160 <strcmp>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d104      	bne.n	8004520 <ush_utils_join_path+0x2c>
                strcat(out_path, name);
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f004 fe7d 	bl	8009218 <strcat>
        } else {
                strcat(out_path, "/");
                strcat(out_path, name);
        }
}
 800451e:	e00f      	b.n	8004540 <ush_utils_join_path+0x4c>
                strcat(out_path, "/");
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7fb fe15 	bl	8000150 <strlen>
 8004526:	4603      	mov	r3, r0
 8004528:	461a      	mov	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	4906      	ldr	r1, [pc, #24]	@ (8004548 <ush_utils_join_path+0x54>)
 8004530:	461a      	mov	r2, r3
 8004532:	460b      	mov	r3, r1
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	8013      	strh	r3, [r2, #0]
                strcat(out_path, name);
 8004538:	68b9      	ldr	r1, [r7, #8]
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f004 fe6c 	bl	8009218 <strcat>
}
 8004540:	bf00      	nop
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	0800ab1c 	.word	0x0800ab1c

0800454c <ush_utils_get_collapse_path>:

void ush_utils_get_collapse_path(char *in_path, char *out_path)
{
 800454c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004550:	b091      	sub	sp, #68	@ 0x44
 8004552:	af00      	add	r7, sp, #0
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	466b      	mov	r3, sp
 800455a:	461e      	mov	r6, r3
        USH_ASSERT(in_path != NULL);
        USH_ASSERT(out_path != NULL);

        strcpy(out_path, in_path);
 800455c:	68f9      	ldr	r1, [r7, #12]
 800455e:	68b8      	ldr	r0, [r7, #8]
 8004560:	f004 fece 	bl	8009300 <strcpy>

        if (strcmp(in_path, "/") == 0)
 8004564:	497d      	ldr	r1, [pc, #500]	@ (800475c <ush_utils_get_collapse_path+0x210>)
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f7fb fdfa 	bl	8000160 <strcmp>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80ee 	beq.w	8004750 <ush_utils_get_collapse_path+0x204>
                return;

        size_t levels = ush_utils_get_path_levels_count(in_path);
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f92d 	bl	80047d4 <ush_utils_get_path_levels_count>
 800457a:	62b8      	str	r0, [r7, #40]	@ 0x28
        char *nodes[levels];
 800457c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800457e:	460b      	mov	r3, r1
 8004580:	3b01      	subs	r3, #1
 8004582:	627b      	str	r3, [r7, #36]	@ 0x24
 8004584:	2300      	movs	r3, #0
 8004586:	6039      	str	r1, [r7, #0]
 8004588:	607b      	str	r3, [r7, #4]
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	f04f 0300 	mov.w	r3, #0
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	0143      	lsls	r3, r0, #5
 8004596:	6838      	ldr	r0, [r7, #0]
 8004598:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800459c:	6838      	ldr	r0, [r7, #0]
 800459e:	0142      	lsls	r2, r0, #5
 80045a0:	2300      	movs	r3, #0
 80045a2:	468a      	mov	sl, r1
 80045a4:	469b      	mov	fp, r3
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	f04f 0300 	mov.w	r3, #0
 80045ae:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80045b2:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80045b6:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80045ba:	008b      	lsls	r3, r1, #2
 80045bc:	3307      	adds	r3, #7
 80045be:	08db      	lsrs	r3, r3, #3
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	ebad 0d03 	sub.w	sp, sp, r3
 80045c6:	466b      	mov	r3, sp
 80045c8:	3303      	adds	r3, #3
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	623b      	str	r3, [r7, #32]
        size_t index = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        int state = 0;
 80045d4:	2300      	movs	r3, #0
 80045d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        while (1) {
                char ch = *in_path;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	77fb      	strb	r3, [r7, #31]
                if (state == 0) {
 80045de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10b      	bne.n	80045fc <ush_utils_get_collapse_path+0xb0>
                        if (ch == '\0')
 80045e4:	7ffb      	ldrb	r3, [r7, #31]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d020      	beq.n	800462c <ush_utils_get_collapse_path+0xe0>
                                break;

                        if (ch == '/') {
 80045ea:	7ffb      	ldrb	r3, [r7, #31]
 80045ec:	2b2f      	cmp	r3, #47	@ 0x2f
 80045ee:	d119      	bne.n	8004624 <ush_utils_get_collapse_path+0xd8>
                                *in_path = '\0';
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	701a      	strb	r2, [r3, #0]
                                state = 1;
 80045f6:	2301      	movs	r3, #1
 80045f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045fa:	e013      	b.n	8004624 <ush_utils_get_collapse_path+0xd8>
                        }
                } else {
                        if (ch == '\0') {
 80045fc:	7ffb      	ldrb	r3, [r7, #31]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d107      	bne.n	8004612 <ush_utils_get_collapse_path+0xc6>
                                nodes[index++] = in_path;
 8004602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004608:	6a3a      	ldr	r2, [r7, #32]
 800460a:	68f9      	ldr	r1, [r7, #12]
 800460c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                break;
 8004610:	e00d      	b.n	800462e <ush_utils_get_collapse_path+0xe2>
                        }
                        nodes[index++] = in_path;
 8004612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004614:	1c5a      	adds	r2, r3, #1
 8004616:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004618:	6a3a      	ldr	r2, [r7, #32]
 800461a:	68f9      	ldr	r1, [r7, #12]
 800461c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                        state = 0;
 8004620:	2300      	movs	r3, #0
 8004622:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                in_path++;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	3301      	adds	r3, #1
 8004628:	60fb      	str	r3, [r7, #12]
        while (1) {
 800462a:	e7d5      	b.n	80045d8 <ush_utils_get_collapse_path+0x8c>
                                break;
 800462c:	bf00      	nop
        }

        char *nodes_out[levels];
 800462e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004630:	460b      	mov	r3, r1
 8004632:	3b01      	subs	r3, #1
 8004634:	61bb      	str	r3, [r7, #24]
 8004636:	2300      	movs	r3, #0
 8004638:	4688      	mov	r8, r1
 800463a:	4699      	mov	r9, r3
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	f04f 0300 	mov.w	r3, #0
 8004644:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8004648:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800464c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8004650:	2300      	movs	r3, #0
 8004652:	460c      	mov	r4, r1
 8004654:	461d      	mov	r5, r3
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	f04f 0300 	mov.w	r3, #0
 800465e:	016b      	lsls	r3, r5, #5
 8004660:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8004664:	0162      	lsls	r2, r4, #5
 8004666:	008b      	lsls	r3, r1, #2
 8004668:	3307      	adds	r3, #7
 800466a:	08db      	lsrs	r3, r3, #3
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	ebad 0d03 	sub.w	sp, sp, r3
 8004672:	466b      	mov	r3, sp
 8004674:	3303      	adds	r3, #3
 8004676:	089b      	lsrs	r3, r3, #2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	617b      	str	r3, [r7, #20]
        size_t count = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (size_t i = 0; i < index; i++) {
 8004680:	2300      	movs	r3, #0
 8004682:	633b      	str	r3, [r7, #48]	@ 0x30
 8004684:	e02d      	b.n	80046e2 <ush_utils_get_collapse_path+0x196>
                if (strcmp(nodes[i], "..") == 0) {
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800468a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800468e:	4934      	ldr	r1, [pc, #208]	@ (8004760 <ush_utils_get_collapse_path+0x214>)
 8004690:	4618      	mov	r0, r3
 8004692:	f7fb fd65 	bl	8000160 <strcmp>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d106      	bne.n	80046aa <ush_utils_get_collapse_path+0x15e>
                        if (count > 0)
 800469c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d019      	beq.n	80046d6 <ush_utils_get_collapse_path+0x18a>
                                count--;
 80046a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a4:	3b01      	subs	r3, #1
 80046a6:	637b      	str	r3, [r7, #52]	@ 0x34
                        continue;
 80046a8:	e015      	b.n	80046d6 <ush_utils_get_collapse_path+0x18a>
                } else if (strcmp(nodes[i], ".") == 0) {
 80046aa:	6a3b      	ldr	r3, [r7, #32]
 80046ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046b2:	492c      	ldr	r1, [pc, #176]	@ (8004764 <ush_utils_get_collapse_path+0x218>)
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7fb fd53 	bl	8000160 <strcmp>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00c      	beq.n	80046da <ush_utils_get_collapse_path+0x18e>
                        continue;
                }
                nodes_out[count++] = nodes[i];
 80046c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	637a      	str	r2, [r7, #52]	@ 0x34
 80046c6:	6a3a      	ldr	r2, [r7, #32]
 80046c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046ca:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80046d4:	e002      	b.n	80046dc <ush_utils_get_collapse_path+0x190>
                        continue;
 80046d6:	bf00      	nop
 80046d8:	e000      	b.n	80046dc <ush_utils_get_collapse_path+0x190>
                        continue;
 80046da:	bf00      	nop
        for (size_t i = 0; i < index; i++) {
 80046dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046de:	3301      	adds	r3, #1
 80046e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80046e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d3cd      	bcc.n	8004686 <ush_utils_get_collapse_path+0x13a>
        }

        out_path[0] = '\0';
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2200      	movs	r2, #0
 80046ee:	701a      	strb	r2, [r3, #0]
        if (count == 0) {
 80046f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10c      	bne.n	8004710 <ush_utils_get_collapse_path+0x1c4>
                strcat(out_path, "/");
 80046f6:	68b8      	ldr	r0, [r7, #8]
 80046f8:	f7fb fd2a 	bl	8000150 <strlen>
 80046fc:	4603      	mov	r3, r0
 80046fe:	461a      	mov	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	4413      	add	r3, r2
 8004704:	4915      	ldr	r1, [pc, #84]	@ (800475c <ush_utils_get_collapse_path+0x210>)
 8004706:	461a      	mov	r2, r3
 8004708:	460b      	mov	r3, r1
 800470a:	881b      	ldrh	r3, [r3, #0]
 800470c:	8013      	strh	r3, [r2, #0]
                return;
 800470e:	e01f      	b.n	8004750 <ush_utils_get_collapse_path+0x204>
        }

        for (size_t i = 0; i < count; i++) {
 8004710:	2300      	movs	r3, #0
 8004712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004714:	e016      	b.n	8004744 <ush_utils_get_collapse_path+0x1f8>
                strcat(out_path, "/");
 8004716:	68b8      	ldr	r0, [r7, #8]
 8004718:	f7fb fd1a 	bl	8000150 <strlen>
 800471c:	4603      	mov	r3, r0
 800471e:	461a      	mov	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4413      	add	r3, r2
 8004724:	490d      	ldr	r1, [pc, #52]	@ (800475c <ush_utils_get_collapse_path+0x210>)
 8004726:	461a      	mov	r2, r3
 8004728:	460b      	mov	r3, r1
 800472a:	881b      	ldrh	r3, [r3, #0]
 800472c:	8013      	strh	r3, [r2, #0]
                strcat(out_path, nodes_out[i]);
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004736:	4619      	mov	r1, r3
 8004738:	68b8      	ldr	r0, [r7, #8]
 800473a:	f004 fd6d 	bl	8009218 <strcat>
        for (size_t i = 0; i < count; i++) {
 800473e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004740:	3301      	adds	r3, #1
 8004742:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004748:	429a      	cmp	r2, r3
 800474a:	d3e4      	bcc.n	8004716 <ush_utils_get_collapse_path+0x1ca>
 800474c:	46b5      	mov	sp, r6
 800474e:	e000      	b.n	8004752 <ush_utils_get_collapse_path+0x206>
                return;
 8004750:	46b5      	mov	sp, r6
        }
}
 8004752:	3744      	adds	r7, #68	@ 0x44
 8004754:	46bd      	mov	sp, r7
 8004756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475a:	bf00      	nop
 800475c:	0800ab1c 	.word	0x0800ab1c
 8004760:	0800ab20 	.word	0x0800ab20
 8004764:	0800ab24 	.word	0x0800ab24

08004768 <ush_utils_get_path_level>:

void ush_utils_get_path_level(size_t level, const char *in_path, char *out_path)
{
 8004768:	b480      	push	{r7}
 800476a:	b087      	sub	sp, #28
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
        USH_ASSERT(in_path != NULL);
        USH_ASSERT(out_path != NULL);
        
        if (level == 0) {
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d106      	bne.n	8004788 <ush_utils_get_path_level+0x20>
                strcpy(out_path, "/");
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4914      	ldr	r1, [pc, #80]	@ (80047d0 <ush_utils_get_path_level+0x68>)
 800477e:	461a      	mov	r2, r3
 8004780:	460b      	mov	r3, r1
 8004782:	881b      	ldrh	r3, [r3, #0]
 8004784:	8013      	strh	r3, [r2, #0]
                return;
 8004786:	e01e      	b.n	80047c6 <ush_utils_get_path_level+0x5e>
        }

        size_t i = 1;
 8004788:	2301      	movs	r3, #1
 800478a:	617b      	str	r3, [r7, #20]
        while ((i <= level) && (*in_path != '\0')) {
 800478c:	e010      	b.n	80047b0 <ush_utils_get_path_level+0x48>
                *out_path = *in_path;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	781a      	ldrb	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	701a      	strb	r2, [r3, #0]
                out_path++;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3301      	adds	r3, #1
 800479a:	607b      	str	r3, [r7, #4]
                in_path++;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	3301      	adds	r3, #1
 80047a0:	60bb      	str	r3, [r7, #8]
                if (*in_path == '/')
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80047a8:	d102      	bne.n	80047b0 <ush_utils_get_path_level+0x48>
                        i++;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	3301      	adds	r3, #1
 80047ae:	617b      	str	r3, [r7, #20]
        while ((i <= level) && (*in_path != '\0')) {
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d803      	bhi.n	80047c0 <ush_utils_get_path_level+0x58>
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1e6      	bne.n	800478e <ush_utils_get_path_level+0x26>
        }
        *out_path = '\0';
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	701a      	strb	r2, [r3, #0]
}
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	0800ab1c 	.word	0x0800ab1c

080047d4 <ush_utils_get_path_levels_count>:

size_t ush_utils_get_path_levels_count(const char *path)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
        USH_ASSERT(path != NULL);

        if (strcmp(path, "/") == 0)
 80047dc:	4912      	ldr	r1, [pc, #72]	@ (8004828 <ush_utils_get_path_levels_count+0x54>)
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fb fcbe 	bl	8000160 <strcmp>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <ush_utils_get_path_levels_count+0x1a>
                return 0;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e017      	b.n	800481e <ush_utils_get_path_levels_count+0x4a>
        
        if (*path == '\0')
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <ush_utils_get_path_levels_count+0x26>
                return 0;
 80047f6:	2300      	movs	r3, #0
 80047f8:	e011      	b.n	800481e <ush_utils_get_path_levels_count+0x4a>

        size_t count = 1;
 80047fa:	2301      	movs	r3, #1
 80047fc:	60fb      	str	r3, [r7, #12]
        while (*path) {
 80047fe:	e009      	b.n	8004814 <ush_utils_get_path_levels_count+0x40>
                path++;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3301      	adds	r3, #1
 8004804:	607b      	str	r3, [r7, #4]
                if (*path == '/')
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	2b2f      	cmp	r3, #47	@ 0x2f
 800480c:	d102      	bne.n	8004814 <ush_utils_get_path_levels_count+0x40>
                        count++;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	3301      	adds	r3, #1
 8004812:	60fb      	str	r3, [r7, #12]
        while (*path) {
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1f1      	bne.n	8004800 <ush_utils_get_path_levels_count+0x2c>
        }

        return count;
 800481c:	68fb      	ldr	r3, [r7, #12]
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	0800ab1c 	.word	0x0800ab1c

0800482c <ush_utils_path_upper>:

void ush_utils_path_upper(char *path)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
        USH_ASSERT(path != NULL);

        size_t len = strlen(path);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7fb fc8b 	bl	8000150 <strlen>
 800483a:	60f8      	str	r0, [r7, #12]
        
        if (len == 1) {
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d11d      	bne.n	800487e <ush_utils_path_upper+0x52>
                path[0] = '\0';
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	701a      	strb	r2, [r3, #0]
                return;
 8004848:	e01c      	b.n	8004884 <ush_utils_path_upper+0x58>
        }

        while (len > 0) {
                len--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	3b01      	subs	r3, #1
 800484e:	60fb      	str	r3, [r7, #12]
                if (path[len] != '/')
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4413      	add	r3, r2
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	2b2f      	cmp	r3, #47	@ 0x2f
 800485a:	d000      	beq.n	800485e <ush_utils_path_upper+0x32>
                        continue;
 800485c:	e00f      	b.n	800487e <ush_utils_path_upper+0x52>

                if (len == 0) {
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d106      	bne.n	8004872 <ush_utils_path_upper+0x46>
                        path[len + 1] = '\0';
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	3301      	adds	r3, #1
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	4413      	add	r3, r2
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
                } else {
                        path[len] = '\0';
                }
                break;
 8004870:	e008      	b.n	8004884 <ush_utils_path_upper+0x58>
                        path[len] = '\0';
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	4413      	add	r3, r2
 8004878:	2200      	movs	r2, #0
 800487a:	701a      	strb	r2, [r3, #0]
                break;
 800487c:	e002      	b.n	8004884 <ush_utils_path_upper+0x58>
        while (len > 0) {
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1e2      	bne.n	800484a <ush_utils_path_upper+0x1e>
        }
}
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <ush_utils_path_last>:

char* ush_utils_path_last(const char *in_path)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b086      	sub	sp, #24
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
        USH_ASSERT(in_path != NULL);

        size_t len = strlen(in_path);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f7fb fc5c 	bl	8000150 <strlen>
 8004898:	60f8      	str	r0, [r7, #12]
        size_t i = len;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	617b      	str	r3, [r7, #20]

        char *out = (char*)in_path;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	613b      	str	r3, [r7, #16]

        if (len == 1) 
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d111      	bne.n	80048cc <ush_utils_path_last+0x42>
                return out;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	e013      	b.n	80048d4 <ush_utils_path_last+0x4a>

        while (i > 0) {
                i--;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	3b01      	subs	r3, #1
 80048b0:	617b      	str	r3, [r7, #20]
                if (in_path[i] != '/')
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	4413      	add	r3, r2
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	2b2f      	cmp	r3, #47	@ 0x2f
 80048bc:	d000      	beq.n	80048c0 <ush_utils_path_last+0x36>
                        continue;
 80048be:	e005      	b.n	80048cc <ush_utils_path_last+0x42>

                out = (char*)&in_path[i + 1];
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	3301      	adds	r3, #1
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	4413      	add	r3, r2
 80048c8:	613b      	str	r3, [r7, #16]
                break;
 80048ca:	e002      	b.n	80048d2 <ush_utils_path_last+0x48>
        while (i > 0) {
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1ec      	bne.n	80048ac <ush_utils_path_last+0x22>
        }

        return out;
 80048d2:	693b      	ldr	r3, [r7, #16]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <ush_utils_get_last_arg>:

char* ush_utils_get_last_arg(const char *input)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
        USH_ASSERT(input != NULL);

        size_t len = strlen(input);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f7fb fc33 	bl	8000150 <strlen>
 80048ea:	60f8      	str	r0, [r7, #12]

        if (len == 0)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <ush_utils_get_last_arg+0x1a>
                return (char*)input;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	e021      	b.n	800493a <ush_utils_get_last_arg+0x5e>
        
        len--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	60fb      	str	r3, [r7, #12]
        if (input[len] == ' ')
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	4413      	add	r3, r2
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b20      	cmp	r3, #32
 8004906:	d114      	bne.n	8004932 <ush_utils_get_last_arg+0x56>
                return (char*)&input[len + 1];
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	3301      	adds	r3, #1
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	4413      	add	r3, r2
 8004910:	e013      	b.n	800493a <ush_utils_get_last_arg+0x5e>

        while (len > 0) {
                char ch = input[len];
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	4413      	add	r3, r2
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	72fb      	strb	r3, [r7, #11]
                if (ch == ' ')
 800491c:	7afb      	ldrb	r3, [r7, #11]
 800491e:	2b20      	cmp	r3, #32
 8004920:	d104      	bne.n	800492c <ush_utils_get_last_arg+0x50>
                        return (char*)&input[len + 1];
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	3301      	adds	r3, #1
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	4413      	add	r3, r2
 800492a:	e006      	b.n	800493a <ush_utils_get_last_arg+0x5e>
                len--;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3b01      	subs	r3, #1
 8004930:	60fb      	str	r3, [r7, #12]
        while (len > 0) {
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1ec      	bne.n	8004912 <ush_utils_get_last_arg+0x36>
        }

        return (char*)input;
 8004938:	687b      	ldr	r3, [r7, #4]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <ush_utils_startswith>:

bool ush_utils_startswith(const char *input, char *prefix)
{       
 8004942:	b580      	push	{r7, lr}
 8004944:	b082      	sub	sp, #8
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
 800494a:	6039      	str	r1, [r7, #0]
        return (strncmp(prefix, input, strlen(prefix)) == 0) ? true : false;
 800494c:	6838      	ldr	r0, [r7, #0]
 800494e:	f7fb fbff 	bl	8000150 <strlen>
 8004952:	4603      	mov	r3, r0
 8004954:	461a      	mov	r2, r3
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	6838      	ldr	r0, [r7, #0]
 800495a:	f004 fc6c 	bl	8009236 <strncmp>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
	...

08004974 <ush_utils_get_status_string>:

const char* ush_utils_get_status_string(ush_status_t status)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	71fb      	strb	r3, [r7, #7]
        USH_ASSERT(status < USH_STATUS__TOTAL_NUM);

        switch (status) {
 800497e:	79fb      	ldrb	r3, [r7, #7]
 8004980:	2b0c      	cmp	r3, #12
 8004982:	d837      	bhi.n	80049f4 <ush_utils_get_status_string+0x80>
 8004984:	a201      	add	r2, pc, #4	@ (adr r2, 800498c <ush_utils_get_status_string+0x18>)
 8004986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498a:	bf00      	nop
 800498c:	080049c1 	.word	0x080049c1
 8004990:	080049c5 	.word	0x080049c5
 8004994:	080049c9 	.word	0x080049c9
 8004998:	080049cd 	.word	0x080049cd
 800499c:	080049d1 	.word	0x080049d1
 80049a0:	080049d5 	.word	0x080049d5
 80049a4:	080049d9 	.word	0x080049d9
 80049a8:	080049dd 	.word	0x080049dd
 80049ac:	080049e1 	.word	0x080049e1
 80049b0:	080049e5 	.word	0x080049e5
 80049b4:	080049e9 	.word	0x080049e9
 80049b8:	080049ed 	.word	0x080049ed
 80049bc:	080049f1 	.word	0x080049f1
        case USH_STATUS_OK:
                return USH_CONFIG_TRANSLATION_OK;
 80049c0:	4b10      	ldr	r3, [pc, #64]	@ (8004a04 <ush_utils_get_status_string+0x90>)
 80049c2:	e019      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_NODE_NOT_FOUND:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_DIRECTORY_NOT_FOUND;
 80049c4:	4b10      	ldr	r3, [pc, #64]	@ (8004a08 <ush_utils_get_status_string+0x94>)
 80049c6:	e017      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_NODE_WITH_CHILDS:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_NESTED_DIRECTORIES_EXIST;
 80049c8:	4b10      	ldr	r3, [pc, #64]	@ (8004a0c <ush_utils_get_status_string+0x98>)
 80049ca:	e015      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_NODE_WITHOUT_PARENT:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_CANNOT_FIND_PARENT_NODE;
 80049cc:	4b10      	ldr	r3, [pc, #64]	@ (8004a10 <ush_utils_get_status_string+0x9c>)
 80049ce:	e013      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_NODE_ALREADY_MOUNTED:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_DIRECTORY_ALREADY_MOUNTED;
 80049d0:	4b10      	ldr	r3, [pc, #64]	@ (8004a14 <ush_utils_get_status_string+0xa0>)
 80049d2:	e011      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_COMMAND_SYNTAX_ERROR:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_SYNTAX_ERROR;
 80049d4:	4b10      	ldr	r3, [pc, #64]	@ (8004a18 <ush_utils_get_status_string+0xa4>)
 80049d6:	e00f      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_WRONG_ARGUMENTS;
 80049d8:	4b10      	ldr	r3, [pc, #64]	@ (8004a1c <ush_utils_get_status_string+0xa8>)
 80049da:	e00d      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_NOT_EXECUTABLE:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_FILE_NOT_EXECUTABLE;
 80049dc:	4b10      	ldr	r3, [pc, #64]	@ (8004a20 <ush_utils_get_status_string+0xac>)
 80049de:	e00b      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_NOT_WRITABLE:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_FILE_NOT_WRITABLE;
 80049e0:	4b10      	ldr	r3, [pc, #64]	@ (8004a24 <ush_utils_get_status_string+0xb0>)
 80049e2:	e009      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_NOT_READABLE:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_FILE_NOT_READABLE;
 80049e4:	4b10      	ldr	r3, [pc, #64]	@ (8004a28 <ush_utils_get_status_string+0xb4>)
 80049e6:	e007      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_NO_HELP:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_NO_HELP_AVAILABLE;
 80049e8:	4b10      	ldr	r3, [pc, #64]	@ (8004a2c <ush_utils_get_status_string+0xb8>)
 80049ea:	e005      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_NOT_FOUND:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_FILE_NOT_FOUND;
 80049ec:	4b10      	ldr	r3, [pc, #64]	@ (8004a30 <ush_utils_get_status_string+0xbc>)
 80049ee:	e003      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        case USH_STATUS_ERROR_FILE_READ_ONLY:
                return USH_CONFIG_TRANSLATION_ERROR ": " USH_CONFIG_TRANSLATION_READ_ONLY_FILE;
 80049f0:	4b10      	ldr	r3, [pc, #64]	@ (8004a34 <ush_utils_get_status_string+0xc0>)
 80049f2:	e001      	b.n	80049f8 <ush_utils_get_status_string+0x84>
        default:
                break;
 80049f4:	bf00      	nop
        }

        return USH_CONFIG_TRANSLATION_ERROR;
 80049f6:	4b10      	ldr	r3, [pc, #64]	@ (8004a38 <ush_utils_get_status_string+0xc4>)
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	0800ab28 	.word	0x0800ab28
 8004a08:	0800ab2c 	.word	0x0800ab2c
 8004a0c:	0800ab48 	.word	0x0800ab48
 8004a10:	0800ab68 	.word	0x0800ab68
 8004a14:	0800ab88 	.word	0x0800ab88
 8004a18:	0800abac 	.word	0x0800abac
 8004a1c:	0800abc0 	.word	0x0800abc0
 8004a20:	0800abd8 	.word	0x0800abd8
 8004a24:	0800abf4 	.word	0x0800abf4
 8004a28:	0800ac10 	.word	0x0800ac10
 8004a2c:	0800ac2c 	.word	0x0800ac2c
 8004a30:	0800ac48 	.word	0x0800ac48
 8004a34:	0800ac60 	.word	0x0800ac60
 8004a38:	0800ac78 	.word	0x0800ac78

08004a3c <hex_to_dec>:
{
        return ((ch >= 0x20) && (ch <= 0x7E));
}

static uint8_t hex_to_dec(char ch)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	71fb      	strb	r3, [r7, #7]
        if (ch >= '0' && ch <= '9') {
 8004a46:	79fb      	ldrb	r3, [r7, #7]
 8004a48:	2b2f      	cmp	r3, #47	@ 0x2f
 8004a4a:	d906      	bls.n	8004a5a <hex_to_dec+0x1e>
 8004a4c:	79fb      	ldrb	r3, [r7, #7]
 8004a4e:	2b39      	cmp	r3, #57	@ 0x39
 8004a50:	d803      	bhi.n	8004a5a <hex_to_dec+0x1e>
                return (uint8_t)(ch - '0');
 8004a52:	79fb      	ldrb	r3, [r7, #7]
 8004a54:	3b30      	subs	r3, #48	@ 0x30
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	e014      	b.n	8004a84 <hex_to_dec+0x48>
        } else if (ch >= 'A' && ch <= 'F') {
 8004a5a:	79fb      	ldrb	r3, [r7, #7]
 8004a5c:	2b40      	cmp	r3, #64	@ 0x40
 8004a5e:	d906      	bls.n	8004a6e <hex_to_dec+0x32>
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	2b46      	cmp	r3, #70	@ 0x46
 8004a64:	d803      	bhi.n	8004a6e <hex_to_dec+0x32>
                return (uint8_t)(ch - 'A') + 10;
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	3b37      	subs	r3, #55	@ 0x37
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	e00a      	b.n	8004a84 <hex_to_dec+0x48>
        } else if (ch >= 'a' && ch <= 'f') {
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	2b60      	cmp	r3, #96	@ 0x60
 8004a72:	d906      	bls.n	8004a82 <hex_to_dec+0x46>
 8004a74:	79fb      	ldrb	r3, [r7, #7]
 8004a76:	2b66      	cmp	r3, #102	@ 0x66
 8004a78:	d803      	bhi.n	8004a82 <hex_to_dec+0x46>
                return (uint8_t)(ch - 'a') + 10;
 8004a7a:	79fb      	ldrb	r3, [r7, #7]
 8004a7c:	3b57      	subs	r3, #87	@ 0x57
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	e000      	b.n	8004a84 <hex_to_dec+0x48>
        }
        return 0;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <ush_utils_decode_ascii>:

size_t ush_utils_decode_ascii(char *input, uint8_t *output, size_t max_size)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b088      	sub	sp, #32
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
        char ch;
        int state = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
        uint8_t val;
        size_t ret_size = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	617b      	str	r3, [r7, #20]

        while ((*input != '\0') && (ret_size < max_size)) {
 8004aa2:	e04e      	b.n	8004b42 <ush_utils_decode_ascii+0xb4>
                ch = *input;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	74fb      	strb	r3, [r7, #19]

                if (state == 0) {
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10e      	bne.n	8004ace <ush_utils_decode_ascii+0x40>
                        switch (ch) {
 8004ab0:	7cfb      	ldrb	r3, [r7, #19]
 8004ab2:	2b5c      	cmp	r3, #92	@ 0x5c
 8004ab4:	d102      	bne.n	8004abc <ush_utils_decode_ascii+0x2e>
                        case '\\':
                                state = 1;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	61fb      	str	r3, [r7, #28]
                                break;
 8004aba:	e03f      	b.n	8004b3c <ush_utils_decode_ascii+0xae>
                        default:
                                *output++ = ch;
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	60ba      	str	r2, [r7, #8]
 8004ac2:	7cfa      	ldrb	r2, [r7, #19]
 8004ac4:	701a      	strb	r2, [r3, #0]
                                ret_size++;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	617b      	str	r3, [r7, #20]
                                break;
 8004acc:	e036      	b.n	8004b3c <ush_utils_decode_ascii+0xae>
                        }
                } else if (state == 1) {
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d110      	bne.n	8004af6 <ush_utils_decode_ascii+0x68>
                        switch (ch) {
 8004ad4:	7cfb      	ldrb	r3, [r7, #19]
 8004ad6:	2b78      	cmp	r3, #120	@ 0x78
 8004ad8:	d102      	bne.n	8004ae0 <ush_utils_decode_ascii+0x52>
                        case 'x':
                                state = 2;
 8004ada:	2302      	movs	r3, #2
 8004adc:	61fb      	str	r3, [r7, #28]
                                break;
 8004ade:	e02d      	b.n	8004b3c <ush_utils_decode_ascii+0xae>
                        default:
                                *output++ = ch;
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	1c5a      	adds	r2, r3, #1
 8004ae4:	60ba      	str	r2, [r7, #8]
 8004ae6:	7cfa      	ldrb	r2, [r7, #19]
 8004ae8:	701a      	strb	r2, [r3, #0]
                                ret_size++;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	3301      	adds	r3, #1
 8004aee:	617b      	str	r3, [r7, #20]
                                state = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	61fb      	str	r3, [r7, #28]
                                break;
 8004af4:	e022      	b.n	8004b3c <ush_utils_decode_ascii+0xae>
                        }
                } else if (state == 2) {
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d109      	bne.n	8004b10 <ush_utils_decode_ascii+0x82>
                        val = hex_to_dec(ch) << 4;
 8004afc:	7cfb      	ldrb	r3, [r7, #19]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff ff9c 	bl	8004a3c <hex_to_dec>
 8004b04:	4603      	mov	r3, r0
 8004b06:	011b      	lsls	r3, r3, #4
 8004b08:	76fb      	strb	r3, [r7, #27]
                        state = 3;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e015      	b.n	8004b3c <ush_utils_decode_ascii+0xae>
                } else if (state == 3) {
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	d112      	bne.n	8004b3c <ush_utils_decode_ascii+0xae>
                        val |= hex_to_dec(ch);
 8004b16:	7cfb      	ldrb	r3, [r7, #19]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7ff ff8f 	bl	8004a3c <hex_to_dec>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	461a      	mov	r2, r3
 8004b22:	7efb      	ldrb	r3, [r7, #27]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	76fb      	strb	r3, [r7, #27]
                        *output++ = val;
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	60ba      	str	r2, [r7, #8]
 8004b2e:	7efa      	ldrb	r2, [r7, #27]
 8004b30:	701a      	strb	r2, [r3, #0]
                        ret_size++;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	3301      	adds	r3, #1
 8004b36:	617b      	str	r3, [r7, #20]
                        state = 0;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
                }
                
                input++;                
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	60fb      	str	r3, [r7, #12]
        while ((*input != '\0') && (ret_size < max_size)) {
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <ush_utils_decode_ascii+0xc4>
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d3a8      	bcc.n	8004aa4 <ush_utils_decode_ascii+0x16>
        }

        return ret_size;
 8004b52:	697b      	ldr	r3, [r7, #20]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3720      	adds	r7, #32
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <ush_write_pointer>:
#include "inc/ush_preconfig.h"

#include <string.h>

void ush_write_pointer(struct ush_object *self, char *text, ush_state_t write_next_state)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	4613      	mov	r3, r2
 8004b68:	71fb      	strb	r3, [r7, #7]
        USH_ASSERT(self != NULL);
        USH_ASSERT(text != NULL);
        USH_ASSERT(write_next_state < USH_STATE__TOTAL_NUM);
        
        ush_write_pointer_bin(self, (uint8_t*)text, strlen(text), write_next_state);
 8004b6a:	68b8      	ldr	r0, [r7, #8]
 8004b6c:	f7fb faf0 	bl	8000150 <strlen>
 8004b70:	4602      	mov	r2, r0
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f81a 	bl	8004bb0 <ush_write_pointer_bin>
}
 8004b7c:	bf00      	nop
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <ush_write_service>:

bool ush_write_service(struct ush_object *self)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        bool processed = true;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	791b      	ldrb	r3, [r3, #4]
 8004b94:	2b0d      	cmp	r3, #13
 8004b96:	d103      	bne.n	8004ba0 <ush_write_service+0x1c>
        case USH_STATE_WRITE_CHAR:
                ush_write_char(self);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 f824 	bl	8004be6 <ush_write_char>
                break;
 8004b9e:	e002      	b.n	8004ba6 <ush_write_service+0x22>
        default:
                processed = false;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	73fb      	strb	r3, [r7, #15]
                break;
 8004ba4:	bf00      	nop
        }

        return processed;
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <ush_write_pointer_bin>:

#include "inc/ush_internal.h"
#include "inc/ush_preconfig.h"

void ush_write_pointer_bin(struct ush_object *self, uint8_t *data, size_t data_size, ush_state_t write_next_state)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	70fb      	strb	r3, [r7, #3]
        USH_ASSERT(self != NULL);
        USH_ASSERT(data != NULL);
        USH_ASSERT(write_next_state < USH_STATE__TOTAL_NUM);
        
        self->write_pos = 0;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	611a      	str	r2, [r3, #16]
        self->write_size = data_size;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	60da      	str	r2, [r3, #12]
        self->write_buf = (char*)data;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	609a      	str	r2, [r3, #8]

        self->state = USH_STATE_WRITE_CHAR;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	220d      	movs	r2, #13
 8004bd4:	711a      	strb	r2, [r3, #4]
        self->write_next_state = write_next_state;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	78fa      	ldrb	r2, [r7, #3]
 8004bda:	715a      	strb	r2, [r3, #5]
}
 8004bdc:	bf00      	nop
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bc80      	pop	{r7}
 8004be4:	4770      	bx	lr

08004be6 <ush_write_char>:

void ush_write_char(struct ush_object *self)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b084      	sub	sp, #16
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
        USH_ASSERT(self != NULL);

        if (self->write_pos >= self->write_size) {
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691a      	ldr	r2, [r3, #16]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d304      	bcc.n	8004c04 <ush_write_char+0x1e>
                self->state = self->write_next_state;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	795a      	ldrb	r2, [r3, #5]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	711a      	strb	r2, [r3, #4]
                return;
 8004c02:	e018      	b.n	8004c36 <ush_write_char+0x50>
        }

        char ch = self->write_buf[self->write_pos];
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	73fb      	strb	r3, [r7, #15]

        if (self->desc->io->write(self, ch) == 0)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	7bfa      	ldrb	r2, [r7, #15]
 8004c1c:	4611      	mov	r1, r2
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	4798      	blx	r3
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <ush_write_char+0x4e>
                return;
        
        self->write_pos++;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	611a      	str	r2, [r3, #16]
 8004c32:	e000      	b.n	8004c36 <ush_write_char+0x50>
                return;
 8004c34:	bf00      	nop
}
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <int_to_str>:
#include <stdio.h>
#include "bmp280.h"


// Helper function to convert integer to string
static void int_to_str(int32_t value, char* str) {
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
    // Handle negative numbers
    if (value < 0) {
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	da07      	bge.n	8004c5c <int_to_str+0x20>
        *str++ = '-';
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	603a      	str	r2, [r7, #0]
 8004c52:	222d      	movs	r2, #45	@ 0x2d
 8004c54:	701a      	strb	r2, [r3, #0]
        value = -value;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	425b      	negs	r3, r3
 8004c5a:	607b      	str	r3, [r7, #4]
    }

    // Find length by dividing repeatedly by 10
    int32_t temp = value;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	60fb      	str	r3, [r7, #12]
    int len = 0;
 8004c60:	2300      	movs	r3, #0
 8004c62:	60bb      	str	r3, [r7, #8]
    do {
        len++;
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	3301      	adds	r3, #1
 8004c68:	60bb      	str	r3, [r7, #8]
        temp /= 10;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cdc <int_to_str+0xa0>)
 8004c6e:	fb82 1203 	smull	r1, r2, r2, r3
 8004c72:	1092      	asrs	r2, r2, #2
 8004c74:	17db      	asrs	r3, r3, #31
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	60fb      	str	r3, [r7, #12]
    } while (temp > 0);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	dcf1      	bgt.n	8004c64 <int_to_str+0x28>

    // Add null terminator
    str[len] = '\0';
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	4413      	add	r3, r2
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]

    // Fill in digits from right to left
    while (len > 0) {
 8004c8a:	e01d      	b.n	8004cc8 <int_to_str+0x8c>
        str[--len] = '0' + (value % 10);
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	4b13      	ldr	r3, [pc, #76]	@ (8004cdc <int_to_str+0xa0>)
 8004c90:	fb83 1302 	smull	r1, r3, r3, r2
 8004c94:	1099      	asrs	r1, r3, #2
 8004c96:	17d3      	asrs	r3, r2, #31
 8004c98:	1ac9      	subs	r1, r1, r3
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	1ad1      	subs	r1, r2, r3
 8004ca4:	b2ca      	uxtb	r2, r1
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	60bb      	str	r3, [r7, #8]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	6839      	ldr	r1, [r7, #0]
 8004cb0:	440b      	add	r3, r1
 8004cb2:	3230      	adds	r2, #48	@ 0x30
 8004cb4:	b2d2      	uxtb	r2, r2
 8004cb6:	701a      	strb	r2, [r3, #0]
        value /= 10;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a08      	ldr	r2, [pc, #32]	@ (8004cdc <int_to_str+0xa0>)
 8004cbc:	fb82 1203 	smull	r1, r2, r2, r3
 8004cc0:	1092      	asrs	r2, r2, #2
 8004cc2:	17db      	asrs	r3, r3, #31
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	607b      	str	r3, [r7, #4]
    while (len > 0) {
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	dcde      	bgt.n	8004c8c <int_to_str+0x50>
    }
}
 8004cce:	bf00      	nop
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	66666667 	.word	0x66666667

08004ce0 <cmd_read_pressure_callback>:

static void cmd_read_pressure_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b09e      	sub	sp, #120	@ 0x78
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	603b      	str	r3, [r7, #0]
    if (argc != 1) {
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d004      	beq.n	8004cfe <cmd_read_pressure_callback+0x1e>
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8004cf4:	2106      	movs	r1, #6
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7fe f9f4 	bl	80030e4 <ush_print_status>
 8004cfc:	e078      	b.n	8004df0 <cmd_read_pressure_callback+0x110>
        return;
    }

    float pressure = BMP280_ReadPressure();
 8004cfe:	f7fc fc75 	bl	80015ec <BMP280_ReadPressure>
 8004d02:	6778      	str	r0, [r7, #116]	@ 0x74
    int32_t pressure_whole = (int32_t)(pressure / 100);
 8004d04:	493c      	ldr	r1, [pc, #240]	@ (8004df8 <cmd_read_pressure_callback+0x118>)
 8004d06:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004d08:	f7fc f8b2 	bl	8000e70 <__aeabi_fdiv>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fc f94a 	bl	8000fa8 <__aeabi_f2iz>
 8004d14:	4603      	mov	r3, r0
 8004d16:	673b      	str	r3, [r7, #112]	@ 0x70
    int32_t pressure_decimal = (int32_t)(pressure) % 100;
 8004d18:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004d1a:	f7fc f945 	bl	8000fa8 <__aeabi_f2iz>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	4a36      	ldr	r2, [pc, #216]	@ (8004dfc <cmd_read_pressure_callback+0x11c>)
 8004d22:	fb82 1203 	smull	r1, r2, r2, r3
 8004d26:	1151      	asrs	r1, r2, #5
 8004d28:	17da      	asrs	r2, r3, #31
 8004d2a:	1a8a      	subs	r2, r1, r2
 8004d2c:	2164      	movs	r1, #100	@ 0x64
 8004d2e:	fb01 f202 	mul.w	r2, r1, r2
 8004d32:	1a9b      	subs	r3, r3, r2
 8004d34:	66fb      	str	r3, [r7, #108]	@ 0x6c

    char whole[16];
    char decimal[8];
    int_to_str(pressure_whole, whole);
 8004d36:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004d3e:	f7ff ff7d 	bl	8004c3c <int_to_str>
    int_to_str(pressure_decimal, decimal);
 8004d42:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004d46:	4619      	mov	r1, r3
 8004d48:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004d4a:	f7ff ff77 	bl	8004c3c <int_to_str>

    char buf[64];
    strcpy(buf, "Pressure: ");
 8004d4e:	f107 0314 	add.w	r3, r7, #20
 8004d52:	4a2b      	ldr	r2, [pc, #172]	@ (8004e00 <cmd_read_pressure_callback+0x120>)
 8004d54:	ca07      	ldmia	r2, {r0, r1, r2}
 8004d56:	c303      	stmia	r3!, {r0, r1}
 8004d58:	801a      	strh	r2, [r3, #0]
 8004d5a:	3302      	adds	r3, #2
 8004d5c:	0c12      	lsrs	r2, r2, #16
 8004d5e:	701a      	strb	r2, [r3, #0]
    strcat(buf, whole);
 8004d60:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8004d64:	f107 0314 	add.w	r3, r7, #20
 8004d68:	4611      	mov	r1, r2
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f004 fa54 	bl	8009218 <strcat>
    strcat(buf, ".");
 8004d70:	f107 0314 	add.w	r3, r7, #20
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fb f9eb 	bl	8000150 <strlen>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	f107 0314 	add.w	r3, r7, #20
 8004d82:	4413      	add	r3, r2
 8004d84:	491f      	ldr	r1, [pc, #124]	@ (8004e04 <cmd_read_pressure_callback+0x124>)
 8004d86:	461a      	mov	r2, r3
 8004d88:	460b      	mov	r3, r1
 8004d8a:	881b      	ldrh	r3, [r3, #0]
 8004d8c:	8013      	strh	r3, [r2, #0]
    // Ensure 2 digits for decimal part
    if (pressure_decimal < 10) {
 8004d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d90:	2b09      	cmp	r3, #9
 8004d92:	dc0e      	bgt.n	8004db2 <cmd_read_pressure_callback+0xd2>
        strcat(buf, "0");
 8004d94:	f107 0314 	add.w	r3, r7, #20
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fb f9d9 	bl	8000150 <strlen>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	461a      	mov	r2, r3
 8004da2:	f107 0314 	add.w	r3, r7, #20
 8004da6:	4413      	add	r3, r2
 8004da8:	4917      	ldr	r1, [pc, #92]	@ (8004e08 <cmd_read_pressure_callback+0x128>)
 8004daa:	461a      	mov	r2, r3
 8004dac:	460b      	mov	r3, r1
 8004dae:	881b      	ldrh	r3, [r3, #0]
 8004db0:	8013      	strh	r3, [r2, #0]
    }
    strcat(buf, decimal);
 8004db2:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8004db6:	f107 0314 	add.w	r3, r7, #20
 8004dba:	4611      	mov	r1, r2
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f004 fa2b 	bl	8009218 <strcat>
    strcat(buf, " hPa\r\n");
 8004dc2:	f107 0314 	add.w	r3, r7, #20
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fb f9c2 	bl	8000150 <strlen>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f107 0314 	add.w	r3, r7, #20
 8004dd4:	4413      	add	r3, r2
 8004dd6:	4a0d      	ldr	r2, [pc, #52]	@ (8004e0c <cmd_read_pressure_callback+0x12c>)
 8004dd8:	6810      	ldr	r0, [r2, #0]
 8004dda:	6018      	str	r0, [r3, #0]
 8004ddc:	8891      	ldrh	r1, [r2, #4]
 8004dde:	7992      	ldrb	r2, [r2, #6]
 8004de0:	8099      	strh	r1, [r3, #4]
 8004de2:	719a      	strb	r2, [r3, #6]

    ush_print(self, buf);
 8004de4:	f107 0314 	add.w	r3, r7, #20
 8004de8:	4619      	mov	r1, r3
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f7fe f98e 	bl	800310c <ush_print>
}
 8004df0:	3778      	adds	r7, #120	@ 0x78
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	42c80000 	.word	0x42c80000
 8004dfc:	51eb851f 	.word	0x51eb851f
 8004e00:	0800ad4c 	.word	0x0800ad4c
 8004e04:	0800ad58 	.word	0x0800ad58
 8004e08:	0800ad5c 	.word	0x0800ad5c
 8004e0c:	0800ad60 	.word	0x0800ad60

08004e10 <cmd_read_altitude_callback>:
static void cmd_read_altitude_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b09e      	sub	sp, #120	@ 0x78
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
 8004e1c:	603b      	str	r3, [r7, #0]
    if (argc != 1) {
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d004      	beq.n	8004e2e <cmd_read_altitude_callback+0x1e>
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8004e24:	2106      	movs	r1, #6
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7fe f95c 	bl	80030e4 <ush_print_status>
 8004e2c:	e066      	b.n	8004efc <cmd_read_altitude_callback+0xec>
        return;
    }

    float altitude = BMP280_ReadAltitude(101325.0f);
 8004e2e:	4835      	ldr	r0, [pc, #212]	@ (8004f04 <cmd_read_altitude_callback+0xf4>)
 8004e30:	f7fc fea6 	bl	8001b80 <BMP280_ReadAltitude>
 8004e34:	6778      	str	r0, [r7, #116]	@ 0x74
    int32_t altitude_whole = (int32_t)altitude;
 8004e36:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004e38:	f7fc f8b6 	bl	8000fa8 <__aeabi_f2iz>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	673b      	str	r3, [r7, #112]	@ 0x70
    int32_t altitude_decimal = (int32_t)(altitude * 10) % 10;
 8004e40:	4931      	ldr	r1, [pc, #196]	@ (8004f08 <cmd_read_altitude_callback+0xf8>)
 8004e42:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8004e44:	f7fb ff60 	bl	8000d08 <__aeabi_fmul>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fc f8ac 	bl	8000fa8 <__aeabi_f2iz>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b2e      	ldr	r3, [pc, #184]	@ (8004f0c <cmd_read_altitude_callback+0xfc>)
 8004e54:	fb83 1302 	smull	r1, r3, r3, r2
 8004e58:	1099      	asrs	r1, r3, #2
 8004e5a:	17d3      	asrs	r3, r2, #31
 8004e5c:	1ac9      	subs	r1, r1, r3
 8004e5e:	460b      	mov	r3, r1
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	440b      	add	r3, r1
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	66fb      	str	r3, [r7, #108]	@ 0x6c

    char whole[16];
    char decimal[8];
    int_to_str(altitude_whole, whole);
 8004e6a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e6e:	4619      	mov	r1, r3
 8004e70:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004e72:	f7ff fee3 	bl	8004c3c <int_to_str>
    int_to_str(altitude_decimal, decimal);
 8004e76:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004e7e:	f7ff fedd 	bl	8004c3c <int_to_str>

    char buf[64];
    strcpy(buf, "Altitude: ");
 8004e82:	f107 0314 	add.w	r3, r7, #20
 8004e86:	4a22      	ldr	r2, [pc, #136]	@ (8004f10 <cmd_read_altitude_callback+0x100>)
 8004e88:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e8a:	c303      	stmia	r3!, {r0, r1}
 8004e8c:	801a      	strh	r2, [r3, #0]
 8004e8e:	3302      	adds	r3, #2
 8004e90:	0c12      	lsrs	r2, r2, #16
 8004e92:	701a      	strb	r2, [r3, #0]
    strcat(buf, whole);
 8004e94:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8004e98:	f107 0314 	add.w	r3, r7, #20
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f004 f9ba 	bl	8009218 <strcat>
    strcat(buf, ".");
 8004ea4:	f107 0314 	add.w	r3, r7, #20
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7fb f951 	bl	8000150 <strlen>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	f107 0314 	add.w	r3, r7, #20
 8004eb6:	4413      	add	r3, r2
 8004eb8:	4916      	ldr	r1, [pc, #88]	@ (8004f14 <cmd_read_altitude_callback+0x104>)
 8004eba:	461a      	mov	r2, r3
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	8013      	strh	r3, [r2, #0]
    strcat(buf, decimal);
 8004ec2:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8004ec6:	f107 0314 	add.w	r3, r7, #20
 8004eca:	4611      	mov	r1, r2
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f004 f9a3 	bl	8009218 <strcat>
    strcat(buf, " m\r\n");
 8004ed2:	f107 0314 	add.w	r3, r7, #20
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fb f93a 	bl	8000150 <strlen>
 8004edc:	4603      	mov	r3, r0
 8004ede:	461a      	mov	r2, r3
 8004ee0:	f107 0314 	add.w	r3, r7, #20
 8004ee4:	4413      	add	r3, r2
 8004ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8004f18 <cmd_read_altitude_callback+0x108>)
 8004ee8:	6810      	ldr	r0, [r2, #0]
 8004eea:	6018      	str	r0, [r3, #0]
 8004eec:	7912      	ldrb	r2, [r2, #4]
 8004eee:	711a      	strb	r2, [r3, #4]

    ush_print(self, buf);
 8004ef0:	f107 0314 	add.w	r3, r7, #20
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f7fe f908 	bl	800310c <ush_print>
}
 8004efc:	3778      	adds	r7, #120	@ 0x78
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	47c5e680 	.word	0x47c5e680
 8004f08:	41200000 	.word	0x41200000
 8004f0c:	66666667 	.word	0x66666667
 8004f10:	0800ad68 	.word	0x0800ad68
 8004f14:	0800ad58 	.word	0x0800ad58
 8004f18:	0800ad74 	.word	0x0800ad74

08004f1c <cmd_baro_init>:
};

static struct ush_node_object cmd_node_baro;

void cmd_baro_init(struct ush_object *ush)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
    ush_commands_add(ush, &cmd_node_baro, cmd_baro_files,
 8004f24:	2302      	movs	r3, #2
 8004f26:	4a04      	ldr	r2, [pc, #16]	@ (8004f38 <cmd_baro_init+0x1c>)
 8004f28:	4904      	ldr	r1, [pc, #16]	@ (8004f3c <cmd_baro_init+0x20>)
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fe fc69 	bl	8003802 <ush_commands_add>
                    sizeof(cmd_baro_files) / sizeof(cmd_baro_files[0]));
}
 8004f30:	bf00      	nop
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	0800b708 	.word	0x0800b708
 8004f3c:	200004f4 	.word	0x200004f4

08004f40 <ush_buildin_cmd_echo_callback>:
#if USH_CONFIG_ENABLE_FEATURE_COMMANDS == 1

#if USH_CONFIG_ENABLE_COMMAND_ECHO == 1

void ush_buildin_cmd_echo_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 8004f40:	b590      	push	{r4, r7, lr}
 8004f42:	b08b      	sub	sp, #44	@ 0x2c
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
 8004f4c:	603b      	str	r3, [r7, #0]
        (void)argv;
        (void)file;

        struct ush_file_descriptor const *f = NULL;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t *data = NULL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	623b      	str	r3, [r7, #32]
        size_t data_size = 0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61fb      	str	r3, [r7, #28]

        switch (argc) {
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b04      	cmp	r3, #4
 8004f5e:	d009      	beq.n	8004f74 <ush_buildin_cmd_echo_callback+0x34>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	dc54      	bgt.n	8005010 <ush_buildin_cmd_echo_callback+0xd0>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d03a      	beq.n	8004fe2 <ush_buildin_cmd_echo_callback+0xa2>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d028      	beq.n	8004fc4 <ush_buildin_cmd_echo_callback+0x84>
 8004f72:	e04d      	b.n	8005010 <ush_buildin_cmd_echo_callback+0xd0>
        
        case 4:
                if (strcmp(argv[2], ">") != 0) {
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	3308      	adds	r3, #8
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	492a      	ldr	r1, [pc, #168]	@ (8005024 <ush_buildin_cmd_echo_callback+0xe4>)
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7fb f8ef 	bl	8000160 <strcmp>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d004      	beq.n	8004f92 <ush_buildin_cmd_echo_callback+0x52>
                        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8004f88:	2106      	movs	r1, #6
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f7fe f8aa 	bl	80030e4 <ush_print_status>
                        break;
 8004f90:	e043      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
                }
                f = ush_file_find_by_name(self, argv[3]);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	330c      	adds	r3, #12
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f7fe fc58 	bl	8003850 <ush_file_find_by_name>
 8004fa0:	6278      	str	r0, [r7, #36]	@ 0x24
                if (f == NULL) {
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d104      	bne.n	8004fb2 <ush_buildin_cmd_echo_callback+0x72>
                        ush_print_status(self, USH_STATUS_ERROR_FILE_NOT_FOUND);
 8004fa8:	210b      	movs	r1, #11
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f7fe f89a 	bl	80030e4 <ush_print_status>
                        break;
 8004fb0:	e033      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
                }
                if (f->set_data == NULL) {
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d104      	bne.n	8004fc4 <ush_buildin_cmd_echo_callback+0x84>
                        ush_print_status(self, USH_STATUS_ERROR_FILE_NOT_WRITABLE);
 8004fba:	2108      	movs	r1, #8
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f7fe f891 	bl	80030e4 <ush_print_status>
                        break;
 8004fc2:	e02a      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
                }
                /* fallthrough */
        case 2: {
                char *data_in = argv[1];
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	61bb      	str	r3, [r7, #24]
                size_t max_size = strlen(data_in);
 8004fca:	69b8      	ldr	r0, [r7, #24]
 8004fcc:	f7fb f8c0 	bl	8000150 <strlen>
 8004fd0:	6178      	str	r0, [r7, #20]
                data_size = ush_utils_decode_ascii(data_in, (uint8_t*)data_in, max_size);
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	69b9      	ldr	r1, [r7, #24]
 8004fd6:	69b8      	ldr	r0, [r7, #24]
 8004fd8:	f7ff fd59 	bl	8004a8e <ush_utils_decode_ascii>
 8004fdc:	61f8      	str	r0, [r7, #28]
                data = (uint8_t*)data_in;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	623b      	str	r3, [r7, #32]
        }
                /* fallthrough */
        case 1:
                if (f != NULL) {
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d007      	beq.n	8004ff8 <ush_buildin_cmd_echo_callback+0xb8>
                        f->set_data(self, f, data, data_size);
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	695c      	ldr	r4, [r3, #20]
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	6a3a      	ldr	r2, [r7, #32]
 8004ff0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	47a0      	blx	r4
                                ush_print(self, (char*)data);
                        } else {
                                self->state = USH_STATE_RESET;
                        }
                }
                break;
 8004ff6:	e010      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
                        if (data != NULL) {
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d004      	beq.n	8005008 <ush_buildin_cmd_echo_callback+0xc8>
                                ush_print(self, (char*)data);
 8004ffe:	6a39      	ldr	r1, [r7, #32]
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f7fe f883 	bl	800310c <ush_print>
                break;
 8005006:	e008      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
                                self->state = USH_STATE_RESET;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	711a      	strb	r2, [r3, #4]
                break;
 800500e:	e004      	b.n	800501a <ush_buildin_cmd_echo_callback+0xda>
        default:
                ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8005010:	2106      	movs	r1, #6
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f7fe f866 	bl	80030e4 <ush_print_status>
                break;
 8005018:	bf00      	nop
        }
}
 800501a:	bf00      	nop
 800501c:	372c      	adds	r7, #44	@ 0x2c
 800501e:	46bd      	mov	sp, r7
 8005020:	bd90      	pop	{r4, r7, pc}
 8005022:	bf00      	nop
 8005024:	0800addc 	.word	0x0800addc

08005028 <cmd_gps_init_callback>:
extern I2C_HandleTypeDef hi2c1;

static bool gps_initialized = false;
static bool continuous_mode = false;

static void cmd_gps_init_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
    if (argc != 2) {
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d004      	beq.n	8005046 <cmd_gps_init_callback+0x1e>
        ush_print(self, "Usage: gps_init <uart|i2c>\r\n");
 800503c:	4920      	ldr	r1, [pc, #128]	@ (80050c0 <cmd_gps_init_callback+0x98>)
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f7fe f864 	bl	800310c <ush_print>
        return;
 8005044:	e038      	b.n	80050b8 <cmd_gps_init_callback+0x90>
    }

    bool init_success = false;
 8005046:	2300      	movs	r3, #0
 8005048:	75fb      	strb	r3, [r7, #23]
    if (strcmp(argv[1], "uart") == 0) {
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	3304      	adds	r3, #4
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	491c      	ldr	r1, [pc, #112]	@ (80050c4 <cmd_gps_init_callback+0x9c>)
 8005052:	4618      	mov	r0, r3
 8005054:	f7fb f884 	bl	8000160 <strcmp>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d108      	bne.n	8005070 <cmd_gps_init_callback+0x48>
        init_success = sam_m8q_init_uart(&huart1);
 800505e:	481a      	ldr	r0, [pc, #104]	@ (80050c8 <cmd_gps_init_callback+0xa0>)
 8005060:	f7fd fa0a 	bl	8002478 <sam_m8q_init_uart>
 8005064:	4603      	mov	r3, r0
 8005066:	75fb      	strb	r3, [r7, #23]
        sam_m8q_set_debug(true);
 8005068:	2001      	movs	r0, #1
 800506a:	f7fd f9f5 	bl	8002458 <sam_m8q_set_debug>
 800506e:	e014      	b.n	800509a <cmd_gps_init_callback+0x72>
    } else if (strcmp(argv[1], "i2c") == 0) {
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	3304      	adds	r3, #4
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4915      	ldr	r1, [pc, #84]	@ (80050cc <cmd_gps_init_callback+0xa4>)
 8005078:	4618      	mov	r0, r3
 800507a:	f7fb f871 	bl	8000160 <strcmp>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d105      	bne.n	8005090 <cmd_gps_init_callback+0x68>
        init_success = sam_m8q_init_i2c(&hi2c1);
 8005084:	4812      	ldr	r0, [pc, #72]	@ (80050d0 <cmd_gps_init_callback+0xa8>)
 8005086:	f7fd fa19 	bl	80024bc <sam_m8q_init_i2c>
 800508a:	4603      	mov	r3, r0
 800508c:	75fb      	strb	r3, [r7, #23]
 800508e:	e004      	b.n	800509a <cmd_gps_init_callback+0x72>
    } else {
        ush_print(self, "Invalid interface. Use 'uart' or 'i2c'\r\n");
 8005090:	4910      	ldr	r1, [pc, #64]	@ (80050d4 <cmd_gps_init_callback+0xac>)
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f7fe f83a 	bl	800310c <ush_print>
        return;
 8005098:	e00e      	b.n	80050b8 <cmd_gps_init_callback+0x90>
    }

    if (init_success) {
 800509a:	7dfb      	ldrb	r3, [r7, #23]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <cmd_gps_init_callback+0x88>
        gps_initialized = true;
 80050a0:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <cmd_gps_init_callback+0xb0>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	701a      	strb	r2, [r3, #0]
        ush_print(self, "GPS initialized successfully\r\n");
 80050a6:	490d      	ldr	r1, [pc, #52]	@ (80050dc <cmd_gps_init_callback+0xb4>)
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f7fe f82f 	bl	800310c <ush_print>
 80050ae:	e003      	b.n	80050b8 <cmd_gps_init_callback+0x90>
    } else {
        ush_print(self, "GPS initialization failed\r\n");
 80050b0:	490b      	ldr	r1, [pc, #44]	@ (80050e0 <cmd_gps_init_callback+0xb8>)
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f7fe f82a 	bl	800310c <ush_print>
    }
}
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	0800ade0 	.word	0x0800ade0
 80050c4:	0800ae00 	.word	0x0800ae00
 80050c8:	20000168 	.word	0x20000168
 80050cc:	0800ae08 	.word	0x0800ae08
 80050d0:	200000bc 	.word	0x200000bc
 80050d4:	0800ae0c 	.word	0x0800ae0c
 80050d8:	2000050c 	.word	0x2000050c
 80050dc:	0800ae38 	.word	0x0800ae38
 80050e0:	0800ae58 	.word	0x0800ae58

080050e4 <cmd_gps_status_callback>:




static void cmd_gps_status_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 80050e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050e6:	b0f5      	sub	sp, #468	@ 0x1d4
 80050e8:	af14      	add	r7, sp, #80	@ 0x50
 80050ea:	f507 74c0 	add.w	r4, r7, #384	@ 0x180
 80050ee:	f5a4 74aa 	sub.w	r4, r4, #340	@ 0x154
 80050f2:	6020      	str	r0, [r4, #0]
 80050f4:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80050f8:	f5a0 70ac 	sub.w	r0, r0, #344	@ 0x158
 80050fc:	6001      	str	r1, [r0, #0]
 80050fe:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005102:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 8005106:	600a      	str	r2, [r1, #0]
 8005108:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800510c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8005110:	6013      	str	r3, [r2, #0]
    if (!gps_initialized) {
 8005112:	4b93      	ldr	r3, [pc, #588]	@ (8005360 <cmd_gps_status_callback+0x27c>)
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	f083 0301 	eor.w	r3, r3, #1
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d008      	beq.n	8005132 <cmd_gps_status_callback+0x4e>
        ush_print(self, "GPS not initialized. Use 'gps_init' first.\r\n");
 8005120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005124:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8005128:	498e      	ldr	r1, [pc, #568]	@ (8005364 <cmd_gps_status_callback+0x280>)
 800512a:	6818      	ldr	r0, [r3, #0]
 800512c:	f7fd ffee 	bl	800310c <ush_print>
 8005130:	e112      	b.n	8005358 <cmd_gps_status_callback+0x274>


    sam_m8q_data_t gps_data;
    char buf[256];

    if (sam_m8q_get_data(&gps_data, false)) {
 8005132:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8005136:	2100      	movs	r1, #0
 8005138:	4618      	mov	r0, r3
 800513a:	f7fd f9d3 	bl	80024e4 <sam_m8q_get_data>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 80f7 	beq.w	8005334 <cmd_gps_status_callback+0x250>
        // Convert floating point values to fixed-point integers
        int32_t lat_deg = (int32_t)gps_data.latitude;
 8005146:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800514a:	4618      	mov	r0, r3
 800514c:	f7fb ff2c 	bl	8000fa8 <__aeabi_f2iz>
 8005150:	4603      	mov	r3, r0
 8005152:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
        int32_t lat_min = (int32_t)((gps_data.latitude - lat_deg) * 60000.0f);  // 3 decimal places for minutes
 8005156:	f8d7 413c 	ldr.w	r4, [r7, #316]	@ 0x13c
 800515a:	f8d7 017c 	ldr.w	r0, [r7, #380]	@ 0x17c
 800515e:	f7fb fd7f 	bl	8000c60 <__aeabi_i2f>
 8005162:	4603      	mov	r3, r0
 8005164:	4619      	mov	r1, r3
 8005166:	4620      	mov	r0, r4
 8005168:	f7fb fcc4 	bl	8000af4 <__aeabi_fsub>
 800516c:	4603      	mov	r3, r0
 800516e:	497e      	ldr	r1, [pc, #504]	@ (8005368 <cmd_gps_status_callback+0x284>)
 8005170:	4618      	mov	r0, r3
 8005172:	f7fb fdc9 	bl	8000d08 <__aeabi_fmul>
 8005176:	4603      	mov	r3, r0
 8005178:	4618      	mov	r0, r3
 800517a:	f7fb ff15 	bl	8000fa8 <__aeabi_f2iz>
 800517e:	4603      	mov	r3, r0
 8005180:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178

        int32_t lon_deg = (int32_t)gps_data.longitude;
 8005184:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005188:	4618      	mov	r0, r3
 800518a:	f7fb ff0d 	bl	8000fa8 <__aeabi_f2iz>
 800518e:	4603      	mov	r3, r0
 8005190:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        int32_t lon_min = (int32_t)((gps_data.longitude - lon_deg) * 60000.0f);
 8005194:	f8d7 4144 	ldr.w	r4, [r7, #324]	@ 0x144
 8005198:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 800519c:	f7fb fd60 	bl	8000c60 <__aeabi_i2f>
 80051a0:	4603      	mov	r3, r0
 80051a2:	4619      	mov	r1, r3
 80051a4:	4620      	mov	r0, r4
 80051a6:	f7fb fca5 	bl	8000af4 <__aeabi_fsub>
 80051aa:	4603      	mov	r3, r0
 80051ac:	496e      	ldr	r1, [pc, #440]	@ (8005368 <cmd_gps_status_callback+0x284>)
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7fb fdaa 	bl	8000d08 <__aeabi_fmul>
 80051b4:	4603      	mov	r3, r0
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fb fef6 	bl	8000fa8 <__aeabi_f2iz>
 80051bc:	4603      	mov	r3, r0
 80051be:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170

        int32_t alt_meters = (int32_t)gps_data.altitude;
 80051c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7fb feee 	bl	8000fa8 <__aeabi_f2iz>
 80051cc:	4603      	mov	r3, r0
 80051ce:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
        int32_t alt_cm = (int32_t)((gps_data.altitude - alt_meters) * 100.0f);
 80051d2:	f8d7 414c 	ldr.w	r4, [r7, #332]	@ 0x14c
 80051d6:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 80051da:	f7fb fd41 	bl	8000c60 <__aeabi_i2f>
 80051de:	4603      	mov	r3, r0
 80051e0:	4619      	mov	r1, r3
 80051e2:	4620      	mov	r0, r4
 80051e4:	f7fb fc86 	bl	8000af4 <__aeabi_fsub>
 80051e8:	4603      	mov	r3, r0
 80051ea:	4960      	ldr	r1, [pc, #384]	@ (800536c <cmd_gps_status_callback+0x288>)
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7fb fd8b 	bl	8000d08 <__aeabi_fmul>
 80051f2:	4603      	mov	r3, r0
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7fb fed7 	bl	8000fa8 <__aeabi_f2iz>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168

        int32_t speed_whole = (int32_t)gps_data.speed;
 8005200:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005204:	4618      	mov	r0, r3
 8005206:	f7fb fecf 	bl	8000fa8 <__aeabi_f2iz>
 800520a:	4603      	mov	r3, r0
 800520c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
        int32_t speed_frac = (int32_t)((gps_data.speed - speed_whole) * 10.0f);
 8005210:	f8d7 4150 	ldr.w	r4, [r7, #336]	@ 0x150
 8005214:	f8d7 0164 	ldr.w	r0, [r7, #356]	@ 0x164
 8005218:	f7fb fd22 	bl	8000c60 <__aeabi_i2f>
 800521c:	4603      	mov	r3, r0
 800521e:	4619      	mov	r1, r3
 8005220:	4620      	mov	r0, r4
 8005222:	f7fb fc67 	bl	8000af4 <__aeabi_fsub>
 8005226:	4603      	mov	r3, r0
 8005228:	4951      	ldr	r1, [pc, #324]	@ (8005370 <cmd_gps_status_callback+0x28c>)
 800522a:	4618      	mov	r0, r3
 800522c:	f7fb fd6c 	bl	8000d08 <__aeabi_fmul>
 8005230:	4603      	mov	r3, r0
 8005232:	4618      	mov	r0, r3
 8005234:	f7fb feb8 	bl	8000fa8 <__aeabi_f2iz>
 8005238:	4603      	mov	r3, r0
 800523a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
            "Position: %d deg %d.%03d min %c, %d deg %d.%03d min %c\r\n"
            "Altitude: %d.%02d m\r\n"
            "Speed: %d.%d knots\r\n"
            "Satellites: %d\r\n"
            "Fix Valid: %s\r\n",
            gps_data.hours, gps_data.minutes, gps_data.seconds,
 800523e:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
        snprintf(buf, sizeof(buf),
 8005242:	469c      	mov	ip, r3
            gps_data.hours, gps_data.minutes, gps_data.seconds,
 8005244:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
        snprintf(buf, sizeof(buf),
 8005248:	61fb      	str	r3, [r7, #28]
            gps_data.hours, gps_data.minutes, gps_data.seconds,
 800524a:	f897 3136 	ldrb.w	r3, [r7, #310]	@ 0x136
        snprintf(buf, sizeof(buf),
 800524e:	61bb      	str	r3, [r7, #24]
            gps_data.day, gps_data.month, gps_data.year,
 8005250:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
        snprintf(buf, sizeof(buf),
 8005254:	617b      	str	r3, [r7, #20]
            gps_data.day, gps_data.month, gps_data.year,
 8005256:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
        snprintf(buf, sizeof(buf),
 800525a:	613b      	str	r3, [r7, #16]
            gps_data.day, gps_data.month, gps_data.year,
 800525c:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
        snprintf(buf, sizeof(buf),
 8005260:	60fb      	str	r3, [r7, #12]
 8005262:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005266:	4a43      	ldr	r2, [pc, #268]	@ (8005374 <cmd_gps_status_callback+0x290>)
 8005268:	fb82 1203 	smull	r1, r2, r2, r3
 800526c:	1192      	asrs	r2, r2, #6
 800526e:	17db      	asrs	r3, r3, #31
 8005270:	1ad5      	subs	r5, r2, r3
 8005272:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005276:	4a3f      	ldr	r2, [pc, #252]	@ (8005374 <cmd_gps_status_callback+0x290>)
 8005278:	fb82 1203 	smull	r1, r2, r2, r3
 800527c:	1191      	asrs	r1, r2, #6
 800527e:	17da      	asrs	r2, r3, #31
 8005280:	1a88      	subs	r0, r1, r2
 8005282:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005286:	fb00 f202 	mul.w	r2, r0, r2
 800528a:	1a98      	subs	r0, r3, r2
            lat_deg, lat_min/1000, lat_min%1000, gps_data.lat_direction,
 800528c:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
        snprintf(buf, sizeof(buf),
 8005290:	60bb      	str	r3, [r7, #8]
 8005292:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8005296:	4a37      	ldr	r2, [pc, #220]	@ (8005374 <cmd_gps_status_callback+0x290>)
 8005298:	fb82 1203 	smull	r1, r2, r2, r3
 800529c:	1192      	asrs	r2, r2, #6
 800529e:	17db      	asrs	r3, r3, #31
 80052a0:	1ad6      	subs	r6, r2, r3
 80052a2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80052a6:	4a33      	ldr	r2, [pc, #204]	@ (8005374 <cmd_gps_status_callback+0x290>)
 80052a8:	fb82 1203 	smull	r1, r2, r2, r3
 80052ac:	1191      	asrs	r1, r2, #6
 80052ae:	17da      	asrs	r2, r3, #31
 80052b0:	1a89      	subs	r1, r1, r2
 80052b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80052b6:	fb01 f202 	mul.w	r2, r1, r2
 80052ba:	1a99      	subs	r1, r3, r2
            lon_deg, lon_min/1000, lon_min%1000, gps_data.lon_direction,
 80052bc:	f897 3148 	ldrb.w	r3, [r7, #328]	@ 0x148
        snprintf(buf, sizeof(buf),
 80052c0:	607b      	str	r3, [r7, #4]
 80052c2:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
            alt_meters, alt_cm,
            speed_whole, speed_frac,
            gps_data.satellites,
            gps_data.fix_valid ? "Yes" : "No");
 80052c6:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
        snprintf(buf, sizeof(buf),
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <cmd_gps_status_callback+0x1ee>
 80052ce:	4b2a      	ldr	r3, [pc, #168]	@ (8005378 <cmd_gps_status_callback+0x294>)
 80052d0:	e000      	b.n	80052d4 <cmd_gps_status_callback+0x1f0>
 80052d2:	4b2a      	ldr	r3, [pc, #168]	@ (800537c <cmd_gps_status_callback+0x298>)
 80052d4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80052d8:	9312      	str	r3, [sp, #72]	@ 0x48
 80052da:	9211      	str	r2, [sp, #68]	@ 0x44
 80052dc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80052e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80052e2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80052e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80052e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80052ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80052ee:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80052f2:	930d      	str	r3, [sp, #52]	@ 0x34
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80052f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80052fa:	960a      	str	r6, [sp, #40]	@ 0x28
 80052fc:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005300:	9309      	str	r3, [sp, #36]	@ 0x24
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	9308      	str	r3, [sp, #32]
 8005306:	9007      	str	r0, [sp, #28]
 8005308:	9506      	str	r5, [sp, #24]
 800530a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800530e:	9305      	str	r3, [sp, #20]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	9304      	str	r3, [sp, #16]
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	9303      	str	r3, [sp, #12]
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	9302      	str	r3, [sp, #8]
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	9301      	str	r3, [sp, #4]
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	4663      	mov	r3, ip
 8005326:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <cmd_gps_status_callback+0x29c>)
 8005328:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800532c:	4620      	mov	r0, r4
 800532e:	f003 fe9b 	bl	8009068 <sniprintf>
 8005332:	e007      	b.n	8005344 <cmd_gps_status_callback+0x260>
    } else {
        snprintf(buf, sizeof(buf), "No new GPS data available\r\n");
 8005334:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005338:	4a12      	ldr	r2, [pc, #72]	@ (8005384 <cmd_gps_status_callback+0x2a0>)
 800533a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800533e:	4618      	mov	r0, r3
 8005340:	f003 fe92 	bl	8009068 <sniprintf>
    }

    ush_print(self, buf);
 8005344:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005348:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800534c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8005350:	4611      	mov	r1, r2
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	f7fd feda 	bl	800310c <ush_print>
}
 8005358:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 800535c:	46bd      	mov	sp, r7
 800535e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005360:	2000050c 	.word	0x2000050c
 8005364:	0800ae74 	.word	0x0800ae74
 8005368:	476a6000 	.word	0x476a6000
 800536c:	42c80000 	.word	0x42c80000
 8005370:	41200000 	.word	0x41200000
 8005374:	10624dd3 	.word	0x10624dd3
 8005378:	0800aea4 	.word	0x0800aea4
 800537c:	0800aea8 	.word	0x0800aea8
 8005380:	0800aeac 	.word	0x0800aeac
 8005384:	0800af68 	.word	0x0800af68

08005388 <cmd_gps_sleep_callback>:

static void cmd_gps_sleep_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
    if (!gps_initialized) {
 8005396:	4b0e      	ldr	r3, [pc, #56]	@ (80053d0 <cmd_gps_sleep_callback+0x48>)
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	f083 0301 	eor.w	r3, r3, #1
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d004      	beq.n	80053ae <cmd_gps_sleep_callback+0x26>
        ush_print(self, "GPS not initialized. Use 'gps_init' first.\r\n");
 80053a4:	490b      	ldr	r1, [pc, #44]	@ (80053d4 <cmd_gps_sleep_callback+0x4c>)
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f7fd feb0 	bl	800310c <ush_print>
        return;
 80053ac:	e00d      	b.n	80053ca <cmd_gps_sleep_callback+0x42>
    }

    if (sam_m8q_sleep()) {
 80053ae:	f7fd f8bf 	bl	8002530 <sam_m8q_sleep>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d004      	beq.n	80053c2 <cmd_gps_sleep_callback+0x3a>
        ush_print(self, "GPS entered sleep mode\r\n");
 80053b8:	4907      	ldr	r1, [pc, #28]	@ (80053d8 <cmd_gps_sleep_callback+0x50>)
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7fd fea6 	bl	800310c <ush_print>
 80053c0:	e003      	b.n	80053ca <cmd_gps_sleep_callback+0x42>
    } else {
        ush_print(self, "Failed to put GPS into sleep mode\r\n");
 80053c2:	4906      	ldr	r1, [pc, #24]	@ (80053dc <cmd_gps_sleep_callback+0x54>)
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f7fd fea1 	bl	800310c <ush_print>
    }
}
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	2000050c 	.word	0x2000050c
 80053d4:	0800ae74 	.word	0x0800ae74
 80053d8:	0800af84 	.word	0x0800af84
 80053dc:	0800afa0 	.word	0x0800afa0

080053e0 <cmd_gps_wake_callback>:

static void cmd_gps_wake_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
 80053ec:	603b      	str	r3, [r7, #0]
    if (!gps_initialized) {
 80053ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005428 <cmd_gps_wake_callback+0x48>)
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	f083 0301 	eor.w	r3, r3, #1
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d004      	beq.n	8005406 <cmd_gps_wake_callback+0x26>
        ush_print(self, "GPS not initialized. Use 'gps_init' first.\r\n");
 80053fc:	490b      	ldr	r1, [pc, #44]	@ (800542c <cmd_gps_wake_callback+0x4c>)
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f7fd fe84 	bl	800310c <ush_print>
        return;
 8005404:	e00d      	b.n	8005422 <cmd_gps_wake_callback+0x42>
    }

    if (sam_m8q_wake()) {
 8005406:	f7fd f8bb 	bl	8002580 <sam_m8q_wake>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d004      	beq.n	800541a <cmd_gps_wake_callback+0x3a>
        ush_print(self, "GPS woken from sleep mode\r\n");
 8005410:	4907      	ldr	r1, [pc, #28]	@ (8005430 <cmd_gps_wake_callback+0x50>)
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f7fd fe7a 	bl	800310c <ush_print>
 8005418:	e003      	b.n	8005422 <cmd_gps_wake_callback+0x42>
    } else {
        ush_print(self, "Failed to wake GPS from sleep mode\r\n");
 800541a:	4906      	ldr	r1, [pc, #24]	@ (8005434 <cmd_gps_wake_callback+0x54>)
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f7fd fe75 	bl	800310c <ush_print>
    }
}
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	2000050c 	.word	0x2000050c
 800542c:	0800ae74 	.word	0x0800ae74
 8005430:	0800afc4 	.word	0x0800afc4
 8005434:	0800afe0 	.word	0x0800afe0

08005438 <cmd_gps_monitor_callback>:

static void cmd_gps_monitor_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
    if (!gps_initialized) {
 8005446:	4b1f      	ldr	r3, [pc, #124]	@ (80054c4 <cmd_gps_monitor_callback+0x8c>)
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	f083 0301 	eor.w	r3, r3, #1
 800544e:	b2db      	uxtb	r3, r3
 8005450:	2b00      	cmp	r3, #0
 8005452:	d004      	beq.n	800545e <cmd_gps_monitor_callback+0x26>
        ush_print(self, "GPS not initialized. Use 'gps_init' first.\r\n");
 8005454:	491c      	ldr	r1, [pc, #112]	@ (80054c8 <cmd_gps_monitor_callback+0x90>)
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f7fd fe58 	bl	800310c <ush_print>
        return;
 800545c:	e02f      	b.n	80054be <cmd_gps_monitor_callback+0x86>
    }

    if (argc != 2) {
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b02      	cmp	r3, #2
 8005462:	d004      	beq.n	800546e <cmd_gps_monitor_callback+0x36>
        ush_print(self, "Usage: gps_monitor <on|off>\r\n");
 8005464:	4919      	ldr	r1, [pc, #100]	@ (80054cc <cmd_gps_monitor_callback+0x94>)
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f7fd fe50 	bl	800310c <ush_print>
        return;
 800546c:	e027      	b.n	80054be <cmd_gps_monitor_callback+0x86>
    }

    if (strcmp(argv[1], "on") == 0) {
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	3304      	adds	r3, #4
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4916      	ldr	r1, [pc, #88]	@ (80054d0 <cmd_gps_monitor_callback+0x98>)
 8005476:	4618      	mov	r0, r3
 8005478:	f7fa fe72 	bl	8000160 <strcmp>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d107      	bne.n	8005492 <cmd_gps_monitor_callback+0x5a>
        continuous_mode = true;
 8005482:	4b14      	ldr	r3, [pc, #80]	@ (80054d4 <cmd_gps_monitor_callback+0x9c>)
 8005484:	2201      	movs	r2, #1
 8005486:	701a      	strb	r2, [r3, #0]
        ush_print(self, "GPS monitoring enabled. Use 'gps_monitor off' to stop.\r\n");
 8005488:	4913      	ldr	r1, [pc, #76]	@ (80054d8 <cmd_gps_monitor_callback+0xa0>)
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f7fd fe3e 	bl	800310c <ush_print>
 8005490:	e015      	b.n	80054be <cmd_gps_monitor_callback+0x86>
    } else if (strcmp(argv[1], "off") == 0) {
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	3304      	adds	r3, #4
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4910      	ldr	r1, [pc, #64]	@ (80054dc <cmd_gps_monitor_callback+0xa4>)
 800549a:	4618      	mov	r0, r3
 800549c:	f7fa fe60 	bl	8000160 <strcmp>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d107      	bne.n	80054b6 <cmd_gps_monitor_callback+0x7e>
        continuous_mode = false;
 80054a6:	4b0b      	ldr	r3, [pc, #44]	@ (80054d4 <cmd_gps_monitor_callback+0x9c>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	701a      	strb	r2, [r3, #0]
        ush_print(self, "GPS monitoring disabled.\r\n");
 80054ac:	490c      	ldr	r1, [pc, #48]	@ (80054e0 <cmd_gps_monitor_callback+0xa8>)
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7fd fe2c 	bl	800310c <ush_print>
 80054b4:	e003      	b.n	80054be <cmd_gps_monitor_callback+0x86>
    } else {
        ush_print(self, "Invalid argument. Use 'on' or 'off'\r\n");
 80054b6:	490b      	ldr	r1, [pc, #44]	@ (80054e4 <cmd_gps_monitor_callback+0xac>)
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f7fd fe27 	bl	800310c <ush_print>
    }
}
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	2000050c 	.word	0x2000050c
 80054c8:	0800ae74 	.word	0x0800ae74
 80054cc:	0800b008 	.word	0x0800b008
 80054d0:	0800b028 	.word	0x0800b028
 80054d4:	2000050d 	.word	0x2000050d
 80054d8:	0800b02c 	.word	0x0800b02c
 80054dc:	0800b068 	.word	0x0800b068
 80054e0:	0800b06c 	.word	0x0800b06c
 80054e4:	0800b088 	.word	0x0800b088

080054e8 <gps_monitor_service>:

// This function should be called periodically from the main loop
void gps_monitor_service(struct ush_object *self) {
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
    if (continuous_mode && sam_m8q_data_ready()) {
 80054f0:	4b09      	ldr	r3, [pc, #36]	@ (8005518 <gps_monitor_service+0x30>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00a      	beq.n	800550e <gps_monitor_service+0x26>
 80054f8:	f7fd f86a 	bl	80025d0 <sam_m8q_data_ready>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <gps_monitor_service+0x26>
        cmd_gps_status_callback(self, NULL, 1, NULL);
 8005502:	2300      	movs	r3, #0
 8005504:	2201      	movs	r2, #1
 8005506:	2100      	movs	r1, #0
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff fdeb 	bl	80050e4 <cmd_gps_status_callback>
    }
}
 800550e:	bf00      	nop
 8005510:	3708      	adds	r7, #8
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	2000050d 	.word	0x2000050d

0800551c <cmd_gps_raw_callback>:

static void cmd_gps_raw_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 800551c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800551e:	b0f5      	sub	sp, #468	@ 0x1d4
 8005520:	af14      	add	r7, sp, #80	@ 0x50
 8005522:	f507 74c0 	add.w	r4, r7, #384	@ 0x180
 8005526:	f5a4 74aa 	sub.w	r4, r4, #340	@ 0x154
 800552a:	6020      	str	r0, [r4, #0]
 800552c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005530:	f5a0 70ac 	sub.w	r0, r0, #344	@ 0x158
 8005534:	6001      	str	r1, [r0, #0]
 8005536:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800553a:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 800553e:	600a      	str	r2, [r1, #0]
 8005540:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005544:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8005548:	6013      	str	r3, [r2, #0]
    sam_m8q_data_t gps_data;
    sam_m8q_get_data(&gps_data, true);  // Force copy regardless of new data flag
 800554a:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800554e:	2101      	movs	r1, #1
 8005550:	4618      	mov	r0, r3
 8005552:	f7fc ffc7 	bl	80024e4 <sam_m8q_get_data>

        char buf[256];


            // Convert floating point values to fixed-point integers
            int32_t lat_deg = (int32_t)gps_data.latitude;
 8005556:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800555a:	4618      	mov	r0, r3
 800555c:	f7fb fd24 	bl	8000fa8 <__aeabi_f2iz>
 8005560:	4603      	mov	r3, r0
 8005562:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            int32_t lat_min = (int32_t)((gps_data.latitude - lat_deg) * 60000.0f);  // 3 decimal places for minutes
 8005566:	f8d7 413c 	ldr.w	r4, [r7, #316]	@ 0x13c
 800556a:	f8d7 017c 	ldr.w	r0, [r7, #380]	@ 0x17c
 800556e:	f7fb fb77 	bl	8000c60 <__aeabi_i2f>
 8005572:	4603      	mov	r3, r0
 8005574:	4619      	mov	r1, r3
 8005576:	4620      	mov	r0, r4
 8005578:	f7fb fabc 	bl	8000af4 <__aeabi_fsub>
 800557c:	4603      	mov	r3, r0
 800557e:	4978      	ldr	r1, [pc, #480]	@ (8005760 <cmd_gps_raw_callback+0x244>)
 8005580:	4618      	mov	r0, r3
 8005582:	f7fb fbc1 	bl	8000d08 <__aeabi_fmul>
 8005586:	4603      	mov	r3, r0
 8005588:	4618      	mov	r0, r3
 800558a:	f7fb fd0d 	bl	8000fa8 <__aeabi_f2iz>
 800558e:	4603      	mov	r3, r0
 8005590:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178

            int32_t lon_deg = (int32_t)gps_data.longitude;
 8005594:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005598:	4618      	mov	r0, r3
 800559a:	f7fb fd05 	bl	8000fa8 <__aeabi_f2iz>
 800559e:	4603      	mov	r3, r0
 80055a0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
            int32_t lon_min = (int32_t)((gps_data.longitude - lon_deg) * 60000.0f);
 80055a4:	f8d7 4144 	ldr.w	r4, [r7, #324]	@ 0x144
 80055a8:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 80055ac:	f7fb fb58 	bl	8000c60 <__aeabi_i2f>
 80055b0:	4603      	mov	r3, r0
 80055b2:	4619      	mov	r1, r3
 80055b4:	4620      	mov	r0, r4
 80055b6:	f7fb fa9d 	bl	8000af4 <__aeabi_fsub>
 80055ba:	4603      	mov	r3, r0
 80055bc:	4968      	ldr	r1, [pc, #416]	@ (8005760 <cmd_gps_raw_callback+0x244>)
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fb fba2 	bl	8000d08 <__aeabi_fmul>
 80055c4:	4603      	mov	r3, r0
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fb fcee 	bl	8000fa8 <__aeabi_f2iz>
 80055cc:	4603      	mov	r3, r0
 80055ce:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170

            int32_t alt_meters = (int32_t)gps_data.altitude;
 80055d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fb fce6 	bl	8000fa8 <__aeabi_f2iz>
 80055dc:	4603      	mov	r3, r0
 80055de:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            int32_t alt_cm = (int32_t)((gps_data.altitude - alt_meters) * 100.0f);
 80055e2:	f8d7 414c 	ldr.w	r4, [r7, #332]	@ 0x14c
 80055e6:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 80055ea:	f7fb fb39 	bl	8000c60 <__aeabi_i2f>
 80055ee:	4603      	mov	r3, r0
 80055f0:	4619      	mov	r1, r3
 80055f2:	4620      	mov	r0, r4
 80055f4:	f7fb fa7e 	bl	8000af4 <__aeabi_fsub>
 80055f8:	4603      	mov	r3, r0
 80055fa:	495a      	ldr	r1, [pc, #360]	@ (8005764 <cmd_gps_raw_callback+0x248>)
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fb fb83 	bl	8000d08 <__aeabi_fmul>
 8005602:	4603      	mov	r3, r0
 8005604:	4618      	mov	r0, r3
 8005606:	f7fb fccf 	bl	8000fa8 <__aeabi_f2iz>
 800560a:	4603      	mov	r3, r0
 800560c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168

            int32_t speed_whole = (int32_t)gps_data.speed;
 8005610:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005614:	4618      	mov	r0, r3
 8005616:	f7fb fcc7 	bl	8000fa8 <__aeabi_f2iz>
 800561a:	4603      	mov	r3, r0
 800561c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
            int32_t speed_frac = (int32_t)((gps_data.speed - speed_whole) * 10.0f);
 8005620:	f8d7 4150 	ldr.w	r4, [r7, #336]	@ 0x150
 8005624:	f8d7 0164 	ldr.w	r0, [r7, #356]	@ 0x164
 8005628:	f7fb fb1a 	bl	8000c60 <__aeabi_i2f>
 800562c:	4603      	mov	r3, r0
 800562e:	4619      	mov	r1, r3
 8005630:	4620      	mov	r0, r4
 8005632:	f7fb fa5f 	bl	8000af4 <__aeabi_fsub>
 8005636:	4603      	mov	r3, r0
 8005638:	494b      	ldr	r1, [pc, #300]	@ (8005768 <cmd_gps_raw_callback+0x24c>)
 800563a:	4618      	mov	r0, r3
 800563c:	f7fb fb64 	bl	8000d08 <__aeabi_fmul>
 8005640:	4603      	mov	r3, r0
 8005642:	4618      	mov	r0, r3
 8005644:	f7fb fcb0 	bl	8000fa8 <__aeabi_f2iz>
 8005648:	4603      	mov	r3, r0
 800564a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                "Position: %d deg %d.%03d min %c, %d deg %d.%03d min %c\r\n"
                "Altitude: %d.%02d m\r\n"
                "Speed: %d.%d knots\r\n"
                "Satellites: %d\r\n"
                "Fix Valid: %s\r\n",
                gps_data.hours, gps_data.minutes, gps_data.seconds,
 800564e:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
            snprintf(buf, sizeof(buf),
 8005652:	469c      	mov	ip, r3
                gps_data.hours, gps_data.minutes, gps_data.seconds,
 8005654:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
            snprintf(buf, sizeof(buf),
 8005658:	61fb      	str	r3, [r7, #28]
                gps_data.hours, gps_data.minutes, gps_data.seconds,
 800565a:	f897 3136 	ldrb.w	r3, [r7, #310]	@ 0x136
            snprintf(buf, sizeof(buf),
 800565e:	61bb      	str	r3, [r7, #24]
                gps_data.day, gps_data.month, gps_data.year,
 8005660:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
            snprintf(buf, sizeof(buf),
 8005664:	617b      	str	r3, [r7, #20]
                gps_data.day, gps_data.month, gps_data.year,
 8005666:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
            snprintf(buf, sizeof(buf),
 800566a:	613b      	str	r3, [r7, #16]
                gps_data.day, gps_data.month, gps_data.year,
 800566c:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
            snprintf(buf, sizeof(buf),
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005676:	4a3d      	ldr	r2, [pc, #244]	@ (800576c <cmd_gps_raw_callback+0x250>)
 8005678:	fb82 1203 	smull	r1, r2, r2, r3
 800567c:	1192      	asrs	r2, r2, #6
 800567e:	17db      	asrs	r3, r3, #31
 8005680:	1ad5      	subs	r5, r2, r3
 8005682:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005686:	4a39      	ldr	r2, [pc, #228]	@ (800576c <cmd_gps_raw_callback+0x250>)
 8005688:	fb82 1203 	smull	r1, r2, r2, r3
 800568c:	1191      	asrs	r1, r2, #6
 800568e:	17da      	asrs	r2, r3, #31
 8005690:	1a88      	subs	r0, r1, r2
 8005692:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005696:	fb00 f202 	mul.w	r2, r0, r2
 800569a:	1a98      	subs	r0, r3, r2
                lat_deg, lat_min/1000, lat_min%1000, gps_data.lat_direction,
 800569c:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
            snprintf(buf, sizeof(buf),
 80056a0:	60bb      	str	r3, [r7, #8]
 80056a2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80056a6:	4a31      	ldr	r2, [pc, #196]	@ (800576c <cmd_gps_raw_callback+0x250>)
 80056a8:	fb82 1203 	smull	r1, r2, r2, r3
 80056ac:	1192      	asrs	r2, r2, #6
 80056ae:	17db      	asrs	r3, r3, #31
 80056b0:	1ad6      	subs	r6, r2, r3
 80056b2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80056b6:	4a2d      	ldr	r2, [pc, #180]	@ (800576c <cmd_gps_raw_callback+0x250>)
 80056b8:	fb82 1203 	smull	r1, r2, r2, r3
 80056bc:	1191      	asrs	r1, r2, #6
 80056be:	17da      	asrs	r2, r3, #31
 80056c0:	1a89      	subs	r1, r1, r2
 80056c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80056c6:	fb01 f202 	mul.w	r2, r1, r2
 80056ca:	1a99      	subs	r1, r3, r2
                lon_deg, lon_min/1000, lon_min%1000, gps_data.lon_direction,
 80056cc:	f897 3148 	ldrb.w	r3, [r7, #328]	@ 0x148
            snprintf(buf, sizeof(buf),
 80056d0:	607b      	str	r3, [r7, #4]
 80056d2:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
                alt_meters, alt_cm,
                speed_whole, speed_frac,
                gps_data.satellites,
                gps_data.fix_valid ? "Yes" : "No");
 80056d6:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
            snprintf(buf, sizeof(buf),
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <cmd_gps_raw_callback+0x1c6>
 80056de:	4b24      	ldr	r3, [pc, #144]	@ (8005770 <cmd_gps_raw_callback+0x254>)
 80056e0:	e000      	b.n	80056e4 <cmd_gps_raw_callback+0x1c8>
 80056e2:	4b24      	ldr	r3, [pc, #144]	@ (8005774 <cmd_gps_raw_callback+0x258>)
 80056e4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80056e8:	9312      	str	r3, [sp, #72]	@ 0x48
 80056ea:	9211      	str	r2, [sp, #68]	@ 0x44
 80056ec:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80056f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80056f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80056f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80056f8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80056fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80056fe:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8005702:	930d      	str	r3, [sp, #52]	@ 0x34
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	930c      	str	r3, [sp, #48]	@ 0x30
 8005708:	910b      	str	r1, [sp, #44]	@ 0x2c
 800570a:	960a      	str	r6, [sp, #40]	@ 0x28
 800570c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005710:	9309      	str	r3, [sp, #36]	@ 0x24
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	9308      	str	r3, [sp, #32]
 8005716:	9007      	str	r0, [sp, #28]
 8005718:	9506      	str	r5, [sp, #24]
 800571a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800571e:	9305      	str	r3, [sp, #20]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	9304      	str	r3, [sp, #16]
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	9303      	str	r3, [sp, #12]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	9302      	str	r3, [sp, #8]
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	9301      	str	r3, [sp, #4]
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	9300      	str	r3, [sp, #0]
 8005734:	4663      	mov	r3, ip
 8005736:	4a10      	ldr	r2, [pc, #64]	@ (8005778 <cmd_gps_raw_callback+0x25c>)
 8005738:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800573c:	4620      	mov	r0, r4
 800573e:	f003 fc93 	bl	8009068 <sniprintf>


        ush_print(self, buf);
 8005742:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005746:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800574a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800574e:	4611      	mov	r1, r2
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	f7fd fcdb 	bl	800310c <ush_print>
}
 8005756:	bf00      	nop
 8005758:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 800575c:	46bd      	mov	sp, r7
 800575e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005760:	476a6000 	.word	0x476a6000
 8005764:	42c80000 	.word	0x42c80000
 8005768:	41200000 	.word	0x41200000
 800576c:	10624dd3 	.word	0x10624dd3
 8005770:	0800aea4 	.word	0x0800aea4
 8005774:	0800aea8 	.word	0x0800aea8
 8005778:	0800aeac 	.word	0x0800aeac

0800577c <cmd_gps_init>:
};


static struct ush_node_object cmd_node_gps;

void cmd_gps_init(struct ush_object *ush) {
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
    ush_commands_add(ush, &cmd_node_gps, cmd_gps_files,
 8005784:	2306      	movs	r3, #6
 8005786:	4a04      	ldr	r2, [pc, #16]	@ (8005798 <cmd_gps_init+0x1c>)
 8005788:	4904      	ldr	r1, [pc, #16]	@ (800579c <cmd_gps_init+0x20>)
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7fe f839 	bl	8003802 <ush_commands_add>
                    sizeof(cmd_gps_files) / sizeof(cmd_gps_files[0]));
}
 8005790:	bf00      	nop
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	0800b740 	.word	0x0800b740
 800579c:	20000510 	.word	0x20000510

080057a0 <ush_buildin_cmd_help_callback>:
#if USH_CONFIG_ENABLE_FEATURE_COMMANDS == 1

#if USH_CONFIG_ENABLE_COMMAND_HELP == 1

void ush_buildin_cmd_help_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
 80057ac:	603b      	str	r3, [r7, #0]
        (void)file;

        switch (argc) {
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d003      	beq.n	80057bc <ush_buildin_cmd_help_callback+0x1c>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d00f      	beq.n	80057da <ush_buildin_cmd_help_callback+0x3a>
 80057ba:	e02e      	b.n	800581a <ush_buildin_cmd_help_callback+0x7a>
        case 1:
                self->process_node = self->commands;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	64da      	str	r2, [r3, #76]	@ 0x4c
                self->process_index = 0;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	659a      	str	r2, [r3, #88]	@ 0x58
                self->process_index_item = 0;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	65da      	str	r2, [r3, #92]	@ 0x5c
                ush_process_start(self, file);
 80057d0:	68b9      	ldr	r1, [r7, #8]
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f7fe fc47 	bl	8004066 <ush_process_start>
                break;
 80057d8:	e024      	b.n	8005824 <ush_buildin_cmd_help_callback+0x84>
        case 2: {
                struct ush_file_descriptor const *f = ush_file_find_by_name(self, argv[1]);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	3304      	adds	r3, #4
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4619      	mov	r1, r3
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f7fe f834 	bl	8003850 <ush_file_find_by_name>
 80057e8:	6178      	str	r0, [r7, #20]
                if (f == NULL) {
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d104      	bne.n	80057fa <ush_buildin_cmd_help_callback+0x5a>
                        ush_print_status(self, USH_STATUS_ERROR_FILE_NOT_FOUND);
 80057f0:	210b      	movs	r1, #11
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7fd fc76 	bl	80030e4 <ush_print_status>
                        return;
 80057f8:	e014      	b.n	8005824 <ush_buildin_cmd_help_callback+0x84>
                }
                if (f->help == NULL) {
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d104      	bne.n	800580c <ush_buildin_cmd_help_callback+0x6c>
                        ush_print_status(self, USH_STATUS_ERROR_FILE_NO_HELP);
 8005802:	210a      	movs	r1, #10
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f7fd fc6d 	bl	80030e4 <ush_print_status>
                        return;
 800580a:	e00b      	b.n	8005824 <ush_buildin_cmd_help_callback+0x84>
                }
                ush_print_no_newline(self, (char*)f->help);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	4619      	mov	r1, r3
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f7fd fc88 	bl	8003128 <ush_print_no_newline>
                break;
 8005818:	e004      	b.n	8005824 <ush_buildin_cmd_help_callback+0x84>
        }
        default:
                ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 800581a:	2106      	movs	r1, #6
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f7fd fc61 	bl	80030e4 <ush_print_status>
                break;
 8005822:	bf00      	nop
        }
}
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <ush_buildin_cmd_help_service>:

bool ush_buildin_cmd_help_service(struct ush_object *self, struct ush_file_descriptor const *file)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
        (void)file;

        USH_ASSERT(self != NULL);
        USH_ASSERT(file != NULL);

        bool processed = true;
 8005836:	2301      	movs	r3, #1
 8005838:	73fb      	strb	r3, [r7, #15]

        switch (self->state) {
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	791b      	ldrb	r3, [r3, #4]
 800583e:	2b0e      	cmp	r3, #14
 8005840:	f040 8082 	bne.w	8005948 <ush_buildin_cmd_help_service+0x11c>
        case USH_STATE_PROCESS_START:
                if (self->process_node == NULL) {
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005848:	2b00      	cmp	r3, #0
 800584a:	d103      	bne.n	8005854 <ush_buildin_cmd_help_service+0x28>
                        self->state = USH_STATE_RESET_PROMPT;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	711a      	strb	r2, [r3, #4]
                        break;
 8005852:	e07c      	b.n	800594e <ush_buildin_cmd_help_service+0x122>
                }

                if (self->process_index_item >= self->process_node->file_list_size) {
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	429a      	cmp	r2, r3
 8005860:	d30b      	bcc.n	800587a <ush_buildin_cmd_help_service+0x4e>
                        self->process_index = 0;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	659a      	str	r2, [r3, #88]	@ 0x58
                        self->process_index_item = 0;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	65da      	str	r2, [r3, #92]	@ 0x5c
                        self->process_node = self->process_node->next;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005872:	695a      	ldr	r2, [r3, #20]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	64da      	str	r2, [r3, #76]	@ 0x4c
                        break;
 8005878:	e069      	b.n	800594e <ush_buildin_cmd_help_service+0x122>
                }

                struct ush_file_descriptor const *f = &self->process_node->file_list[self->process_index_item];
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800587e:	6819      	ldr	r1, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005884:	4613      	mov	r3, r2
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	1a9b      	subs	r3, r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	440b      	add	r3, r1
 800588e:	60bb      	str	r3, [r7, #8]
                switch (self->process_index) {
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005894:	2b02      	cmp	r3, #2
 8005896:	d039      	beq.n	800590c <ush_buildin_cmd_help_service+0xe0>
 8005898:	2b02      	cmp	r3, #2
 800589a:	d853      	bhi.n	8005944 <ush_buildin_cmd_help_service+0x118>
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <ush_buildin_cmd_help_service+0x7a>
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d027      	beq.n	80058f4 <ush_buildin_cmd_help_service+0xc8>
                        self->process_index = 0;
                        self->process_index_item++;
                        break;
                default:
                        USH_ASSERT(false);
                        break;
 80058a4:	e04e      	b.n	8005944 <ush_buildin_cmd_help_service+0x118>
                        if (f->description != NULL) {
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00c      	beq.n	80058c8 <ush_buildin_cmd_help_service+0x9c>
                                sprintf(self->desc->output_buffer, "%-" USH_STRING(USH_CONFIG_FILENAME_ALIGN_SPACE) "s " USH_SHELL_FONT_COLOR_YELLOW "- " , (char*)f->name);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68d8      	ldr	r0, [r3, #12]
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	461a      	mov	r2, r3
 80058ba:	4927      	ldr	r1, [pc, #156]	@ (8005958 <ush_buildin_cmd_help_service+0x12c>)
 80058bc:	f003 fc08 	bl	80090d0 <siprintf>
                                self->process_index = 1;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80058c6:	e00b      	b.n	80058e0 <ush_buildin_cmd_help_service+0xb4>
                                sprintf(self->desc->output_buffer, "%s", (char*)f->name);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68d8      	ldr	r0, [r3, #12]
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	461a      	mov	r2, r3
 80058d4:	4921      	ldr	r1, [pc, #132]	@ (800595c <ush_buildin_cmd_help_service+0x130>)
 80058d6:	f003 fbfb 	bl	80090d0 <siprintf>
                                self->process_index = 2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2202      	movs	r2, #2
 80058de:	659a      	str	r2, [r3, #88]	@ 0x58
                        ush_write_pointer(self, self->desc->output_buffer, self->state);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68d9      	ldr	r1, [r3, #12]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	791b      	ldrb	r3, [r3, #4]
 80058ea:	461a      	mov	r2, r3
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f7ff f935 	bl	8004b5c <ush_write_pointer>
                        break;
 80058f2:	e028      	b.n	8005946 <ush_buildin_cmd_help_service+0x11a>
                        ush_write_pointer(self, (char*)f->description, self->state);
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	6859      	ldr	r1, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	791b      	ldrb	r3, [r3, #4]
 80058fc:	461a      	mov	r2, r3
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff f92c 	bl	8004b5c <ush_write_pointer>
                        self->process_index = 2;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	659a      	str	r2, [r3, #88]	@ 0x58
                        break;
 800590a:	e01c      	b.n	8005946 <ush_buildin_cmd_help_service+0x11a>
                        if (f->description != NULL) {
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d007      	beq.n	8005924 <ush_buildin_cmd_help_service+0xf8>
                                ush_write_pointer(self, USH_SHELL_FONT_STYLE_RESET "\r\n", self->state);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	791b      	ldrb	r3, [r3, #4]
 8005918:	461a      	mov	r2, r3
 800591a:	4911      	ldr	r1, [pc, #68]	@ (8005960 <ush_buildin_cmd_help_service+0x134>)
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff f91d 	bl	8004b5c <ush_write_pointer>
 8005922:	e006      	b.n	8005932 <ush_buildin_cmd_help_service+0x106>
                                ush_write_pointer(self, "\r\n", self->state);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	791b      	ldrb	r3, [r3, #4]
 8005928:	461a      	mov	r2, r3
 800592a:	490e      	ldr	r1, [pc, #56]	@ (8005964 <ush_buildin_cmd_help_service+0x138>)
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff f915 	bl	8004b5c <ush_write_pointer>
                        self->process_index = 0;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	659a      	str	r2, [r3, #88]	@ 0x58
                        self->process_index_item++;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	65da      	str	r2, [r3, #92]	@ 0x5c
                        break;
 8005942:	e000      	b.n	8005946 <ush_buildin_cmd_help_service+0x11a>
                        break;
 8005944:	bf00      	nop
                }
                break;
 8005946:	e002      	b.n	800594e <ush_buildin_cmd_help_service+0x122>
        default:
                processed = false;
 8005948:	2300      	movs	r3, #0
 800594a:	73fb      	strb	r3, [r7, #15]
                break;
 800594c:	bf00      	nop
        }

        return processed;
 800594e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3710      	adds	r7, #16
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	0800b1f0 	.word	0x0800b1f0
 800595c:	0800b200 	.word	0x0800b200
 8005960:	0800b204 	.word	0x0800b204
 8005964:	0800b20c 	.word	0x0800b20c

08005968 <hex_to_str>:
#include "rfm95.h"
#include "main.h"

extern SPI_HandleTypeDef hspi1;

static void hex_to_str(uint8_t value, char* str) {
 8005968:	b4b0      	push	{r4, r5, r7}
 800596a:	b089      	sub	sp, #36	@ 0x24
 800596c:	af00      	add	r7, sp, #0
 800596e:	4603      	mov	r3, r0
 8005970:	6039      	str	r1, [r7, #0]
 8005972:	71fb      	strb	r3, [r7, #7]
    const char hex_chars[] = "0123456789ABCDEF";
 8005974:	4b16      	ldr	r3, [pc, #88]	@ (80059d0 <hex_to_str+0x68>)
 8005976:	f107 040c 	add.w	r4, r7, #12
 800597a:	461d      	mov	r5, r3
 800597c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800597e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	7023      	strb	r3, [r4, #0]
    str[0] = '0';
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	2230      	movs	r2, #48	@ 0x30
 8005988:	701a      	strb	r2, [r3, #0]
    str[1] = 'x';
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	3301      	adds	r3, #1
 800598e:	2278      	movs	r2, #120	@ 0x78
 8005990:	701a      	strb	r2, [r3, #0]
    str[2] = hex_chars[(value >> 4) & 0xF];
 8005992:	79fb      	ldrb	r3, [r7, #7]
 8005994:	091b      	lsrs	r3, r3, #4
 8005996:	b2db      	uxtb	r3, r3
 8005998:	f003 020f 	and.w	r2, r3, #15
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	3302      	adds	r3, #2
 80059a0:	3220      	adds	r2, #32
 80059a2:	443a      	add	r2, r7
 80059a4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80059a8:	701a      	strb	r2, [r3, #0]
    str[3] = hex_chars[value & 0xF];
 80059aa:	79fb      	ldrb	r3, [r7, #7]
 80059ac:	f003 020f 	and.w	r2, r3, #15
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	3303      	adds	r3, #3
 80059b4:	3220      	adds	r2, #32
 80059b6:	443a      	add	r2, r7
 80059b8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80059bc:	701a      	strb	r2, [r3, #0]
    str[4] = '\0';
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	3304      	adds	r3, #4
 80059c2:	2200      	movs	r2, #0
 80059c4:	701a      	strb	r2, [r3, #0]
}
 80059c6:	bf00      	nop
 80059c8:	3724      	adds	r7, #36	@ 0x24
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bcb0      	pop	{r4, r5, r7}
 80059ce:	4770      	bx	lr
 80059d0:	0800b210 	.word	0x0800b210

080059d4 <cmd_rfm95_status_callback>:
    char buf[64];
    snprintf(buf, sizeof(buf), "%s: 0x%02X\r\n", reg_name, value);
    ush_print(self, buf);
}

static void cmd_rfm95_status_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 80059d4:	b5b0      	push	{r4, r5, r7, lr}
 80059d6:	f5ad 7d0a 	sub.w	sp, sp, #552	@ 0x228
 80059da:	af00      	add	r7, sp, #0
 80059dc:	f507 740a 	add.w	r4, r7, #552	@ 0x228
 80059e0:	f5a4 7407 	sub.w	r4, r4, #540	@ 0x21c
 80059e4:	6020      	str	r0, [r4, #0]
 80059e6:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 80059ea:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 80059ee:	6001      	str	r1, [r0, #0]
 80059f0:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80059f4:	f5a1 7109 	sub.w	r1, r1, #548	@ 0x224
 80059f8:	600a      	str	r2, [r1, #0]
 80059fa:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 80059fe:	f5a2 720a 	sub.w	r2, r2, #552	@ 0x228
 8005a02:	6013      	str	r3, [r2, #0]
    if (argc != 1) {
 8005a04:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8005a08:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d008      	beq.n	8005a24 <cmd_rfm95_status_callback+0x50>
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8005a12:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8005a16:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8005a1a:	2106      	movs	r1, #6
 8005a1c:	6818      	ldr	r0, [r3, #0]
 8005a1e:	f7fd fb61 	bl	80030e4 <ush_print_status>
 8005a22:	e307      	b.n	8006034 <cmd_rfm95_status_callback+0x660>
        return;
    }

    // Use a single large buffer for all output
    char output[512] = "";  // Start with empty string
 8005a24:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8005a28:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]
 8005a30:	3304      	adds	r3, #4
 8005a32:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 8005a36:	2100      	movs	r1, #0
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f003 fc1e 	bl	800927a <memset>
    char hex[8];

    // Version check
    uint8_t version = rfm95_read_reg(RFM95_REG_VERSION);
 8005a3e:	2042      	movs	r0, #66	@ 0x42
 8005a40:	f7fc fad8 	bl	8001ff4 <rfm95_read_reg>
 8005a44:	4603      	mov	r3, r0
 8005a46:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
    strcat(output, "Version: ");
 8005a4a:	f107 031c 	add.w	r3, r7, #28
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fa fb7e 	bl	8000150 <strlen>
 8005a54:	4603      	mov	r3, r0
 8005a56:	461a      	mov	r2, r3
 8005a58:	f107 031c 	add.w	r3, r7, #28
 8005a5c:	4413      	add	r3, r2
 8005a5e:	4971      	ldr	r1, [pc, #452]	@ (8005c24 <cmd_rfm95_status_callback+0x250>)
 8005a60:	461a      	mov	r2, r3
 8005a62:	460b      	mov	r3, r1
 8005a64:	cb03      	ldmia	r3!, {r0, r1}
 8005a66:	6010      	str	r0, [r2, #0]
 8005a68:	6051      	str	r1, [r2, #4]
 8005a6a:	881b      	ldrh	r3, [r3, #0]
 8005a6c:	8113      	strh	r3, [r2, #8]
    hex_to_str(version, hex);
 8005a6e:	f107 0214 	add.w	r2, r7, #20
 8005a72:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8005a76:	4611      	mov	r1, r2
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff ff75 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005a7e:	f107 0214 	add.w	r2, r7, #20
 8005a82:	f107 031c 	add.w	r3, r7, #28
 8005a86:	4611      	mov	r1, r2
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f003 fbc5 	bl	8009218 <strcat>
    strcat(output, " (should be 0x12)\r\n");
 8005a8e:	f107 031c 	add.w	r3, r7, #28
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fa fb5c 	bl	8000150 <strlen>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f107 031c 	add.w	r3, r7, #28
 8005aa0:	4413      	add	r3, r2
 8005aa2:	4a61      	ldr	r2, [pc, #388]	@ (8005c28 <cmd_rfm95_status_callback+0x254>)
 8005aa4:	461d      	mov	r5, r3
 8005aa6:	4614      	mov	r4, r2
 8005aa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005aaa:	6028      	str	r0, [r5, #0]
 8005aac:	6069      	str	r1, [r5, #4]
 8005aae:	60aa      	str	r2, [r5, #8]
 8005ab0:	60eb      	str	r3, [r5, #12]
 8005ab2:	6820      	ldr	r0, [r4, #0]
 8005ab4:	6128      	str	r0, [r5, #16]

    // Operation Mode
    uint8_t op_mode = rfm95_read_reg(RFM95_REG_OP_MODE);
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	f7fc fa9c 	bl	8001ff4 <rfm95_read_reg>
 8005abc:	4603      	mov	r3, r0
 8005abe:	f887 3222 	strb.w	r3, [r7, #546]	@ 0x222
    strcat(output, "Op Mode: ");
 8005ac2:	f107 031c 	add.w	r3, r7, #28
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7fa fb42 	bl	8000150 <strlen>
 8005acc:	4603      	mov	r3, r0
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f107 031c 	add.w	r3, r7, #28
 8005ad4:	4413      	add	r3, r2
 8005ad6:	4955      	ldr	r1, [pc, #340]	@ (8005c2c <cmd_rfm95_status_callback+0x258>)
 8005ad8:	461a      	mov	r2, r3
 8005ada:	460b      	mov	r3, r1
 8005adc:	cb03      	ldmia	r3!, {r0, r1}
 8005ade:	6010      	str	r0, [r2, #0]
 8005ae0:	6051      	str	r1, [r2, #4]
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	8113      	strh	r3, [r2, #8]
    hex_to_str(op_mode, hex);
 8005ae6:	f107 0214 	add.w	r2, r7, #20
 8005aea:	f897 3222 	ldrb.w	r3, [r7, #546]	@ 0x222
 8005aee:	4611      	mov	r1, r2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff ff39 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005af6:	f107 0214 	add.w	r2, r7, #20
 8005afa:	f107 031c 	add.w	r3, r7, #28
 8005afe:	4611      	mov	r1, r2
 8005b00:	4618      	mov	r0, r3
 8005b02:	f003 fb89 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005b06:	f107 031c 	add.w	r3, r7, #28
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fa fb20 	bl	8000150 <strlen>
 8005b10:	4603      	mov	r3, r0
 8005b12:	461a      	mov	r2, r3
 8005b14:	f107 031c 	add.w	r3, r7, #28
 8005b18:	4413      	add	r3, r2
 8005b1a:	4a45      	ldr	r2, [pc, #276]	@ (8005c30 <cmd_rfm95_status_callback+0x25c>)
 8005b1c:	8811      	ldrh	r1, [r2, #0]
 8005b1e:	7892      	ldrb	r2, [r2, #2]
 8005b20:	8019      	strh	r1, [r3, #0]
 8005b22:	709a      	strb	r2, [r3, #2]

    // Current Mode interpretation
    const char* mode_str;
    switch(op_mode & 0x07) {
 8005b24:	f897 3222 	ldrb.w	r3, [r7, #546]	@ 0x222
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	2b07      	cmp	r3, #7
 8005b2e:	d833      	bhi.n	8005b98 <cmd_rfm95_status_callback+0x1c4>
 8005b30:	a201      	add	r2, pc, #4	@ (adr r2, 8005b38 <cmd_rfm95_status_callback+0x164>)
 8005b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b36:	bf00      	nop
 8005b38:	08005b59 	.word	0x08005b59
 8005b3c:	08005b61 	.word	0x08005b61
 8005b40:	08005b69 	.word	0x08005b69
 8005b44:	08005b71 	.word	0x08005b71
 8005b48:	08005b79 	.word	0x08005b79
 8005b4c:	08005b81 	.word	0x08005b81
 8005b50:	08005b89 	.word	0x08005b89
 8005b54:	08005b91 	.word	0x08005b91
        case 0x00: mode_str = "SLEEP"; break;
 8005b58:	4b36      	ldr	r3, [pc, #216]	@ (8005c34 <cmd_rfm95_status_callback+0x260>)
 8005b5a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b5e:	e01f      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x01: mode_str = "STDBY"; break;
 8005b60:	4b35      	ldr	r3, [pc, #212]	@ (8005c38 <cmd_rfm95_status_callback+0x264>)
 8005b62:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b66:	e01b      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x02: mode_str = "FSTX"; break;
 8005b68:	4b34      	ldr	r3, [pc, #208]	@ (8005c3c <cmd_rfm95_status_callback+0x268>)
 8005b6a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b6e:	e017      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x03: mode_str = "TX"; break;
 8005b70:	4b33      	ldr	r3, [pc, #204]	@ (8005c40 <cmd_rfm95_status_callback+0x26c>)
 8005b72:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b76:	e013      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x04: mode_str = "FSRX"; break;
 8005b78:	4b32      	ldr	r3, [pc, #200]	@ (8005c44 <cmd_rfm95_status_callback+0x270>)
 8005b7a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b7e:	e00f      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x05: mode_str = "RXCONTINUOUS"; break;
 8005b80:	4b31      	ldr	r3, [pc, #196]	@ (8005c48 <cmd_rfm95_status_callback+0x274>)
 8005b82:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b86:	e00b      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x06: mode_str = "RXSINGLE"; break;
 8005b88:	4b30      	ldr	r3, [pc, #192]	@ (8005c4c <cmd_rfm95_status_callback+0x278>)
 8005b8a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b8e:	e007      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        case 0x07: mode_str = "CAD"; break;
 8005b90:	4b2f      	ldr	r3, [pc, #188]	@ (8005c50 <cmd_rfm95_status_callback+0x27c>)
 8005b92:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b96:	e003      	b.n	8005ba0 <cmd_rfm95_status_callback+0x1cc>
        default: mode_str = "UNKNOWN"; break;
 8005b98:	4b2e      	ldr	r3, [pc, #184]	@ (8005c54 <cmd_rfm95_status_callback+0x280>)
 8005b9a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8005b9e:	bf00      	nop
    }
    strcat(output, "Current Mode: ");
 8005ba0:	f107 031c 	add.w	r3, r7, #28
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7fa fad3 	bl	8000150 <strlen>
 8005baa:	4603      	mov	r3, r0
 8005bac:	461a      	mov	r2, r3
 8005bae:	f107 031c 	add.w	r3, r7, #28
 8005bb2:	4413      	add	r3, r2
 8005bb4:	4a28      	ldr	r2, [pc, #160]	@ (8005c58 <cmd_rfm95_status_callback+0x284>)
 8005bb6:	461c      	mov	r4, r3
 8005bb8:	4613      	mov	r3, r2
 8005bba:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005bbc:	6020      	str	r0, [r4, #0]
 8005bbe:	6061      	str	r1, [r4, #4]
 8005bc0:	60a2      	str	r2, [r4, #8]
 8005bc2:	881a      	ldrh	r2, [r3, #0]
 8005bc4:	789b      	ldrb	r3, [r3, #2]
 8005bc6:	81a2      	strh	r2, [r4, #12]
 8005bc8:	73a3      	strb	r3, [r4, #14]
    strcat(output, mode_str);
 8005bca:	f107 031c 	add.w	r3, r7, #28
 8005bce:	f8d7 1224 	ldr.w	r1, [r7, #548]	@ 0x224
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f003 fb20 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005bd8:	f107 031c 	add.w	r3, r7, #28
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fa fab7 	bl	8000150 <strlen>
 8005be2:	4603      	mov	r3, r0
 8005be4:	461a      	mov	r2, r3
 8005be6:	f107 031c 	add.w	r3, r7, #28
 8005bea:	4413      	add	r3, r2
 8005bec:	4a10      	ldr	r2, [pc, #64]	@ (8005c30 <cmd_rfm95_status_callback+0x25c>)
 8005bee:	8811      	ldrh	r1, [r2, #0]
 8005bf0:	7892      	ldrb	r2, [r2, #2]
 8005bf2:	8019      	strh	r1, [r3, #0]
 8005bf4:	709a      	strb	r2, [r3, #2]

    // LoRa Mode status
    strcat(output, "LoRa Mode: ");
 8005bf6:	f107 031c 	add.w	r3, r7, #28
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fa faa8 	bl	8000150 <strlen>
 8005c00:	4603      	mov	r3, r0
 8005c02:	461a      	mov	r2, r3
 8005c04:	f107 031c 	add.w	r3, r7, #28
 8005c08:	4413      	add	r3, r2
 8005c0a:	4a14      	ldr	r2, [pc, #80]	@ (8005c5c <cmd_rfm95_status_callback+0x288>)
 8005c0c:	461c      	mov	r4, r3
 8005c0e:	4613      	mov	r3, r2
 8005c10:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005c12:	6020      	str	r0, [r4, #0]
 8005c14:	6061      	str	r1, [r4, #4]
 8005c16:	60a2      	str	r2, [r4, #8]
    strcat(output, (op_mode & 0x80) ? "Yes" : "No");
 8005c18:	f997 3222 	ldrsb.w	r3, [r7, #546]	@ 0x222
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	da21      	bge.n	8005c64 <cmd_rfm95_status_callback+0x290>
 8005c20:	4a0f      	ldr	r2, [pc, #60]	@ (8005c60 <cmd_rfm95_status_callback+0x28c>)
 8005c22:	e020      	b.n	8005c66 <cmd_rfm95_status_callback+0x292>
 8005c24:	0800b234 	.word	0x0800b234
 8005c28:	0800b240 	.word	0x0800b240
 8005c2c:	0800b254 	.word	0x0800b254
 8005c30:	0800b260 	.word	0x0800b260
 8005c34:	0800b264 	.word	0x0800b264
 8005c38:	0800b26c 	.word	0x0800b26c
 8005c3c:	0800b274 	.word	0x0800b274
 8005c40:	0800b27c 	.word	0x0800b27c
 8005c44:	0800b280 	.word	0x0800b280
 8005c48:	0800b288 	.word	0x0800b288
 8005c4c:	0800b298 	.word	0x0800b298
 8005c50:	0800b2a4 	.word	0x0800b2a4
 8005c54:	0800b2a8 	.word	0x0800b2a8
 8005c58:	0800b2b0 	.word	0x0800b2b0
 8005c5c:	0800b2c0 	.word	0x0800b2c0
 8005c60:	0800b2cc 	.word	0x0800b2cc
 8005c64:	4ae4      	ldr	r2, [pc, #912]	@ (8005ff8 <cmd_rfm95_status_callback+0x624>)
 8005c66:	f107 031c 	add.w	r3, r7, #28
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f003 fad3 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005c72:	f107 031c 	add.w	r3, r7, #28
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fa fa6a 	bl	8000150 <strlen>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f107 031c 	add.w	r3, r7, #28
 8005c84:	4413      	add	r3, r2
 8005c86:	4add      	ldr	r2, [pc, #884]	@ (8005ffc <cmd_rfm95_status_callback+0x628>)
 8005c88:	8811      	ldrh	r1, [r2, #0]
 8005c8a:	7892      	ldrb	r2, [r2, #2]
 8005c8c:	8019      	strh	r1, [r3, #0]
 8005c8e:	709a      	strb	r2, [r3, #2]

    // Modem configuration
    uint8_t modem_conf1 = rfm95_read_reg(RFM95_REG_MODEM_CONFIG_1);
 8005c90:	201d      	movs	r0, #29
 8005c92:	f7fc f9af 	bl	8001ff4 <rfm95_read_reg>
 8005c96:	4603      	mov	r3, r0
 8005c98:	f887 3221 	strb.w	r3, [r7, #545]	@ 0x221
    strcat(output, "Modem Config 1: ");
 8005c9c:	f107 031c 	add.w	r3, r7, #28
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fa fa55 	bl	8000150 <strlen>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	461a      	mov	r2, r3
 8005caa:	f107 031c 	add.w	r3, r7, #28
 8005cae:	4413      	add	r3, r2
 8005cb0:	4ad3      	ldr	r2, [pc, #844]	@ (8006000 <cmd_rfm95_status_callback+0x62c>)
 8005cb2:	461d      	mov	r5, r3
 8005cb4:	4614      	mov	r4, r2
 8005cb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cb8:	6028      	str	r0, [r5, #0]
 8005cba:	6069      	str	r1, [r5, #4]
 8005cbc:	60aa      	str	r2, [r5, #8]
 8005cbe:	60eb      	str	r3, [r5, #12]
 8005cc0:	7823      	ldrb	r3, [r4, #0]
 8005cc2:	742b      	strb	r3, [r5, #16]
    hex_to_str(modem_conf1, hex);
 8005cc4:	f107 0214 	add.w	r2, r7, #20
 8005cc8:	f897 3221 	ldrb.w	r3, [r7, #545]	@ 0x221
 8005ccc:	4611      	mov	r1, r2
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff fe4a 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005cd4:	f107 0214 	add.w	r2, r7, #20
 8005cd8:	f107 031c 	add.w	r3, r7, #28
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f003 fa9a 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005ce4:	f107 031c 	add.w	r3, r7, #28
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fa fa31 	bl	8000150 <strlen>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	f107 031c 	add.w	r3, r7, #28
 8005cf6:	4413      	add	r3, r2
 8005cf8:	4ac0      	ldr	r2, [pc, #768]	@ (8005ffc <cmd_rfm95_status_callback+0x628>)
 8005cfa:	8811      	ldrh	r1, [r2, #0]
 8005cfc:	7892      	ldrb	r2, [r2, #2]
 8005cfe:	8019      	strh	r1, [r3, #0]
 8005d00:	709a      	strb	r2, [r3, #2]

    uint8_t modem_conf2 = rfm95_read_reg(RFM95_REG_MODEM_CONFIG_2);
 8005d02:	201e      	movs	r0, #30
 8005d04:	f7fc f976 	bl	8001ff4 <rfm95_read_reg>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f887 3220 	strb.w	r3, [r7, #544]	@ 0x220
    strcat(output, "Modem Config 2: ");
 8005d0e:	f107 031c 	add.w	r3, r7, #28
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fa fa1c 	bl	8000150 <strlen>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f107 031c 	add.w	r3, r7, #28
 8005d20:	4413      	add	r3, r2
 8005d22:	4ab8      	ldr	r2, [pc, #736]	@ (8006004 <cmd_rfm95_status_callback+0x630>)
 8005d24:	461d      	mov	r5, r3
 8005d26:	4614      	mov	r4, r2
 8005d28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d2a:	6028      	str	r0, [r5, #0]
 8005d2c:	6069      	str	r1, [r5, #4]
 8005d2e:	60aa      	str	r2, [r5, #8]
 8005d30:	60eb      	str	r3, [r5, #12]
 8005d32:	7823      	ldrb	r3, [r4, #0]
 8005d34:	742b      	strb	r3, [r5, #16]
    hex_to_str(modem_conf2, hex);
 8005d36:	f107 0214 	add.w	r2, r7, #20
 8005d3a:	f897 3220 	ldrb.w	r3, [r7, #544]	@ 0x220
 8005d3e:	4611      	mov	r1, r2
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff fe11 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005d46:	f107 0214 	add.w	r2, r7, #20
 8005d4a:	f107 031c 	add.w	r3, r7, #28
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f003 fa61 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005d56:	f107 031c 	add.w	r3, r7, #28
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fa f9f8 	bl	8000150 <strlen>
 8005d60:	4603      	mov	r3, r0
 8005d62:	461a      	mov	r2, r3
 8005d64:	f107 031c 	add.w	r3, r7, #28
 8005d68:	4413      	add	r3, r2
 8005d6a:	4aa4      	ldr	r2, [pc, #656]	@ (8005ffc <cmd_rfm95_status_callback+0x628>)
 8005d6c:	8811      	ldrh	r1, [r2, #0]
 8005d6e:	7892      	ldrb	r2, [r2, #2]
 8005d70:	8019      	strh	r1, [r3, #0]
 8005d72:	709a      	strb	r2, [r3, #2]

    // IRQ Flags
    uint8_t irq_flags = rfm95_read_reg(RFM95_REG_IRQ_FLAGS);
 8005d74:	2012      	movs	r0, #18
 8005d76:	f7fc f93d 	bl	8001ff4 <rfm95_read_reg>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
    strcat(output, "IRQ Flags: ");
 8005d80:	f107 031c 	add.w	r3, r7, #28
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7fa f9e3 	bl	8000150 <strlen>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	f107 031c 	add.w	r3, r7, #28
 8005d92:	4413      	add	r3, r2
 8005d94:	4a9c      	ldr	r2, [pc, #624]	@ (8006008 <cmd_rfm95_status_callback+0x634>)
 8005d96:	461c      	mov	r4, r3
 8005d98:	4613      	mov	r3, r2
 8005d9a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005d9c:	6020      	str	r0, [r4, #0]
 8005d9e:	6061      	str	r1, [r4, #4]
 8005da0:	60a2      	str	r2, [r4, #8]
    hex_to_str(irq_flags, hex);
 8005da2:	f107 0214 	add.w	r2, r7, #20
 8005da6:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005daa:	4611      	mov	r1, r2
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7ff fddb 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005db2:	f107 0214 	add.w	r2, r7, #20
 8005db6:	f107 031c 	add.w	r3, r7, #28
 8005dba:	4611      	mov	r1, r2
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f003 fa2b 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005dc2:	f107 031c 	add.w	r3, r7, #28
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fa f9c2 	bl	8000150 <strlen>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f107 031c 	add.w	r3, r7, #28
 8005dd4:	4413      	add	r3, r2
 8005dd6:	4a89      	ldr	r2, [pc, #548]	@ (8005ffc <cmd_rfm95_status_callback+0x628>)
 8005dd8:	8811      	ldrh	r1, [r2, #0]
 8005dda:	7892      	ldrb	r2, [r2, #2]
 8005ddc:	8019      	strh	r1, [r3, #0]
 8005dde:	709a      	strb	r2, [r3, #2]

    // Only add active flags
    if(irq_flags) {
 8005de0:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 80c8 	beq.w	8005f7a <cmd_rfm95_status_callback+0x5a6>
        if(irq_flags & 0x80) strcat(output, "  RxTimeout\r\n");
 8005dea:	f997 321f 	ldrsb.w	r3, [r7, #543]	@ 0x21f
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	da12      	bge.n	8005e18 <cmd_rfm95_status_callback+0x444>
 8005df2:	f107 031c 	add.w	r3, r7, #28
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fa f9aa 	bl	8000150 <strlen>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	461a      	mov	r2, r3
 8005e00:	f107 031c 	add.w	r3, r7, #28
 8005e04:	4413      	add	r3, r2
 8005e06:	4a81      	ldr	r2, [pc, #516]	@ (800600c <cmd_rfm95_status_callback+0x638>)
 8005e08:	461c      	mov	r4, r3
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005e0e:	6020      	str	r0, [r4, #0]
 8005e10:	6061      	str	r1, [r4, #4]
 8005e12:	60a2      	str	r2, [r4, #8]
 8005e14:	881b      	ldrh	r3, [r3, #0]
 8005e16:	81a3      	strh	r3, [r4, #12]
        if(irq_flags & 0x40) strcat(output, "  RxDone\r\n");
 8005e18:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d013      	beq.n	8005e4c <cmd_rfm95_status_callback+0x478>
 8005e24:	f107 031c 	add.w	r3, r7, #28
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fa f991 	bl	8000150 <strlen>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	461a      	mov	r2, r3
 8005e32:	f107 031c 	add.w	r3, r7, #28
 8005e36:	4413      	add	r3, r2
 8005e38:	4975      	ldr	r1, [pc, #468]	@ (8006010 <cmd_rfm95_status_callback+0x63c>)
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	cb03      	ldmia	r3!, {r0, r1}
 8005e40:	6010      	str	r0, [r2, #0]
 8005e42:	6051      	str	r1, [r2, #4]
 8005e44:	8819      	ldrh	r1, [r3, #0]
 8005e46:	789b      	ldrb	r3, [r3, #2]
 8005e48:	8111      	strh	r1, [r2, #8]
 8005e4a:	7293      	strb	r3, [r2, #10]
        if(irq_flags & 0x20) strcat(output, "  PayloadCrcError\r\n");
 8005e4c:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d013      	beq.n	8005e80 <cmd_rfm95_status_callback+0x4ac>
 8005e58:	f107 031c 	add.w	r3, r7, #28
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fa f977 	bl	8000150 <strlen>
 8005e62:	4603      	mov	r3, r0
 8005e64:	461a      	mov	r2, r3
 8005e66:	f107 031c 	add.w	r3, r7, #28
 8005e6a:	4413      	add	r3, r2
 8005e6c:	4a69      	ldr	r2, [pc, #420]	@ (8006014 <cmd_rfm95_status_callback+0x640>)
 8005e6e:	461d      	mov	r5, r3
 8005e70:	4614      	mov	r4, r2
 8005e72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e74:	6028      	str	r0, [r5, #0]
 8005e76:	6069      	str	r1, [r5, #4]
 8005e78:	60aa      	str	r2, [r5, #8]
 8005e7a:	60eb      	str	r3, [r5, #12]
 8005e7c:	6820      	ldr	r0, [r4, #0]
 8005e7e:	6128      	str	r0, [r5, #16]
        if(irq_flags & 0x10) strcat(output, "  ValidHeader\r\n");
 8005e80:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d011      	beq.n	8005eb0 <cmd_rfm95_status_callback+0x4dc>
 8005e8c:	f107 031c 	add.w	r3, r7, #28
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7fa f95d 	bl	8000150 <strlen>
 8005e96:	4603      	mov	r3, r0
 8005e98:	461a      	mov	r2, r3
 8005e9a:	f107 031c 	add.w	r3, r7, #28
 8005e9e:	4413      	add	r3, r2
 8005ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8006018 <cmd_rfm95_status_callback+0x644>)
 8005ea2:	461c      	mov	r4, r3
 8005ea4:	4615      	mov	r5, r2
 8005ea6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ea8:	6020      	str	r0, [r4, #0]
 8005eaa:	6061      	str	r1, [r4, #4]
 8005eac:	60a2      	str	r2, [r4, #8]
 8005eae:	60e3      	str	r3, [r4, #12]
        if(irq_flags & 0x08) strcat(output, "  TxDone\r\n");
 8005eb0:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d013      	beq.n	8005ee4 <cmd_rfm95_status_callback+0x510>
 8005ebc:	f107 031c 	add.w	r3, r7, #28
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7fa f945 	bl	8000150 <strlen>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	461a      	mov	r2, r3
 8005eca:	f107 031c 	add.w	r3, r7, #28
 8005ece:	4413      	add	r3, r2
 8005ed0:	4952      	ldr	r1, [pc, #328]	@ (800601c <cmd_rfm95_status_callback+0x648>)
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	cb03      	ldmia	r3!, {r0, r1}
 8005ed8:	6010      	str	r0, [r2, #0]
 8005eda:	6051      	str	r1, [r2, #4]
 8005edc:	8819      	ldrh	r1, [r3, #0]
 8005ede:	789b      	ldrb	r3, [r3, #2]
 8005ee0:	8111      	strh	r1, [r2, #8]
 8005ee2:	7293      	strb	r3, [r2, #10]
        if(irq_flags & 0x04) strcat(output, "  CadDone\r\n");
 8005ee4:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d010      	beq.n	8005f12 <cmd_rfm95_status_callback+0x53e>
 8005ef0:	f107 031c 	add.w	r3, r7, #28
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fa f92b 	bl	8000150 <strlen>
 8005efa:	4603      	mov	r3, r0
 8005efc:	461a      	mov	r2, r3
 8005efe:	f107 031c 	add.w	r3, r7, #28
 8005f02:	4413      	add	r3, r2
 8005f04:	4a46      	ldr	r2, [pc, #280]	@ (8006020 <cmd_rfm95_status_callback+0x64c>)
 8005f06:	461c      	mov	r4, r3
 8005f08:	4613      	mov	r3, r2
 8005f0a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005f0c:	6020      	str	r0, [r4, #0]
 8005f0e:	6061      	str	r1, [r4, #4]
 8005f10:	60a2      	str	r2, [r4, #8]
        if(irq_flags & 0x02) strcat(output, "  FhssChangeChannel\r\n");
 8005f12:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d015      	beq.n	8005f4a <cmd_rfm95_status_callback+0x576>
 8005f1e:	f107 031c 	add.w	r3, r7, #28
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fa f914 	bl	8000150 <strlen>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	f107 031c 	add.w	r3, r7, #28
 8005f30:	4413      	add	r3, r2
 8005f32:	4a3c      	ldr	r2, [pc, #240]	@ (8006024 <cmd_rfm95_status_callback+0x650>)
 8005f34:	461d      	mov	r5, r3
 8005f36:	4614      	mov	r4, r2
 8005f38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f3a:	6028      	str	r0, [r5, #0]
 8005f3c:	6069      	str	r1, [r5, #4]
 8005f3e:	60aa      	str	r2, [r5, #8]
 8005f40:	60eb      	str	r3, [r5, #12]
 8005f42:	6820      	ldr	r0, [r4, #0]
 8005f44:	6128      	str	r0, [r5, #16]
 8005f46:	88a3      	ldrh	r3, [r4, #4]
 8005f48:	82ab      	strh	r3, [r5, #20]
        if(irq_flags & 0x01) strcat(output, "  CadDetected\r\n");
 8005f4a:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d011      	beq.n	8005f7a <cmd_rfm95_status_callback+0x5a6>
 8005f56:	f107 031c 	add.w	r3, r7, #28
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fa f8f8 	bl	8000150 <strlen>
 8005f60:	4603      	mov	r3, r0
 8005f62:	461a      	mov	r2, r3
 8005f64:	f107 031c 	add.w	r3, r7, #28
 8005f68:	4413      	add	r3, r2
 8005f6a:	4a2f      	ldr	r2, [pc, #188]	@ (8006028 <cmd_rfm95_status_callback+0x654>)
 8005f6c:	461c      	mov	r4, r3
 8005f6e:	4615      	mov	r5, r2
 8005f70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f72:	6020      	str	r0, [r4, #0]
 8005f74:	6061      	str	r1, [r4, #4]
 8005f76:	60a2      	str	r2, [r4, #8]
 8005f78:	60e3      	str	r3, [r4, #12]
    }

    // PA settings
    uint8_t pa_config = rfm95_read_reg(RFM95_REG_PA_CONFIG);
 8005f7a:	2009      	movs	r0, #9
 8005f7c:	f7fc f83a 	bl	8001ff4 <rfm95_read_reg>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f887 321e 	strb.w	r3, [r7, #542]	@ 0x21e
    strcat(output, "PA Config: ");
 8005f86:	f107 031c 	add.w	r3, r7, #28
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fa f8e0 	bl	8000150 <strlen>
 8005f90:	4603      	mov	r3, r0
 8005f92:	461a      	mov	r2, r3
 8005f94:	f107 031c 	add.w	r3, r7, #28
 8005f98:	4413      	add	r3, r2
 8005f9a:	4a24      	ldr	r2, [pc, #144]	@ (800602c <cmd_rfm95_status_callback+0x658>)
 8005f9c:	461c      	mov	r4, r3
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005fa2:	6020      	str	r0, [r4, #0]
 8005fa4:	6061      	str	r1, [r4, #4]
 8005fa6:	60a2      	str	r2, [r4, #8]
    hex_to_str(pa_config, hex);
 8005fa8:	f107 0214 	add.w	r2, r7, #20
 8005fac:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7ff fcd8 	bl	8005968 <hex_to_str>
    strcat(output, hex);
 8005fb8:	f107 0214 	add.w	r2, r7, #20
 8005fbc:	f107 031c 	add.w	r3, r7, #28
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f003 f928 	bl	8009218 <strcat>
    strcat(output, "\r\n");
 8005fc8:	f107 031c 	add.w	r3, r7, #28
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fa f8bf 	bl	8000150 <strlen>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	f107 031c 	add.w	r3, r7, #28
 8005fda:	4413      	add	r3, r2
 8005fdc:	4a07      	ldr	r2, [pc, #28]	@ (8005ffc <cmd_rfm95_status_callback+0x628>)
 8005fde:	8811      	ldrh	r1, [r2, #0]
 8005fe0:	7892      	ldrb	r2, [r2, #2]
 8005fe2:	8019      	strh	r1, [r3, #0]
 8005fe4:	709a      	strb	r2, [r3, #2]

    // Send all output at once
    ush_print(self, output);
 8005fe6:	f107 021c 	add.w	r2, r7, #28
 8005fea:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8005fee:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	e01b      	b.n	8006030 <cmd_rfm95_status_callback+0x65c>
 8005ff8:	0800b2d0 	.word	0x0800b2d0
 8005ffc:	0800b260 	.word	0x0800b260
 8006000:	0800b2d4 	.word	0x0800b2d4
 8006004:	0800b2e8 	.word	0x0800b2e8
 8006008:	0800b2fc 	.word	0x0800b2fc
 800600c:	0800b308 	.word	0x0800b308
 8006010:	0800b318 	.word	0x0800b318
 8006014:	0800b324 	.word	0x0800b324
 8006018:	0800b338 	.word	0x0800b338
 800601c:	0800b348 	.word	0x0800b348
 8006020:	0800b354 	.word	0x0800b354
 8006024:	0800b360 	.word	0x0800b360
 8006028:	0800b378 	.word	0x0800b378
 800602c:	0800b388 	.word	0x0800b388
 8006030:	f7fd f86c 	bl	800310c <ush_print>
}
 8006034:	f507 770a 	add.w	r7, r7, #552	@ 0x228
 8006038:	46bd      	mov	sp, r7
 800603a:	bdb0      	pop	{r4, r5, r7, pc}

0800603c <cmd_lora_rx>:
//    ush_print(self, "RFM95 initialized successfully\r\n");
//}

bool lora_rx_mode = false;

void cmd_lora_rx(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
    if (argc != 2) {
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2b02      	cmp	r3, #2
 800604e:	d004      	beq.n	800605a <cmd_lora_rx+0x1e>
        ush_print(self, "Usage: lora_rx <on|off>");
 8006050:	4921      	ldr	r1, [pc, #132]	@ (80060d8 <cmd_lora_rx+0x9c>)
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7fd f85a 	bl	800310c <ush_print>
        return;
 8006058:	e03b      	b.n	80060d2 <cmd_lora_rx+0x96>
    }

    if (strcmp(argv[1], "on") == 0) {
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	3304      	adds	r3, #4
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	491e      	ldr	r1, [pc, #120]	@ (80060dc <cmd_lora_rx+0xa0>)
 8006062:	4618      	mov	r0, r3
 8006064:	f7fa f87c 	bl	8000160 <strcmp>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d117      	bne.n	800609e <cmd_lora_rx+0x62>
        // Initialize RX mode
        rfm95_write_reg(RFM95_REG_DIO_MAPPING_1, 0x00);
 800606e:	2100      	movs	r1, #0
 8006070:	2040      	movs	r0, #64	@ 0x40
 8006072:	f7fb ffe7 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_FIFO_RX_BASE, 0);
 8006076:	2100      	movs	r1, #0
 8006078:	200f      	movs	r0, #15
 800607a:	f7fb ffe3 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_FIFO_ADDR_PTR, 0);
 800607e:	2100      	movs	r1, #0
 8006080:	200d      	movs	r0, #13
 8006082:	f7fb ffdf 	bl	8002044 <rfm95_write_reg>
        rfm95_write_reg(RFM95_REG_OP_MODE, RFM95_MODE_RX_SINGLE);
 8006086:	2106      	movs	r1, #6
 8006088:	2001      	movs	r0, #1
 800608a:	f7fb ffdb 	bl	8002044 <rfm95_write_reg>

        lora_rx_mode = true;
 800608e:	4b14      	ldr	r3, [pc, #80]	@ (80060e0 <cmd_lora_rx+0xa4>)
 8006090:	2201      	movs	r2, #1
 8006092:	701a      	strb	r2, [r3, #0]
        ush_print(self, "LoRa receive mode enabled");
 8006094:	4913      	ldr	r1, [pc, #76]	@ (80060e4 <cmd_lora_rx+0xa8>)
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f7fd f838 	bl	800310c <ush_print>
 800609c:	e019      	b.n	80060d2 <cmd_lora_rx+0x96>
    }
    else if (strcmp(argv[1], "off") == 0) {
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	3304      	adds	r3, #4
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4910      	ldr	r1, [pc, #64]	@ (80060e8 <cmd_lora_rx+0xac>)
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fa f85a 	bl	8000160 <strcmp>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10b      	bne.n	80060ca <cmd_lora_rx+0x8e>
        // Clean exit from RX mode
        rfm95_clear_flags();  // Clear any pending interrupts
 80060b2:	f7fc f9c8 	bl	8002446 <rfm95_clear_flags>
        rfm95_standby();      // Return to standby mode
 80060b6:	f7fc f9b3 	bl	8002420 <rfm95_standby>

        lora_rx_mode = false;
 80060ba:	4b09      	ldr	r3, [pc, #36]	@ (80060e0 <cmd_lora_rx+0xa4>)
 80060bc:	2200      	movs	r2, #0
 80060be:	701a      	strb	r2, [r3, #0]
        ush_print(self, "LoRa receive mode disabled");
 80060c0:	490a      	ldr	r1, [pc, #40]	@ (80060ec <cmd_lora_rx+0xb0>)
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f7fd f822 	bl	800310c <ush_print>
 80060c8:	e003      	b.n	80060d2 <cmd_lora_rx+0x96>
    }
    else {
        ush_print(self, "Invalid argument. Use 'on' or 'off'");
 80060ca:	4909      	ldr	r1, [pc, #36]	@ (80060f0 <cmd_lora_rx+0xb4>)
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f7fd f81d 	bl	800310c <ush_print>
    }
}
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	0800b394 	.word	0x0800b394
 80060dc:	0800b3ac 	.word	0x0800b3ac
 80060e0:	20000528 	.word	0x20000528
 80060e4:	0800b3b0 	.word	0x0800b3b0
 80060e8:	0800b3cc 	.word	0x0800b3cc
 80060ec:	0800b3d0 	.word	0x0800b3d0
 80060f0:	0800b3ec 	.word	0x0800b3ec

080060f4 <cmd_rfm95_send_callback>:

static void cmd_rfm95_send_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 80060f4:	b5b0      	push	{r4, r5, r7, lr}
 80060f6:	b0ca      	sub	sp, #296	@ 0x128
 80060f8:	af02      	add	r7, sp, #8
 80060fa:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 80060fe:	f5a4 748a 	sub.w	r4, r4, #276	@ 0x114
 8006102:	6020      	str	r0, [r4, #0]
 8006104:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8006108:	f5a0 708c 	sub.w	r0, r0, #280	@ 0x118
 800610c:	6001      	str	r1, [r0, #0]
 800610e:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006112:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8006116:	600a      	str	r2, [r1, #0]
 8006118:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800611c:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8006120:	6013      	str	r3, [r2, #0]
    if (argc != 2) {
 8006122:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006126:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b02      	cmp	r3, #2
 800612e:	d008      	beq.n	8006142 <cmd_rfm95_send_callback+0x4e>
        ush_print(self, "Usage: send <message>\r\n");
 8006130:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006134:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006138:	4948      	ldr	r1, [pc, #288]	@ (800625c <cmd_rfm95_send_callback+0x168>)
 800613a:	6818      	ldr	r0, [r3, #0]
 800613c:	f7fc ffe6 	bl	800310c <ush_print>
 8006140:	e087      	b.n	8006252 <cmd_rfm95_send_callback+0x15e>
        return;
    }

    const char *message = argv[1];
 8006142:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006146:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    uint8_t len = strlen(message);
 8006152:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8006156:	f7f9 fffb 	bl	8000150 <strlen>
 800615a:	4603      	mov	r3, r0
 800615c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    char buf[256];
    int offset = 0;
 8006160:	2300      	movs	r3, #0
 8006162:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    if (len > FIXED_PACKET_LENGTH) {
 8006166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800616a:	2b20      	cmp	r3, #32
 800616c:	d912      	bls.n	8006194 <cmd_rfm95_send_callback+0xa0>
        offset += snprintf(buf + offset, sizeof(buf) - offset,
 800616e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006172:	f107 0214 	add.w	r2, r7, #20
 8006176:	18d0      	adds	r0, r2, r3
 8006178:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800617c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8006180:	2320      	movs	r3, #32
 8006182:	4a37      	ldr	r2, [pc, #220]	@ (8006260 <cmd_rfm95_send_callback+0x16c>)
 8006184:	f002 ff70 	bl	8009068 <sniprintf>
 8006188:	4602      	mov	r2, r0
 800618a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800618e:	4413      	add	r3, r2
 8006190:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            "Warning: Message too long - will be truncated to %d bytes\r\n",
            FIXED_PACKET_LENGTH);
    }

    offset += snprintf(buf + offset, sizeof(buf) - offset, "Sending %d bytes: %s\r\n",
 8006194:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006198:	f107 0214 	add.w	r2, r7, #20
 800619c:	18d0      	adds	r0, r2, r3
 800619e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061a2:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
        len > FIXED_PACKET_LENGTH ? FIXED_PACKET_LENGTH : len, message);
 80061a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061aa:	2b20      	cmp	r3, #32
 80061ac:	bf28      	it	cs
 80061ae:	2320      	movcs	r3, #32
 80061b0:	b2db      	uxtb	r3, r3
    offset += snprintf(buf + offset, sizeof(buf) - offset, "Sending %d bytes: %s\r\n",
 80061b2:	461a      	mov	r2, r3
 80061b4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	4613      	mov	r3, r2
 80061bc:	4a29      	ldr	r2, [pc, #164]	@ (8006264 <cmd_rfm95_send_callback+0x170>)
 80061be:	f002 ff53 	bl	8009068 <sniprintf>
 80061c2:	4602      	mov	r2, r0
 80061c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061c8:	4413      	add	r3, r2
 80061ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    if (!rfm95_send((uint8_t*)message, len)) {
 80061ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061d2:	4619      	mov	r1, r3
 80061d4:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80061d8:	f7fc f82e 	bl	8002238 <rfm95_send>
 80061dc:	4603      	mov	r3, r0
 80061de:	f083 0301 	eor.w	r3, r3, #1
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d013      	beq.n	8006210 <cmd_rfm95_send_callback+0x11c>
        offset += snprintf(buf + offset, sizeof(buf) - offset, "Failed to send message\r\n");
 80061e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061ec:	f107 0214 	add.w	r2, r7, #20
 80061f0:	18d0      	adds	r0, r2, r3
 80061f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80061f6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80061fa:	4a1b      	ldr	r2, [pc, #108]	@ (8006268 <cmd_rfm95_send_callback+0x174>)
 80061fc:	4619      	mov	r1, r3
 80061fe:	f002 ff33 	bl	8009068 <sniprintf>
 8006202:	4602      	mov	r2, r0
 8006204:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006208:	4413      	add	r3, r2
 800620a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800620e:	e016      	b.n	800623e <cmd_rfm95_send_callback+0x14a>
    } else {
        offset += snprintf(buf + offset, sizeof(buf) - offset,
 8006210:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006214:	f107 0214 	add.w	r2, r7, #20
 8006218:	18d4      	adds	r4, r2, r3
 800621a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800621e:	f5c3 7580 	rsb	r5, r3, #256	@ 0x100
            "Message sent successfully (RSSI: %ddBm)\r\n", rfm95_get_rssi());
 8006222:	f7fc f905 	bl	8002430 <rfm95_get_rssi>
 8006226:	4603      	mov	r3, r0
        offset += snprintf(buf + offset, sizeof(buf) - offset,
 8006228:	4a10      	ldr	r2, [pc, #64]	@ (800626c <cmd_rfm95_send_callback+0x178>)
 800622a:	4629      	mov	r1, r5
 800622c:	4620      	mov	r0, r4
 800622e:	f002 ff1b 	bl	8009068 <sniprintf>
 8006232:	4602      	mov	r2, r0
 8006234:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006238:	4413      	add	r3, r2
 800623a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    }

    ush_print(self, buf);
 800623e:	f107 0214 	add.w	r2, r7, #20
 8006242:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006246:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800624a:	4611      	mov	r1, r2
 800624c:	6818      	ldr	r0, [r3, #0]
 800624e:	f7fc ff5d 	bl	800310c <ush_print>
}
 8006252:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8006256:	46bd      	mov	sp, r7
 8006258:	bdb0      	pop	{r4, r5, r7, pc}
 800625a:	bf00      	nop
 800625c:	0800b410 	.word	0x0800b410
 8006260:	0800b428 	.word	0x0800b428
 8006264:	0800b464 	.word	0x0800b464
 8006268:	0800b47c 	.word	0x0800b47c
 800626c:	0800b498 	.word	0x0800b498

08006270 <cmd_rfm95_receive_callback>:



static void cmd_rfm95_receive_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[]) {
 8006270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006272:	f5ad 7d1b 	sub.w	sp, sp, #620	@ 0x26c
 8006276:	af02      	add	r7, sp, #8
 8006278:	f507 7418 	add.w	r4, r7, #608	@ 0x260
 800627c:	f5a4 7415 	sub.w	r4, r4, #596	@ 0x254
 8006280:	6020      	str	r0, [r4, #0]
 8006282:	f507 7018 	add.w	r0, r7, #608	@ 0x260
 8006286:	f5a0 7016 	sub.w	r0, r0, #600	@ 0x258
 800628a:	6001      	str	r1, [r0, #0]
 800628c:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 8006290:	f5a1 7117 	sub.w	r1, r1, #604	@ 0x25c
 8006294:	600a      	str	r2, [r1, #0]
 8006296:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800629a:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 800629e:	6013      	str	r3, [r2, #0]
   if (argc != 1) {
 80062a0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80062a4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d008      	beq.n	80062c0 <cmd_rfm95_receive_callback+0x50>
       ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 80062ae:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80062b2:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80062b6:	2106      	movs	r1, #6
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	f7fc ff13 	bl	80030e4 <ush_print_status>
       return;
 80062be:	e0af      	b.n	8006420 <cmd_rfm95_receive_callback+0x1b0>
   }

   uint8_t rx_data[64];
   uint8_t rx_len = FIXED_PACKET_LENGTH;
 80062c0:	2320      	movs	r3, #32
 80062c2:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
   uint32_t start = HAL_GetTick();
 80062c6:	f000 f9ad 	bl	8006624 <HAL_GetTick>
 80062ca:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
   char buf[512] = {0};
 80062ce:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80062d2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80062d6:	2200      	movs	r2, #0
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	3304      	adds	r3, #4
 80062dc:	f44f 72fe 	mov.w	r2, #508	@ 0x1fc
 80062e0:	2100      	movs	r1, #0
 80062e2:	4618      	mov	r0, r3
 80062e4:	f002 ffc9 	bl	800927a <memset>
   int offset = 0;
 80062e8:	2300      	movs	r3, #0
 80062ea:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

   while (HAL_GetTick() - start < 5000) {
 80062ee:	e076      	b.n	80063de <cmd_rfm95_receive_callback+0x16e>
       if (rfm95_receive(rx_data, &rx_len, 500)) {
 80062f0:	f207 2113 	addw	r1, r7, #531	@ 0x213
 80062f4:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80062f8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fb ffff 	bl	8002300 <rfm95_receive>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d06a      	beq.n	80063de <cmd_rfm95_receive_callback+0x16e>
           offset += snprintf(buf + offset, sizeof(buf) - offset,
 8006308:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800630c:	f107 0210 	add.w	r2, r7, #16
 8006310:	18d4      	adds	r4, r2, r3
 8006312:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8006316:	f5c3 7500 	rsb	r5, r3, #512	@ 0x200
 800631a:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 800631e:	461e      	mov	r6, r3
               "Received %d bytes (RSSI: %ddBm)\r\nHEX: ",
               rx_len, rfm95_get_rssi());
 8006320:	f7fc f886 	bl	8002430 <rfm95_get_rssi>
 8006324:	4603      	mov	r3, r0
           offset += snprintf(buf + offset, sizeof(buf) - offset,
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	4633      	mov	r3, r6
 800632a:	4a3f      	ldr	r2, [pc, #252]	@ (8006428 <cmd_rfm95_receive_callback+0x1b8>)
 800632c:	4629      	mov	r1, r5
 800632e:	4620      	mov	r0, r4
 8006330:	f002 fe9a 	bl	8009068 <sniprintf>
 8006334:	4602      	mov	r2, r0
 8006336:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800633a:	4413      	add	r3, r2
 800633c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

           for (int i = 0; i < rx_len; i++) {
 8006340:	2300      	movs	r3, #0
 8006342:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8006346:	e01c      	b.n	8006382 <cmd_rfm95_receive_callback+0x112>
               offset += snprintf(buf + offset, sizeof(buf) - offset, "%02X ", rx_data[i]);
 8006348:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800634c:	f107 0210 	add.w	r2, r7, #16
 8006350:	18d0      	adds	r0, r2, r3
 8006352:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8006356:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 800635a:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 800635e:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8006362:	4413      	add	r3, r2
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	4a31      	ldr	r2, [pc, #196]	@ (800642c <cmd_rfm95_receive_callback+0x1bc>)
 8006368:	f002 fe7e 	bl	8009068 <sniprintf>
 800636c:	4602      	mov	r2, r0
 800636e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8006372:	4413      	add	r3, r2
 8006374:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
           for (int i = 0; i < rx_len; i++) {
 8006378:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800637c:	3301      	adds	r3, #1
 800637e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8006382:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8006386:	461a      	mov	r2, r3
 8006388:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800638c:	4293      	cmp	r3, r2
 800638e:	dbdb      	blt.n	8006348 <cmd_rfm95_receive_callback+0xd8>
           }

           rx_data[rx_len] = 0;
 8006390:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8006394:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006398:	443b      	add	r3, r7
 800639a:	2200      	movs	r2, #0
 800639c:	f803 2c4c 	strb.w	r2, [r3, #-76]
           offset += snprintf(buf + offset, sizeof(buf) - offset, "\r\nASCII: %s\r\n", rx_data);
 80063a0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80063a4:	f107 0210 	add.w	r2, r7, #16
 80063a8:	18d0      	adds	r0, r2, r3
 80063aa:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80063ae:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 80063b2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80063b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006430 <cmd_rfm95_receive_callback+0x1c0>)
 80063b8:	f002 fe56 	bl	8009068 <sniprintf>
 80063bc:	4602      	mov	r2, r0
 80063be:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80063c2:	4413      	add	r3, r2
 80063c4:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
           ush_print(self, buf);
 80063c8:	f107 0210 	add.w	r2, r7, #16
 80063cc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80063d0:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80063d4:	4611      	mov	r1, r2
 80063d6:	6818      	ldr	r0, [r3, #0]
 80063d8:	f7fc fe98 	bl	800310c <ush_print>
           return;
 80063dc:	e020      	b.n	8006420 <cmd_rfm95_receive_callback+0x1b0>
   while (HAL_GetTick() - start < 5000) {
 80063de:	f000 f921 	bl	8006624 <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f241 3287 	movw	r2, #4999	@ 0x1387
 80063ee:	4293      	cmp	r3, r2
 80063f0:	f67f af7e 	bls.w	80062f0 <cmd_rfm95_receive_callback+0x80>
       }
   }

   rfm95_standby();
 80063f4:	f7fc f814 	bl	8002420 <rfm95_standby>
   snprintf(buf, sizeof(buf), "Timeout - no data received (RSSI: %ddBm)\r\n", rfm95_get_rssi());
 80063f8:	f7fc f81a 	bl	8002430 <rfm95_get_rssi>
 80063fc:	4603      	mov	r3, r0
 80063fe:	f107 0010 	add.w	r0, r7, #16
 8006402:	4a0c      	ldr	r2, [pc, #48]	@ (8006434 <cmd_rfm95_receive_callback+0x1c4>)
 8006404:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006408:	f002 fe2e 	bl	8009068 <sniprintf>
   ush_print(self, buf);
 800640c:	f107 0210 	add.w	r2, r7, #16
 8006410:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8006414:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8006418:	4611      	mov	r1, r2
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	f7fc fe76 	bl	800310c <ush_print>
}
 8006420:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8006424:	46bd      	mov	sp, r7
 8006426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006428:	0800b4c4 	.word	0x0800b4c4
 800642c:	0800b4ec 	.word	0x0800b4ec
 8006430:	0800b4f4 	.word	0x0800b4f4
 8006434:	0800b504 	.word	0x0800b504

08006438 <cmd_rfm95_init>:
    },
};

static struct ush_node_object cmd_node_rfm95;

void cmd_rfm95_init(struct ush_object *ush) {
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
    ush_commands_add(ush, &cmd_node_rfm95, cmd_rfm95_files,
 8006440:	2304      	movs	r3, #4
 8006442:	4a04      	ldr	r2, [pc, #16]	@ (8006454 <cmd_rfm95_init+0x1c>)
 8006444:	4904      	ldr	r1, [pc, #16]	@ (8006458 <cmd_rfm95_init+0x20>)
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fd f9db 	bl	8003802 <ush_commands_add>
                    sizeof(cmd_rfm95_files) / sizeof(cmd_rfm95_files[0]));
}
 800644c:	bf00      	nop
 800644e:	3708      	adds	r7, #8
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	0800b7e8 	.word	0x0800b7e8
 8006458:	2000052c 	.word	0x2000052c

0800645c <cmd_set_servo_callback>:
    SERVO_2 = 1,
    SERVO_COUNT
} servo_channel_t;

static void cmd_set_servo_callback(struct ush_object *self, struct ush_file_descriptor const *file, int argc, char *argv[])
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
 8006468:	603b      	str	r3, [r7, #0]
    if (argc != 3) {
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b03      	cmp	r3, #3
 800646e:	d004      	beq.n	800647a <cmd_set_servo_callback+0x1e>
        ush_print_status(self, USH_STATUS_ERROR_COMMAND_WRONG_ARGUMENTS);
 8006470:	2106      	movs	r1, #6
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f7fc fe36 	bl	80030e4 <ush_print_status>
        return;
 8006478:	e03a      	b.n	80064f0 <cmd_set_servo_callback+0x94>
    }

    int channel = atoi(argv[1]);
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	3304      	adds	r3, #4
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4618      	mov	r0, r3
 8006482:	f002 fded 	bl	8009060 <atoi>
 8006486:	61f8      	str	r0, [r7, #28]
    int angle = atoi(argv[2]);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	3308      	adds	r3, #8
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f002 fde6 	bl	8009060 <atoi>
 8006494:	61b8      	str	r0, [r7, #24]

    if (channel < 0 || channel >= SERVO_COUNT) {
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	2b00      	cmp	r3, #0
 800649a:	db02      	blt.n	80064a2 <cmd_set_servo_callback+0x46>
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	2b01      	cmp	r3, #1
 80064a0:	dd04      	ble.n	80064ac <cmd_set_servo_callback+0x50>
        ush_print(self, "Error: Invalid channel\r\n");
 80064a2:	4915      	ldr	r1, [pc, #84]	@ (80064f8 <cmd_set_servo_callback+0x9c>)
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f7fc fe31 	bl	800310c <ush_print>
        return;
 80064aa:	e021      	b.n	80064f0 <cmd_set_servo_callback+0x94>
    }

    if (angle < 0 || angle > 180) {
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	db02      	blt.n	80064b8 <cmd_set_servo_callback+0x5c>
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	2bb4      	cmp	r3, #180	@ 0xb4
 80064b6:	dd04      	ble.n	80064c2 <cmd_set_servo_callback+0x66>
        ush_print(self, "Error: Angle must be 0-180\r\n");
 80064b8:	4910      	ldr	r1, [pc, #64]	@ (80064fc <cmd_set_servo_callback+0xa0>)
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f7fc fe26 	bl	800310c <ush_print>
        return;
 80064c0:	e016      	b.n	80064f0 <cmd_set_servo_callback+0x94>
    }

    TIM_HandleTypeDef* timers[] = {&htim2, &htim3};
 80064c2:	4a0f      	ldr	r2, [pc, #60]	@ (8006500 <cmd_set_servo_callback+0xa4>)
 80064c4:	f107 0310 	add.w	r3, r7, #16
 80064c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80064cc:	e883 0003 	stmia.w	r3, {r0, r1}
    servo_set_angle(timers[channel], angle);
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	3320      	adds	r3, #32
 80064d6:	443b      	add	r3, r7
 80064d8:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80064dc:	69ba      	ldr	r2, [r7, #24]
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	4611      	mov	r1, r2
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7fc f960 	bl	80027a8 <servo_set_angle>

    ush_print_status(self, USH_STATUS_OK);
 80064e8:	2100      	movs	r1, #0
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f7fc fdfa 	bl	80030e4 <ush_print_status>
}
 80064f0:	3720      	adds	r7, #32
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	0800b5e8 	.word	0x0800b5e8
 80064fc:	0800b604 	.word	0x0800b604
 8006500:	0800b624 	.word	0x0800b624

08006504 <cmd_servo_init>:
// Node object for this module
static struct ush_node_object cmd_node_servo;

// Public init function
void cmd_servo_init(struct ush_object *ush)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
    ush_commands_add(ush, &cmd_node_servo, cmd_servo_files,
 800650c:	2301      	movs	r3, #1
 800650e:	4a04      	ldr	r2, [pc, #16]	@ (8006520 <cmd_servo_init+0x1c>)
 8006510:	4904      	ldr	r1, [pc, #16]	@ (8006524 <cmd_servo_init+0x20>)
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fd f975 	bl	8003802 <ush_commands_add>
                    sizeof(cmd_servo_files) / sizeof(cmd_servo_files[0]));
}
 8006518:	bf00      	nop
 800651a:	3708      	adds	r7, #8
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	0800b858 	.word	0x0800b858
 8006524:	20000544 	.word	0x20000544

08006528 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006528:	f7fc fd6e 	bl	8003008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800652c:	480b      	ldr	r0, [pc, #44]	@ (800655c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800652e:	490c      	ldr	r1, [pc, #48]	@ (8006560 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006530:	4a0c      	ldr	r2, [pc, #48]	@ (8006564 <LoopFillZerobss+0x16>)
  movs r3, #0
 8006532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006534:	e002      	b.n	800653c <LoopCopyDataInit>

08006536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800653a:	3304      	adds	r3, #4

0800653c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800653c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800653e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006540:	d3f9      	bcc.n	8006536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006542:	4a09      	ldr	r2, [pc, #36]	@ (8006568 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8006544:	4c09      	ldr	r4, [pc, #36]	@ (800656c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006548:	e001      	b.n	800654e <LoopFillZerobss>

0800654a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800654a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800654c:	3204      	adds	r2, #4

0800654e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800654e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006550:	d3fb      	bcc.n	800654a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006552:	f002 fea1 	bl	8009298 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006556:	f7fb fb4d 	bl	8001bf4 <main>
  bx lr
 800655a:	4770      	bx	lr
  ldr r0, =_sdata
 800655c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006560:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8006564:	0800ba00 	.word	0x0800ba00
  ldr r2, =_sbss
 8006568:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800656c:	200006a8 	.word	0x200006a8

08006570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006570:	e7fe      	b.n	8006570 <ADC1_2_IRQHandler>
	...

08006574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006578:	4b08      	ldr	r3, [pc, #32]	@ (800659c <HAL_Init+0x28>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a07      	ldr	r2, [pc, #28]	@ (800659c <HAL_Init+0x28>)
 800657e:	f043 0310 	orr.w	r3, r3, #16
 8006582:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006584:	2003      	movs	r0, #3
 8006586:	f000 f947 	bl	8006818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800658a:	200f      	movs	r0, #15
 800658c:	f000 f808 	bl	80065a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006590:	f7fc faea 	bl	8002b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40022000 	.word	0x40022000

080065a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80065a8:	4b12      	ldr	r3, [pc, #72]	@ (80065f4 <HAL_InitTick+0x54>)
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	4b12      	ldr	r3, [pc, #72]	@ (80065f8 <HAL_InitTick+0x58>)
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	4619      	mov	r1, r3
 80065b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80065b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80065ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80065be:	4618      	mov	r0, r3
 80065c0:	f000 f95f 	bl	8006882 <HAL_SYSTICK_Config>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e00e      	b.n	80065ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b0f      	cmp	r3, #15
 80065d2:	d80a      	bhi.n	80065ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80065d4:	2200      	movs	r2, #0
 80065d6:	6879      	ldr	r1, [r7, #4]
 80065d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065dc:	f000 f927 	bl	800682e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80065e0:	4a06      	ldr	r2, [pc, #24]	@ (80065fc <HAL_InitTick+0x5c>)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e000      	b.n	80065ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3708      	adds	r7, #8
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	20000010 	.word	0x20000010
 80065f8:	20000018 	.word	0x20000018
 80065fc:	20000014 	.word	0x20000014

08006600 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006600:	b480      	push	{r7}
 8006602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006604:	4b05      	ldr	r3, [pc, #20]	@ (800661c <HAL_IncTick+0x1c>)
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	461a      	mov	r2, r3
 800660a:	4b05      	ldr	r3, [pc, #20]	@ (8006620 <HAL_IncTick+0x20>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4413      	add	r3, r2
 8006610:	4a03      	ldr	r2, [pc, #12]	@ (8006620 <HAL_IncTick+0x20>)
 8006612:	6013      	str	r3, [r2, #0]
}
 8006614:	bf00      	nop
 8006616:	46bd      	mov	sp, r7
 8006618:	bc80      	pop	{r7}
 800661a:	4770      	bx	lr
 800661c:	20000018 	.word	0x20000018
 8006620:	2000055c 	.word	0x2000055c

08006624 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
  return uwTick;
 8006628:	4b02      	ldr	r3, [pc, #8]	@ (8006634 <HAL_GetTick+0x10>)
 800662a:	681b      	ldr	r3, [r3, #0]
}
 800662c:	4618      	mov	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr
 8006634:	2000055c 	.word	0x2000055c

08006638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006640:	f7ff fff0 	bl	8006624 <HAL_GetTick>
 8006644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006650:	d005      	beq.n	800665e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006652:	4b0a      	ldr	r3, [pc, #40]	@ (800667c <HAL_Delay+0x44>)
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	461a      	mov	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800665e:	bf00      	nop
 8006660:	f7ff ffe0 	bl	8006624 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	429a      	cmp	r2, r3
 800666e:	d8f7      	bhi.n	8006660 <HAL_Delay+0x28>
  {
  }
}
 8006670:	bf00      	nop
 8006672:	bf00      	nop
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	20000018 	.word	0x20000018

08006680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f003 0307 	and.w	r3, r3, #7
 800668e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006690:	4b0c      	ldr	r3, [pc, #48]	@ (80066c4 <__NVIC_SetPriorityGrouping+0x44>)
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800669c:	4013      	ands	r3, r2
 800669e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80066a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80066ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80066b2:	4a04      	ldr	r2, [pc, #16]	@ (80066c4 <__NVIC_SetPriorityGrouping+0x44>)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	60d3      	str	r3, [r2, #12]
}
 80066b8:	bf00      	nop
 80066ba:	3714      	adds	r7, #20
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	e000ed00 	.word	0xe000ed00

080066c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80066cc:	4b04      	ldr	r3, [pc, #16]	@ (80066e0 <__NVIC_GetPriorityGrouping+0x18>)
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	0a1b      	lsrs	r3, r3, #8
 80066d2:	f003 0307 	and.w	r3, r3, #7
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	e000ed00 	.word	0xe000ed00

080066e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	db0b      	blt.n	800670e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066f6:	79fb      	ldrb	r3, [r7, #7]
 80066f8:	f003 021f 	and.w	r2, r3, #31
 80066fc:	4906      	ldr	r1, [pc, #24]	@ (8006718 <__NVIC_EnableIRQ+0x34>)
 80066fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	2001      	movs	r0, #1
 8006706:	fa00 f202 	lsl.w	r2, r0, r2
 800670a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800670e:	bf00      	nop
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	bc80      	pop	{r7}
 8006716:	4770      	bx	lr
 8006718:	e000e100 	.word	0xe000e100

0800671c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	4603      	mov	r3, r0
 8006724:	6039      	str	r1, [r7, #0]
 8006726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800672c:	2b00      	cmp	r3, #0
 800672e:	db0a      	blt.n	8006746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	b2da      	uxtb	r2, r3
 8006734:	490c      	ldr	r1, [pc, #48]	@ (8006768 <__NVIC_SetPriority+0x4c>)
 8006736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800673a:	0112      	lsls	r2, r2, #4
 800673c:	b2d2      	uxtb	r2, r2
 800673e:	440b      	add	r3, r1
 8006740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006744:	e00a      	b.n	800675c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	b2da      	uxtb	r2, r3
 800674a:	4908      	ldr	r1, [pc, #32]	@ (800676c <__NVIC_SetPriority+0x50>)
 800674c:	79fb      	ldrb	r3, [r7, #7]
 800674e:	f003 030f 	and.w	r3, r3, #15
 8006752:	3b04      	subs	r3, #4
 8006754:	0112      	lsls	r2, r2, #4
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	440b      	add	r3, r1
 800675a:	761a      	strb	r2, [r3, #24]
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	bc80      	pop	{r7}
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	e000e100 	.word	0xe000e100
 800676c:	e000ed00 	.word	0xe000ed00

08006770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006770:	b480      	push	{r7}
 8006772:	b089      	sub	sp, #36	@ 0x24
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f003 0307 	and.w	r3, r3, #7
 8006782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f1c3 0307 	rsb	r3, r3, #7
 800678a:	2b04      	cmp	r3, #4
 800678c:	bf28      	it	cs
 800678e:	2304      	movcs	r3, #4
 8006790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	3304      	adds	r3, #4
 8006796:	2b06      	cmp	r3, #6
 8006798:	d902      	bls.n	80067a0 <NVIC_EncodePriority+0x30>
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	3b03      	subs	r3, #3
 800679e:	e000      	b.n	80067a2 <NVIC_EncodePriority+0x32>
 80067a0:	2300      	movs	r3, #0
 80067a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	fa02 f303 	lsl.w	r3, r2, r3
 80067ae:	43da      	mvns	r2, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	401a      	ands	r2, r3
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80067b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	fa01 f303 	lsl.w	r3, r1, r3
 80067c2:	43d9      	mvns	r1, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067c8:	4313      	orrs	r3, r2
         );
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3724      	adds	r7, #36	@ 0x24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bc80      	pop	{r7}
 80067d2:	4770      	bx	lr

080067d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3b01      	subs	r3, #1
 80067e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067e4:	d301      	bcc.n	80067ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80067e6:	2301      	movs	r3, #1
 80067e8:	e00f      	b.n	800680a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80067ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006814 <SysTick_Config+0x40>)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	3b01      	subs	r3, #1
 80067f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80067f2:	210f      	movs	r1, #15
 80067f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067f8:	f7ff ff90 	bl	800671c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80067fc:	4b05      	ldr	r3, [pc, #20]	@ (8006814 <SysTick_Config+0x40>)
 80067fe:	2200      	movs	r2, #0
 8006800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006802:	4b04      	ldr	r3, [pc, #16]	@ (8006814 <SysTick_Config+0x40>)
 8006804:	2207      	movs	r2, #7
 8006806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	e000e010 	.word	0xe000e010

08006818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f7ff ff2d 	bl	8006680 <__NVIC_SetPriorityGrouping>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800682e:	b580      	push	{r7, lr}
 8006830:	b086      	sub	sp, #24
 8006832:	af00      	add	r7, sp, #0
 8006834:	4603      	mov	r3, r0
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	607a      	str	r2, [r7, #4]
 800683a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006840:	f7ff ff42 	bl	80066c8 <__NVIC_GetPriorityGrouping>
 8006844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	68b9      	ldr	r1, [r7, #8]
 800684a:	6978      	ldr	r0, [r7, #20]
 800684c:	f7ff ff90 	bl	8006770 <NVIC_EncodePriority>
 8006850:	4602      	mov	r2, r0
 8006852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006856:	4611      	mov	r1, r2
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff ff5f 	bl	800671c <__NVIC_SetPriority>
}
 800685e:	bf00      	nop
 8006860:	3718      	adds	r7, #24
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b082      	sub	sp, #8
 800686a:	af00      	add	r7, sp, #0
 800686c:	4603      	mov	r3, r0
 800686e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff ff35 	bl	80066e4 <__NVIC_EnableIRQ>
}
 800687a:	bf00      	nop
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b082      	sub	sp, #8
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7ff ffa2 	bl	80067d4 <SysTick_Config>
 8006890:	4603      	mov	r3, r0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
	...

0800689c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800689c:	b480      	push	{r7}
 800689e:	b08b      	sub	sp, #44	@ 0x2c
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068a6:	2300      	movs	r3, #0
 80068a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80068aa:	2300      	movs	r3, #0
 80068ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068ae:	e169      	b.n	8006b84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80068b0:	2201      	movs	r2, #1
 80068b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b4:	fa02 f303 	lsl.w	r3, r2, r3
 80068b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69fa      	ldr	r2, [r7, #28]
 80068c0:	4013      	ands	r3, r2
 80068c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	f040 8158 	bne.w	8006b7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	4a9a      	ldr	r2, [pc, #616]	@ (8006b3c <HAL_GPIO_Init+0x2a0>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d05e      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
 80068d8:	4a98      	ldr	r2, [pc, #608]	@ (8006b3c <HAL_GPIO_Init+0x2a0>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d875      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 80068de:	4a98      	ldr	r2, [pc, #608]	@ (8006b40 <HAL_GPIO_Init+0x2a4>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d058      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
 80068e4:	4a96      	ldr	r2, [pc, #600]	@ (8006b40 <HAL_GPIO_Init+0x2a4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d86f      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 80068ea:	4a96      	ldr	r2, [pc, #600]	@ (8006b44 <HAL_GPIO_Init+0x2a8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d052      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
 80068f0:	4a94      	ldr	r2, [pc, #592]	@ (8006b44 <HAL_GPIO_Init+0x2a8>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d869      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 80068f6:	4a94      	ldr	r2, [pc, #592]	@ (8006b48 <HAL_GPIO_Init+0x2ac>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d04c      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
 80068fc:	4a92      	ldr	r2, [pc, #584]	@ (8006b48 <HAL_GPIO_Init+0x2ac>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d863      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 8006902:	4a92      	ldr	r2, [pc, #584]	@ (8006b4c <HAL_GPIO_Init+0x2b0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d046      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
 8006908:	4a90      	ldr	r2, [pc, #576]	@ (8006b4c <HAL_GPIO_Init+0x2b0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d85d      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 800690e:	2b12      	cmp	r3, #18
 8006910:	d82a      	bhi.n	8006968 <HAL_GPIO_Init+0xcc>
 8006912:	2b12      	cmp	r3, #18
 8006914:	d859      	bhi.n	80069ca <HAL_GPIO_Init+0x12e>
 8006916:	a201      	add	r2, pc, #4	@ (adr r2, 800691c <HAL_GPIO_Init+0x80>)
 8006918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691c:	08006997 	.word	0x08006997
 8006920:	08006971 	.word	0x08006971
 8006924:	08006983 	.word	0x08006983
 8006928:	080069c5 	.word	0x080069c5
 800692c:	080069cb 	.word	0x080069cb
 8006930:	080069cb 	.word	0x080069cb
 8006934:	080069cb 	.word	0x080069cb
 8006938:	080069cb 	.word	0x080069cb
 800693c:	080069cb 	.word	0x080069cb
 8006940:	080069cb 	.word	0x080069cb
 8006944:	080069cb 	.word	0x080069cb
 8006948:	080069cb 	.word	0x080069cb
 800694c:	080069cb 	.word	0x080069cb
 8006950:	080069cb 	.word	0x080069cb
 8006954:	080069cb 	.word	0x080069cb
 8006958:	080069cb 	.word	0x080069cb
 800695c:	080069cb 	.word	0x080069cb
 8006960:	08006979 	.word	0x08006979
 8006964:	0800698d 	.word	0x0800698d
 8006968:	4a79      	ldr	r2, [pc, #484]	@ (8006b50 <HAL_GPIO_Init+0x2b4>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d013      	beq.n	8006996 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800696e:	e02c      	b.n	80069ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	623b      	str	r3, [r7, #32]
          break;
 8006976:	e029      	b.n	80069cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	3304      	adds	r3, #4
 800697e:	623b      	str	r3, [r7, #32]
          break;
 8006980:	e024      	b.n	80069cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	3308      	adds	r3, #8
 8006988:	623b      	str	r3, [r7, #32]
          break;
 800698a:	e01f      	b.n	80069cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	330c      	adds	r3, #12
 8006992:	623b      	str	r3, [r7, #32]
          break;
 8006994:	e01a      	b.n	80069cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d102      	bne.n	80069a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800699e:	2304      	movs	r3, #4
 80069a0:	623b      	str	r3, [r7, #32]
          break;
 80069a2:	e013      	b.n	80069cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d105      	bne.n	80069b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069ac:	2308      	movs	r3, #8
 80069ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	69fa      	ldr	r2, [r7, #28]
 80069b4:	611a      	str	r2, [r3, #16]
          break;
 80069b6:	e009      	b.n	80069cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069b8:	2308      	movs	r3, #8
 80069ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	69fa      	ldr	r2, [r7, #28]
 80069c0:	615a      	str	r2, [r3, #20]
          break;
 80069c2:	e003      	b.n	80069cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80069c4:	2300      	movs	r3, #0
 80069c6:	623b      	str	r3, [r7, #32]
          break;
 80069c8:	e000      	b.n	80069cc <HAL_GPIO_Init+0x130>
          break;
 80069ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	2bff      	cmp	r3, #255	@ 0xff
 80069d0:	d801      	bhi.n	80069d6 <HAL_GPIO_Init+0x13a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	e001      	b.n	80069da <HAL_GPIO_Init+0x13e>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	3304      	adds	r3, #4
 80069da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	2bff      	cmp	r3, #255	@ 0xff
 80069e0:	d802      	bhi.n	80069e8 <HAL_GPIO_Init+0x14c>
 80069e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	e002      	b.n	80069ee <HAL_GPIO_Init+0x152>
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	3b08      	subs	r3, #8
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	210f      	movs	r1, #15
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	fa01 f303 	lsl.w	r3, r1, r3
 80069fc:	43db      	mvns	r3, r3
 80069fe:	401a      	ands	r2, r3
 8006a00:	6a39      	ldr	r1, [r7, #32]
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	fa01 f303 	lsl.w	r3, r1, r3
 8006a08:	431a      	orrs	r2, r3
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 80b1 	beq.w	8006b7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8006b54 <HAL_GPIO_Init+0x2b8>)
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	4a4c      	ldr	r2, [pc, #304]	@ (8006b54 <HAL_GPIO_Init+0x2b8>)
 8006a22:	f043 0301 	orr.w	r3, r3, #1
 8006a26:	6193      	str	r3, [r2, #24]
 8006a28:	4b4a      	ldr	r3, [pc, #296]	@ (8006b54 <HAL_GPIO_Init+0x2b8>)
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	60bb      	str	r3, [r7, #8]
 8006a32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006a34:	4a48      	ldr	r2, [pc, #288]	@ (8006b58 <HAL_GPIO_Init+0x2bc>)
 8006a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a38:	089b      	lsrs	r3, r3, #2
 8006a3a:	3302      	adds	r3, #2
 8006a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a44:	f003 0303 	and.w	r3, r3, #3
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	220f      	movs	r2, #15
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	43db      	mvns	r3, r3
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	4013      	ands	r3, r2
 8006a56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a40      	ldr	r2, [pc, #256]	@ (8006b5c <HAL_GPIO_Init+0x2c0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d013      	beq.n	8006a88 <HAL_GPIO_Init+0x1ec>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a3f      	ldr	r2, [pc, #252]	@ (8006b60 <HAL_GPIO_Init+0x2c4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00d      	beq.n	8006a84 <HAL_GPIO_Init+0x1e8>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a3e      	ldr	r2, [pc, #248]	@ (8006b64 <HAL_GPIO_Init+0x2c8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d007      	beq.n	8006a80 <HAL_GPIO_Init+0x1e4>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a3d      	ldr	r2, [pc, #244]	@ (8006b68 <HAL_GPIO_Init+0x2cc>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d101      	bne.n	8006a7c <HAL_GPIO_Init+0x1e0>
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e006      	b.n	8006a8a <HAL_GPIO_Init+0x1ee>
 8006a7c:	2304      	movs	r3, #4
 8006a7e:	e004      	b.n	8006a8a <HAL_GPIO_Init+0x1ee>
 8006a80:	2302      	movs	r3, #2
 8006a82:	e002      	b.n	8006a8a <HAL_GPIO_Init+0x1ee>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <HAL_GPIO_Init+0x1ee>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a8c:	f002 0203 	and.w	r2, r2, #3
 8006a90:	0092      	lsls	r2, r2, #2
 8006a92:	4093      	lsls	r3, r2
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006a9a:	492f      	ldr	r1, [pc, #188]	@ (8006b58 <HAL_GPIO_Init+0x2bc>)
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	089b      	lsrs	r3, r3, #2
 8006aa0:	3302      	adds	r3, #2
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d006      	beq.n	8006ac2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	492c      	ldr	r1, [pc, #176]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	608b      	str	r3, [r1, #8]
 8006ac0:	e006      	b.n	8006ad0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	43db      	mvns	r3, r3
 8006aca:	4928      	ldr	r1, [pc, #160]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006acc:	4013      	ands	r3, r2
 8006ace:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d006      	beq.n	8006aea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006adc:	4b23      	ldr	r3, [pc, #140]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006ade:	68da      	ldr	r2, [r3, #12]
 8006ae0:	4922      	ldr	r1, [pc, #136]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60cb      	str	r3, [r1, #12]
 8006ae8:	e006      	b.n	8006af8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006aea:	4b20      	ldr	r3, [pc, #128]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	43db      	mvns	r3, r3
 8006af2:	491e      	ldr	r1, [pc, #120]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006af4:	4013      	ands	r3, r2
 8006af6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d006      	beq.n	8006b12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b04:	4b19      	ldr	r3, [pc, #100]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	4918      	ldr	r1, [pc, #96]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	604b      	str	r3, [r1, #4]
 8006b10:	e006      	b.n	8006b20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b12:	4b16      	ldr	r3, [pc, #88]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	43db      	mvns	r3, r3
 8006b1a:	4914      	ldr	r1, [pc, #80]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d021      	beq.n	8006b70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	490e      	ldr	r1, [pc, #56]	@ (8006b6c <HAL_GPIO_Init+0x2d0>)
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	600b      	str	r3, [r1, #0]
 8006b38:	e021      	b.n	8006b7e <HAL_GPIO_Init+0x2e2>
 8006b3a:	bf00      	nop
 8006b3c:	10320000 	.word	0x10320000
 8006b40:	10310000 	.word	0x10310000
 8006b44:	10220000 	.word	0x10220000
 8006b48:	10210000 	.word	0x10210000
 8006b4c:	10120000 	.word	0x10120000
 8006b50:	10110000 	.word	0x10110000
 8006b54:	40021000 	.word	0x40021000
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40010800 	.word	0x40010800
 8006b60:	40010c00 	.word	0x40010c00
 8006b64:	40011000 	.word	0x40011000
 8006b68:	40011400 	.word	0x40011400
 8006b6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba0 <HAL_GPIO_Init+0x304>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	43db      	mvns	r3, r3
 8006b78:	4909      	ldr	r1, [pc, #36]	@ (8006ba0 <HAL_GPIO_Init+0x304>)
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b80:	3301      	adds	r3, #1
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f47f ae8e 	bne.w	80068b0 <HAL_GPIO_Init+0x14>
  }
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop
 8006b98:	372c      	adds	r7, #44	@ 0x2c
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bc80      	pop	{r7}
 8006b9e:	4770      	bx	lr
 8006ba0:	40010400 	.word	0x40010400

08006ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	460b      	mov	r3, r1
 8006bae:	807b      	strh	r3, [r7, #2]
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006bb4:	787b      	ldrb	r3, [r7, #1]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006bba:	887a      	ldrh	r2, [r7, #2]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006bc0:	e003      	b.n	8006bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006bc2:	887b      	ldrh	r3, [r7, #2]
 8006bc4:	041a      	lsls	r2, r3, #16
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	611a      	str	r2, [r3, #16]
}
 8006bca:	bf00      	nop
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bc80      	pop	{r7}
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	4603      	mov	r3, r0
 8006bdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006bde:	4b08      	ldr	r3, [pc, #32]	@ (8006c00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006be0:	695a      	ldr	r2, [r3, #20]
 8006be2:	88fb      	ldrh	r3, [r7, #6]
 8006be4:	4013      	ands	r3, r2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d006      	beq.n	8006bf8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bea:	4a05      	ldr	r2, [pc, #20]	@ (8006c00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bec:	88fb      	ldrh	r3, [r7, #6]
 8006bee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bf0:	88fb      	ldrh	r3, [r7, #6]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fb fa66 	bl	80020c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bf8:	bf00      	nop
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	40010400 	.word	0x40010400

08006c04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e12b      	b.n	8006e6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d106      	bne.n	8006c30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f7fb ffce 	bl	8002bcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2224      	movs	r2, #36	@ 0x24
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0201 	bic.w	r2, r2, #1
 8006c46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006c68:	f000 fcda 	bl	8007620 <HAL_RCC_GetPCLK1Freq>
 8006c6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	4a81      	ldr	r2, [pc, #516]	@ (8006e78 <HAL_I2C_Init+0x274>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d807      	bhi.n	8006c88 <HAL_I2C_Init+0x84>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	4a80      	ldr	r2, [pc, #512]	@ (8006e7c <HAL_I2C_Init+0x278>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	bf94      	ite	ls
 8006c80:	2301      	movls	r3, #1
 8006c82:	2300      	movhi	r3, #0
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	e006      	b.n	8006c96 <HAL_I2C_Init+0x92>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	4a7d      	ldr	r2, [pc, #500]	@ (8006e80 <HAL_I2C_Init+0x27c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	bf94      	ite	ls
 8006c90:	2301      	movls	r3, #1
 8006c92:	2300      	movhi	r3, #0
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e0e7      	b.n	8006e6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	4a78      	ldr	r2, [pc, #480]	@ (8006e84 <HAL_I2C_Init+0x280>)
 8006ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ca6:	0c9b      	lsrs	r3, r3, #18
 8006ca8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68ba      	ldr	r2, [r7, #8]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8006e78 <HAL_I2C_Init+0x274>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d802      	bhi.n	8006cd8 <HAL_I2C_Init+0xd4>
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	e009      	b.n	8006cec <HAL_I2C_Init+0xe8>
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006cde:	fb02 f303 	mul.w	r3, r2, r3
 8006ce2:	4a69      	ldr	r2, [pc, #420]	@ (8006e88 <HAL_I2C_Init+0x284>)
 8006ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce8:	099b      	lsrs	r3, r3, #6
 8006cea:	3301      	adds	r3, #1
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	6812      	ldr	r2, [r2, #0]
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	69db      	ldr	r3, [r3, #28]
 8006cfa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006cfe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	495c      	ldr	r1, [pc, #368]	@ (8006e78 <HAL_I2C_Init+0x274>)
 8006d08:	428b      	cmp	r3, r1
 8006d0a:	d819      	bhi.n	8006d40 <HAL_I2C_Init+0x13c>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	1e59      	subs	r1, r3, #1
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006d20:	400b      	ands	r3, r1
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <HAL_I2C_Init+0x138>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	1e59      	subs	r1, r3, #1
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d34:	3301      	adds	r3, #1
 8006d36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d3a:	e051      	b.n	8006de0 <HAL_I2C_Init+0x1dc>
 8006d3c:	2304      	movs	r3, #4
 8006d3e:	e04f      	b.n	8006de0 <HAL_I2C_Init+0x1dc>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d111      	bne.n	8006d6c <HAL_I2C_Init+0x168>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	1e58      	subs	r0, r3, #1
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6859      	ldr	r1, [r3, #4]
 8006d50:	460b      	mov	r3, r1
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	440b      	add	r3, r1
 8006d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	bf0c      	ite	eq
 8006d64:	2301      	moveq	r3, #1
 8006d66:	2300      	movne	r3, #0
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	e012      	b.n	8006d92 <HAL_I2C_Init+0x18e>
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	1e58      	subs	r0, r3, #1
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6859      	ldr	r1, [r3, #4]
 8006d74:	460b      	mov	r3, r1
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	440b      	add	r3, r1
 8006d7a:	0099      	lsls	r1, r3, #2
 8006d7c:	440b      	add	r3, r1
 8006d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d82:	3301      	adds	r3, #1
 8006d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	bf0c      	ite	eq
 8006d8c:	2301      	moveq	r3, #1
 8006d8e:	2300      	movne	r3, #0
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <HAL_I2C_Init+0x196>
 8006d96:	2301      	movs	r3, #1
 8006d98:	e022      	b.n	8006de0 <HAL_I2C_Init+0x1dc>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10e      	bne.n	8006dc0 <HAL_I2C_Init+0x1bc>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	1e58      	subs	r0, r3, #1
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6859      	ldr	r1, [r3, #4]
 8006daa:	460b      	mov	r3, r1
 8006dac:	005b      	lsls	r3, r3, #1
 8006dae:	440b      	add	r3, r1
 8006db0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006db4:	3301      	adds	r3, #1
 8006db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dbe:	e00f      	b.n	8006de0 <HAL_I2C_Init+0x1dc>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	1e58      	subs	r0, r3, #1
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6859      	ldr	r1, [r3, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	440b      	add	r3, r1
 8006dce:	0099      	lsls	r1, r3, #2
 8006dd0:	440b      	add	r3, r1
 8006dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ddc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006de0:	6879      	ldr	r1, [r7, #4]
 8006de2:	6809      	ldr	r1, [r1, #0]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	69da      	ldr	r2, [r3, #28]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	430a      	orrs	r2, r1
 8006e02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006e0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6911      	ldr	r1, [r2, #16]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	68d2      	ldr	r2, [r2, #12]
 8006e1a:	4311      	orrs	r1, r2
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	430b      	orrs	r3, r1
 8006e22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	695a      	ldr	r2, [r3, #20]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0201 	orr.w	r2, r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	000186a0 	.word	0x000186a0
 8006e7c:	001e847f 	.word	0x001e847f
 8006e80:	003d08ff 	.word	0x003d08ff
 8006e84:	431bde83 	.word	0x431bde83
 8006e88:	10624dd3 	.word	0x10624dd3

08006e8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e272      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 8087 	beq.w	8006fba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006eac:	4b92      	ldr	r3, [pc, #584]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f003 030c 	and.w	r3, r3, #12
 8006eb4:	2b04      	cmp	r3, #4
 8006eb6:	d00c      	beq.n	8006ed2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006eb8:	4b8f      	ldr	r3, [pc, #572]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	f003 030c 	and.w	r3, r3, #12
 8006ec0:	2b08      	cmp	r3, #8
 8006ec2:	d112      	bne.n	8006eea <HAL_RCC_OscConfig+0x5e>
 8006ec4:	4b8c      	ldr	r3, [pc, #560]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ed0:	d10b      	bne.n	8006eea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ed2:	4b89      	ldr	r3, [pc, #548]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d06c      	beq.n	8006fb8 <HAL_RCC_OscConfig+0x12c>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d168      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e24c      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ef2:	d106      	bne.n	8006f02 <HAL_RCC_OscConfig+0x76>
 8006ef4:	4b80      	ldr	r3, [pc, #512]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a7f      	ldr	r2, [pc, #508]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006efe:	6013      	str	r3, [r2, #0]
 8006f00:	e02e      	b.n	8006f60 <HAL_RCC_OscConfig+0xd4>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10c      	bne.n	8006f24 <HAL_RCC_OscConfig+0x98>
 8006f0a:	4b7b      	ldr	r3, [pc, #492]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a7a      	ldr	r2, [pc, #488]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	4b78      	ldr	r3, [pc, #480]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a77      	ldr	r2, [pc, #476]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	e01d      	b.n	8006f60 <HAL_RCC_OscConfig+0xd4>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f2c:	d10c      	bne.n	8006f48 <HAL_RCC_OscConfig+0xbc>
 8006f2e:	4b72      	ldr	r3, [pc, #456]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a71      	ldr	r2, [pc, #452]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	4b6f      	ldr	r3, [pc, #444]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a6e      	ldr	r2, [pc, #440]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f44:	6013      	str	r3, [r2, #0]
 8006f46:	e00b      	b.n	8006f60 <HAL_RCC_OscConfig+0xd4>
 8006f48:	4b6b      	ldr	r3, [pc, #428]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a6a      	ldr	r2, [pc, #424]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f52:	6013      	str	r3, [r2, #0]
 8006f54:	4b68      	ldr	r3, [pc, #416]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a67      	ldr	r2, [pc, #412]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d013      	beq.n	8006f90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f68:	f7ff fb5c 	bl	8006624 <HAL_GetTick>
 8006f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6e:	e008      	b.n	8006f82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f70:	f7ff fb58 	bl	8006624 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b64      	cmp	r3, #100	@ 0x64
 8006f7c:	d901      	bls.n	8006f82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e200      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f82:	4b5d      	ldr	r3, [pc, #372]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d0f0      	beq.n	8006f70 <HAL_RCC_OscConfig+0xe4>
 8006f8e:	e014      	b.n	8006fba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f90:	f7ff fb48 	bl	8006624 <HAL_GetTick>
 8006f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f96:	e008      	b.n	8006faa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f98:	f7ff fb44 	bl	8006624 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	2b64      	cmp	r3, #100	@ 0x64
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e1ec      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006faa:	4b53      	ldr	r3, [pc, #332]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1f0      	bne.n	8006f98 <HAL_RCC_OscConfig+0x10c>
 8006fb6:	e000      	b.n	8006fba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0302 	and.w	r3, r3, #2
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d063      	beq.n	800708e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fc6:	4b4c      	ldr	r3, [pc, #304]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f003 030c 	and.w	r3, r3, #12
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006fd2:	4b49      	ldr	r3, [pc, #292]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
 8006fda:	2b08      	cmp	r3, #8
 8006fdc:	d11c      	bne.n	8007018 <HAL_RCC_OscConfig+0x18c>
 8006fde:	4b46      	ldr	r3, [pc, #280]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d116      	bne.n	8007018 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fea:	4b43      	ldr	r3, [pc, #268]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d005      	beq.n	8007002 <HAL_RCC_OscConfig+0x176>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d001      	beq.n	8007002 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e1c0      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007002:	4b3d      	ldr	r3, [pc, #244]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	00db      	lsls	r3, r3, #3
 8007010:	4939      	ldr	r1, [pc, #228]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8007012:	4313      	orrs	r3, r2
 8007014:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007016:	e03a      	b.n	800708e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d020      	beq.n	8007062 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007020:	4b36      	ldr	r3, [pc, #216]	@ (80070fc <HAL_RCC_OscConfig+0x270>)
 8007022:	2201      	movs	r2, #1
 8007024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007026:	f7ff fafd 	bl	8006624 <HAL_GetTick>
 800702a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800702c:	e008      	b.n	8007040 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800702e:	f7ff faf9 	bl	8006624 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d901      	bls.n	8007040 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e1a1      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007040:	4b2d      	ldr	r3, [pc, #180]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0f0      	beq.n	800702e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800704c:	4b2a      	ldr	r3, [pc, #168]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	695b      	ldr	r3, [r3, #20]
 8007058:	00db      	lsls	r3, r3, #3
 800705a:	4927      	ldr	r1, [pc, #156]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 800705c:	4313      	orrs	r3, r2
 800705e:	600b      	str	r3, [r1, #0]
 8007060:	e015      	b.n	800708e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007062:	4b26      	ldr	r3, [pc, #152]	@ (80070fc <HAL_RCC_OscConfig+0x270>)
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007068:	f7ff fadc 	bl	8006624 <HAL_GetTick>
 800706c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800706e:	e008      	b.n	8007082 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007070:	f7ff fad8 	bl	8006624 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	2b02      	cmp	r3, #2
 800707c:	d901      	bls.n	8007082 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e180      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007082:	4b1d      	ldr	r3, [pc, #116]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1f0      	bne.n	8007070 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b00      	cmp	r3, #0
 8007098:	d03a      	beq.n	8007110 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d019      	beq.n	80070d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070a2:	4b17      	ldr	r3, [pc, #92]	@ (8007100 <HAL_RCC_OscConfig+0x274>)
 80070a4:	2201      	movs	r2, #1
 80070a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070a8:	f7ff fabc 	bl	8006624 <HAL_GetTick>
 80070ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070ae:	e008      	b.n	80070c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070b0:	f7ff fab8 	bl	8006624 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e160      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070c2:	4b0d      	ldr	r3, [pc, #52]	@ (80070f8 <HAL_RCC_OscConfig+0x26c>)
 80070c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d0f0      	beq.n	80070b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80070ce:	2001      	movs	r0, #1
 80070d0:	f000 face 	bl	8007670 <RCC_Delay>
 80070d4:	e01c      	b.n	8007110 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007100 <HAL_RCC_OscConfig+0x274>)
 80070d8:	2200      	movs	r2, #0
 80070da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070dc:	f7ff faa2 	bl	8006624 <HAL_GetTick>
 80070e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070e2:	e00f      	b.n	8007104 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070e4:	f7ff fa9e 	bl	8006624 <HAL_GetTick>
 80070e8:	4602      	mov	r2, r0
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	2b02      	cmp	r3, #2
 80070f0:	d908      	bls.n	8007104 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e146      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
 80070f6:	bf00      	nop
 80070f8:	40021000 	.word	0x40021000
 80070fc:	42420000 	.word	0x42420000
 8007100:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007104:	4b92      	ldr	r3, [pc, #584]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1e9      	bne.n	80070e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0304 	and.w	r3, r3, #4
 8007118:	2b00      	cmp	r3, #0
 800711a:	f000 80a6 	beq.w	800726a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800711e:	2300      	movs	r3, #0
 8007120:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007122:	4b8b      	ldr	r3, [pc, #556]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10d      	bne.n	800714a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800712e:	4b88      	ldr	r3, [pc, #544]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	4a87      	ldr	r2, [pc, #540]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007134:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007138:	61d3      	str	r3, [r2, #28]
 800713a:	4b85      	ldr	r3, [pc, #532]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007142:	60bb      	str	r3, [r7, #8]
 8007144:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007146:	2301      	movs	r3, #1
 8007148:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800714a:	4b82      	ldr	r3, [pc, #520]	@ (8007354 <HAL_RCC_OscConfig+0x4c8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007152:	2b00      	cmp	r3, #0
 8007154:	d118      	bne.n	8007188 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007156:	4b7f      	ldr	r3, [pc, #508]	@ (8007354 <HAL_RCC_OscConfig+0x4c8>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a7e      	ldr	r2, [pc, #504]	@ (8007354 <HAL_RCC_OscConfig+0x4c8>)
 800715c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007160:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007162:	f7ff fa5f 	bl	8006624 <HAL_GetTick>
 8007166:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007168:	e008      	b.n	800717c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800716a:	f7ff fa5b 	bl	8006624 <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	2b64      	cmp	r3, #100	@ 0x64
 8007176:	d901      	bls.n	800717c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e103      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800717c:	4b75      	ldr	r3, [pc, #468]	@ (8007354 <HAL_RCC_OscConfig+0x4c8>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0f0      	beq.n	800716a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d106      	bne.n	800719e <HAL_RCC_OscConfig+0x312>
 8007190:	4b6f      	ldr	r3, [pc, #444]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007192:	6a1b      	ldr	r3, [r3, #32]
 8007194:	4a6e      	ldr	r2, [pc, #440]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007196:	f043 0301 	orr.w	r3, r3, #1
 800719a:	6213      	str	r3, [r2, #32]
 800719c:	e02d      	b.n	80071fa <HAL_RCC_OscConfig+0x36e>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10c      	bne.n	80071c0 <HAL_RCC_OscConfig+0x334>
 80071a6:	4b6a      	ldr	r3, [pc, #424]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071a8:	6a1b      	ldr	r3, [r3, #32]
 80071aa:	4a69      	ldr	r2, [pc, #420]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071ac:	f023 0301 	bic.w	r3, r3, #1
 80071b0:	6213      	str	r3, [r2, #32]
 80071b2:	4b67      	ldr	r3, [pc, #412]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	4a66      	ldr	r2, [pc, #408]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071b8:	f023 0304 	bic.w	r3, r3, #4
 80071bc:	6213      	str	r3, [r2, #32]
 80071be:	e01c      	b.n	80071fa <HAL_RCC_OscConfig+0x36e>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	2b05      	cmp	r3, #5
 80071c6:	d10c      	bne.n	80071e2 <HAL_RCC_OscConfig+0x356>
 80071c8:	4b61      	ldr	r3, [pc, #388]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	4a60      	ldr	r2, [pc, #384]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071ce:	f043 0304 	orr.w	r3, r3, #4
 80071d2:	6213      	str	r3, [r2, #32]
 80071d4:	4b5e      	ldr	r3, [pc, #376]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071d6:	6a1b      	ldr	r3, [r3, #32]
 80071d8:	4a5d      	ldr	r2, [pc, #372]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	6213      	str	r3, [r2, #32]
 80071e0:	e00b      	b.n	80071fa <HAL_RCC_OscConfig+0x36e>
 80071e2:	4b5b      	ldr	r3, [pc, #364]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	4a5a      	ldr	r2, [pc, #360]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071e8:	f023 0301 	bic.w	r3, r3, #1
 80071ec:	6213      	str	r3, [r2, #32]
 80071ee:	4b58      	ldr	r3, [pc, #352]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	4a57      	ldr	r2, [pc, #348]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80071f4:	f023 0304 	bic.w	r3, r3, #4
 80071f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d015      	beq.n	800722e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007202:	f7ff fa0f 	bl	8006624 <HAL_GetTick>
 8007206:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007208:	e00a      	b.n	8007220 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800720a:	f7ff fa0b 	bl	8006624 <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007218:	4293      	cmp	r3, r2
 800721a:	d901      	bls.n	8007220 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e0b1      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007220:	4b4b      	ldr	r3, [pc, #300]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007222:	6a1b      	ldr	r3, [r3, #32]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d0ee      	beq.n	800720a <HAL_RCC_OscConfig+0x37e>
 800722c:	e014      	b.n	8007258 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800722e:	f7ff f9f9 	bl	8006624 <HAL_GetTick>
 8007232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007234:	e00a      	b.n	800724c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007236:	f7ff f9f5 	bl	8006624 <HAL_GetTick>
 800723a:	4602      	mov	r2, r0
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	1ad3      	subs	r3, r2, r3
 8007240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007244:	4293      	cmp	r3, r2
 8007246:	d901      	bls.n	800724c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e09b      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800724c:	4b40      	ldr	r3, [pc, #256]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	f003 0302 	and.w	r3, r3, #2
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1ee      	bne.n	8007236 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d105      	bne.n	800726a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800725e:	4b3c      	ldr	r3, [pc, #240]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	4a3b      	ldr	r2, [pc, #236]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007264:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007268:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	69db      	ldr	r3, [r3, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 8087 	beq.w	8007382 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007274:	4b36      	ldr	r3, [pc, #216]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f003 030c 	and.w	r3, r3, #12
 800727c:	2b08      	cmp	r3, #8
 800727e:	d061      	beq.n	8007344 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	2b02      	cmp	r3, #2
 8007286:	d146      	bne.n	8007316 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007288:	4b33      	ldr	r3, [pc, #204]	@ (8007358 <HAL_RCC_OscConfig+0x4cc>)
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800728e:	f7ff f9c9 	bl	8006624 <HAL_GetTick>
 8007292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007294:	e008      	b.n	80072a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007296:	f7ff f9c5 	bl	8006624 <HAL_GetTick>
 800729a:	4602      	mov	r2, r0
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d901      	bls.n	80072a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e06d      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80072a8:	4b29      	ldr	r3, [pc, #164]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1f0      	bne.n	8007296 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6a1b      	ldr	r3, [r3, #32]
 80072b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072bc:	d108      	bne.n	80072d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80072be:	4b24      	ldr	r3, [pc, #144]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	4921      	ldr	r1, [pc, #132]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a19      	ldr	r1, [r3, #32]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e0:	430b      	orrs	r3, r1
 80072e2:	491b      	ldr	r1, [pc, #108]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007358 <HAL_RCC_OscConfig+0x4cc>)
 80072ea:	2201      	movs	r2, #1
 80072ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072ee:	f7ff f999 	bl	8006624 <HAL_GetTick>
 80072f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80072f4:	e008      	b.n	8007308 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072f6:	f7ff f995 	bl	8006624 <HAL_GetTick>
 80072fa:	4602      	mov	r2, r0
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	2b02      	cmp	r3, #2
 8007302:	d901      	bls.n	8007308 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	e03d      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007308:	4b11      	ldr	r3, [pc, #68]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d0f0      	beq.n	80072f6 <HAL_RCC_OscConfig+0x46a>
 8007314:	e035      	b.n	8007382 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007316:	4b10      	ldr	r3, [pc, #64]	@ (8007358 <HAL_RCC_OscConfig+0x4cc>)
 8007318:	2200      	movs	r2, #0
 800731a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800731c:	f7ff f982 	bl	8006624 <HAL_GetTick>
 8007320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007324:	f7ff f97e 	bl	8006624 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b02      	cmp	r3, #2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e026      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007336:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <HAL_RCC_OscConfig+0x4c4>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1f0      	bne.n	8007324 <HAL_RCC_OscConfig+0x498>
 8007342:	e01e      	b.n	8007382 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	69db      	ldr	r3, [r3, #28]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d107      	bne.n	800735c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e019      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
 8007350:	40021000 	.word	0x40021000
 8007354:	40007000 	.word	0x40007000
 8007358:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800735c:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <HAL_RCC_OscConfig+0x500>)
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	429a      	cmp	r2, r3
 800736e:	d106      	bne.n	800737e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800737a:	429a      	cmp	r2, r3
 800737c:	d001      	beq.n	8007382 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40021000 	.word	0x40021000

08007390 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d101      	bne.n	80073a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e0d0      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d910      	bls.n	80073d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073b2:	4b67      	ldr	r3, [pc, #412]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f023 0207 	bic.w	r2, r3, #7
 80073ba:	4965      	ldr	r1, [pc, #404]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	4313      	orrs	r3, r2
 80073c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073c2:	4b63      	ldr	r3, [pc, #396]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0307 	and.w	r3, r3, #7
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d001      	beq.n	80073d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e0b8      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d020      	beq.n	8007422 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0304 	and.w	r3, r3, #4
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073ec:	4b59      	ldr	r3, [pc, #356]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	4a58      	ldr	r2, [pc, #352]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 80073f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80073f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0308 	and.w	r3, r3, #8
 8007400:	2b00      	cmp	r3, #0
 8007402:	d005      	beq.n	8007410 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007404:	4b53      	ldr	r3, [pc, #332]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	4a52      	ldr	r2, [pc, #328]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 800740a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800740e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007410:	4b50      	ldr	r3, [pc, #320]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	494d      	ldr	r1, [pc, #308]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 800741e:	4313      	orrs	r3, r2
 8007420:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d040      	beq.n	80074b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d107      	bne.n	8007446 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007436:	4b47      	ldr	r3, [pc, #284]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d115      	bne.n	800746e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e07f      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2b02      	cmp	r3, #2
 800744c:	d107      	bne.n	800745e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800744e:	4b41      	ldr	r3, [pc, #260]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d109      	bne.n	800746e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e073      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800745e:	4b3d      	ldr	r3, [pc, #244]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e06b      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800746e:	4b39      	ldr	r3, [pc, #228]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f023 0203 	bic.w	r2, r3, #3
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	4936      	ldr	r1, [pc, #216]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 800747c:	4313      	orrs	r3, r2
 800747e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007480:	f7ff f8d0 	bl	8006624 <HAL_GetTick>
 8007484:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007486:	e00a      	b.n	800749e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007488:	f7ff f8cc 	bl	8006624 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007496:	4293      	cmp	r3, r2
 8007498:	d901      	bls.n	800749e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e053      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800749e:	4b2d      	ldr	r3, [pc, #180]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f003 020c 	and.w	r2, r3, #12
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d1eb      	bne.n	8007488 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074b0:	4b27      	ldr	r3, [pc, #156]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0307 	and.w	r3, r3, #7
 80074b8:	683a      	ldr	r2, [r7, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d210      	bcs.n	80074e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074be:	4b24      	ldr	r3, [pc, #144]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f023 0207 	bic.w	r2, r3, #7
 80074c6:	4922      	ldr	r1, [pc, #136]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074ce:	4b20      	ldr	r3, [pc, #128]	@ (8007550 <HAL_RCC_ClockConfig+0x1c0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 0307 	and.w	r3, r3, #7
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d001      	beq.n	80074e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e032      	b.n	8007546 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0304 	and.w	r3, r3, #4
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d008      	beq.n	80074fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074ec:	4b19      	ldr	r3, [pc, #100]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	4916      	ldr	r1, [pc, #88]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0308 	and.w	r3, r3, #8
 8007506:	2b00      	cmp	r3, #0
 8007508:	d009      	beq.n	800751e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800750a:	4b12      	ldr	r3, [pc, #72]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	00db      	lsls	r3, r3, #3
 8007518:	490e      	ldr	r1, [pc, #56]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 800751a:	4313      	orrs	r3, r2
 800751c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800751e:	f000 f821 	bl	8007564 <HAL_RCC_GetSysClockFreq>
 8007522:	4602      	mov	r2, r0
 8007524:	4b0b      	ldr	r3, [pc, #44]	@ (8007554 <HAL_RCC_ClockConfig+0x1c4>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	091b      	lsrs	r3, r3, #4
 800752a:	f003 030f 	and.w	r3, r3, #15
 800752e:	490a      	ldr	r1, [pc, #40]	@ (8007558 <HAL_RCC_ClockConfig+0x1c8>)
 8007530:	5ccb      	ldrb	r3, [r1, r3]
 8007532:	fa22 f303 	lsr.w	r3, r2, r3
 8007536:	4a09      	ldr	r2, [pc, #36]	@ (800755c <HAL_RCC_ClockConfig+0x1cc>)
 8007538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <HAL_RCC_ClockConfig+0x1d0>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4618      	mov	r0, r3
 8007540:	f7ff f82e 	bl	80065a0 <HAL_InitTick>

  return HAL_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	40022000 	.word	0x40022000
 8007554:	40021000 	.word	0x40021000
 8007558:	0800b6b4 	.word	0x0800b6b4
 800755c:	20000010 	.word	0x20000010
 8007560:	20000014 	.word	0x20000014

08007564 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800756a:	2300      	movs	r3, #0
 800756c:	60fb      	str	r3, [r7, #12]
 800756e:	2300      	movs	r3, #0
 8007570:	60bb      	str	r3, [r7, #8]
 8007572:	2300      	movs	r3, #0
 8007574:	617b      	str	r3, [r7, #20]
 8007576:	2300      	movs	r3, #0
 8007578:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800757a:	2300      	movs	r3, #0
 800757c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800757e:	4b1e      	ldr	r3, [pc, #120]	@ (80075f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f003 030c 	and.w	r3, r3, #12
 800758a:	2b04      	cmp	r3, #4
 800758c:	d002      	beq.n	8007594 <HAL_RCC_GetSysClockFreq+0x30>
 800758e:	2b08      	cmp	r3, #8
 8007590:	d003      	beq.n	800759a <HAL_RCC_GetSysClockFreq+0x36>
 8007592:	e027      	b.n	80075e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007594:	4b19      	ldr	r3, [pc, #100]	@ (80075fc <HAL_RCC_GetSysClockFreq+0x98>)
 8007596:	613b      	str	r3, [r7, #16]
      break;
 8007598:	e027      	b.n	80075ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	0c9b      	lsrs	r3, r3, #18
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	4a17      	ldr	r2, [pc, #92]	@ (8007600 <HAL_RCC_GetSysClockFreq+0x9c>)
 80075a4:	5cd3      	ldrb	r3, [r2, r3]
 80075a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d010      	beq.n	80075d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80075b2:	4b11      	ldr	r3, [pc, #68]	@ (80075f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	0c5b      	lsrs	r3, r3, #17
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	4a11      	ldr	r2, [pc, #68]	@ (8007604 <HAL_RCC_GetSysClockFreq+0xa0>)
 80075be:	5cd3      	ldrb	r3, [r2, r3]
 80075c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a0d      	ldr	r2, [pc, #52]	@ (80075fc <HAL_RCC_GetSysClockFreq+0x98>)
 80075c6:	fb03 f202 	mul.w	r2, r3, r2
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	e004      	b.n	80075de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a0c      	ldr	r2, [pc, #48]	@ (8007608 <HAL_RCC_GetSysClockFreq+0xa4>)
 80075d8:	fb02 f303 	mul.w	r3, r2, r3
 80075dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	613b      	str	r3, [r7, #16]
      break;
 80075e2:	e002      	b.n	80075ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80075e4:	4b05      	ldr	r3, [pc, #20]	@ (80075fc <HAL_RCC_GetSysClockFreq+0x98>)
 80075e6:	613b      	str	r3, [r7, #16]
      break;
 80075e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075ea:	693b      	ldr	r3, [r7, #16]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	371c      	adds	r7, #28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bc80      	pop	{r7}
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	40021000 	.word	0x40021000
 80075fc:	007a1200 	.word	0x007a1200
 8007600:	0800b874 	.word	0x0800b874
 8007604:	0800b884 	.word	0x0800b884
 8007608:	003d0900 	.word	0x003d0900

0800760c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800760c:	b480      	push	{r7}
 800760e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007610:	4b02      	ldr	r3, [pc, #8]	@ (800761c <HAL_RCC_GetHCLKFreq+0x10>)
 8007612:	681b      	ldr	r3, [r3, #0]
}
 8007614:	4618      	mov	r0, r3
 8007616:	46bd      	mov	sp, r7
 8007618:	bc80      	pop	{r7}
 800761a:	4770      	bx	lr
 800761c:	20000010 	.word	0x20000010

08007620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007624:	f7ff fff2 	bl	800760c <HAL_RCC_GetHCLKFreq>
 8007628:	4602      	mov	r2, r0
 800762a:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	0a1b      	lsrs	r3, r3, #8
 8007630:	f003 0307 	and.w	r3, r3, #7
 8007634:	4903      	ldr	r1, [pc, #12]	@ (8007644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007636:	5ccb      	ldrb	r3, [r1, r3]
 8007638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800763c:	4618      	mov	r0, r3
 800763e:	bd80      	pop	{r7, pc}
 8007640:	40021000 	.word	0x40021000
 8007644:	0800b6c4 	.word	0x0800b6c4

08007648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800764c:	f7ff ffde 	bl	800760c <HAL_RCC_GetHCLKFreq>
 8007650:	4602      	mov	r2, r0
 8007652:	4b05      	ldr	r3, [pc, #20]	@ (8007668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	0adb      	lsrs	r3, r3, #11
 8007658:	f003 0307 	and.w	r3, r3, #7
 800765c:	4903      	ldr	r1, [pc, #12]	@ (800766c <HAL_RCC_GetPCLK2Freq+0x24>)
 800765e:	5ccb      	ldrb	r3, [r1, r3]
 8007660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007664:	4618      	mov	r0, r3
 8007666:	bd80      	pop	{r7, pc}
 8007668:	40021000 	.word	0x40021000
 800766c:	0800b6c4 	.word	0x0800b6c4

08007670 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007678:	4b0a      	ldr	r3, [pc, #40]	@ (80076a4 <RCC_Delay+0x34>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a0a      	ldr	r2, [pc, #40]	@ (80076a8 <RCC_Delay+0x38>)
 800767e:	fba2 2303 	umull	r2, r3, r2, r3
 8007682:	0a5b      	lsrs	r3, r3, #9
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	fb02 f303 	mul.w	r3, r2, r3
 800768a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800768c:	bf00      	nop
  }
  while (Delay --);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	1e5a      	subs	r2, r3, #1
 8007692:	60fa      	str	r2, [r7, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1f9      	bne.n	800768c <RCC_Delay+0x1c>
}
 8007698:	bf00      	nop
 800769a:	bf00      	nop
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	bc80      	pop	{r7}
 80076a2:	4770      	bx	lr
 80076a4:	20000010 	.word	0x20000010
 80076a8:	10624dd3 	.word	0x10624dd3

080076ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e076      	b.n	80077ac <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d108      	bne.n	80076d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076ce:	d009      	beq.n	80076e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	61da      	str	r2, [r3, #28]
 80076d6:	e005      	b.n	80076e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d106      	bne.n	8007704 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f7fb faa2 	bl	8002c48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800771a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007736:	431a      	orrs	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	f003 0302 	and.w	r3, r3, #2
 8007740:	431a      	orrs	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	695b      	ldr	r3, [r3, #20]
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	431a      	orrs	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	699b      	ldr	r3, [r3, #24]
 8007750:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007754:	431a      	orrs	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	69db      	ldr	r3, [r3, #28]
 800775a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007768:	ea42 0103 	orr.w	r1, r2, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007770:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	699b      	ldr	r3, [r3, #24]
 8007780:	0c1a      	lsrs	r2, r3, #16
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f002 0204 	and.w	r2, r2, #4
 800778a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	69da      	ldr	r2, [r3, #28]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800779a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3708      	adds	r7, #8
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	603b      	str	r3, [r7, #0]
 80077c0:	4613      	mov	r3, r2
 80077c2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077c4:	f7fe ff2e 	bl	8006624 <HAL_GetTick>
 80077c8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80077ca:	88fb      	ldrh	r3, [r7, #6]
 80077cc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d001      	beq.n	80077de <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80077da:	2302      	movs	r3, #2
 80077dc:	e12a      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d002      	beq.n	80077ea <HAL_SPI_Transmit+0x36>
 80077e4:	88fb      	ldrh	r3, [r7, #6]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d101      	bne.n	80077ee <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e122      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d101      	bne.n	80077fc <HAL_SPI_Transmit+0x48>
 80077f8:	2302      	movs	r3, #2
 80077fa:	e11b      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2203      	movs	r2, #3
 8007808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	68ba      	ldr	r2, [r7, #8]
 8007816:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	88fa      	ldrh	r2, [r7, #6]
 800781c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	88fa      	ldrh	r2, [r7, #6]
 8007822:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800784a:	d10f      	bne.n	800786c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800785a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800786a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007876:	2b40      	cmp	r3, #64	@ 0x40
 8007878:	d007      	beq.n	800788a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007888:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007892:	d152      	bne.n	800793a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <HAL_SPI_Transmit+0xee>
 800789c:	8b7b      	ldrh	r3, [r7, #26]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d145      	bne.n	800792e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078a6:	881a      	ldrh	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b2:	1c9a      	adds	r2, r3, #2
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078bc:	b29b      	uxth	r3, r3
 80078be:	3b01      	subs	r3, #1
 80078c0:	b29a      	uxth	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80078c6:	e032      	b.n	800792e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d112      	bne.n	80078fc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078da:	881a      	ldrh	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e6:	1c9a      	adds	r2, r3, #2
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b01      	subs	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80078fa:	e018      	b.n	800792e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078fc:	f7fe fe92 	bl	8006624 <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	429a      	cmp	r2, r3
 800790a:	d803      	bhi.n	8007914 <HAL_SPI_Transmit+0x160>
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007912:	d102      	bne.n	800791a <HAL_SPI_Transmit+0x166>
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d109      	bne.n	800792e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e082      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007932:	b29b      	uxth	r3, r3
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1c7      	bne.n	80078c8 <HAL_SPI_Transmit+0x114>
 8007938:	e053      	b.n	80079e2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <HAL_SPI_Transmit+0x194>
 8007942:	8b7b      	ldrh	r3, [r7, #26]
 8007944:	2b01      	cmp	r3, #1
 8007946:	d147      	bne.n	80079d8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	330c      	adds	r3, #12
 8007952:	7812      	ldrb	r2, [r2, #0]
 8007954:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800795a:	1c5a      	adds	r2, r3, #1
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007964:	b29b      	uxth	r3, r3
 8007966:	3b01      	subs	r3, #1
 8007968:	b29a      	uxth	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800796e:	e033      	b.n	80079d8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b02      	cmp	r3, #2
 800797c:	d113      	bne.n	80079a6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	330c      	adds	r3, #12
 8007988:	7812      	ldrb	r2, [r2, #0]
 800798a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007990:	1c5a      	adds	r2, r3, #1
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800799a:	b29b      	uxth	r3, r3
 800799c:	3b01      	subs	r3, #1
 800799e:	b29a      	uxth	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80079a4:	e018      	b.n	80079d8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079a6:	f7fe fe3d 	bl	8006624 <HAL_GetTick>
 80079aa:	4602      	mov	r2, r0
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d803      	bhi.n	80079be <HAL_SPI_Transmit+0x20a>
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079bc:	d102      	bne.n	80079c4 <HAL_SPI_Transmit+0x210>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d109      	bne.n	80079d8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e02d      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079dc:	b29b      	uxth	r3, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1c6      	bne.n	8007970 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079e2:	69fa      	ldr	r2, [r7, #28]
 80079e4:	6839      	ldr	r1, [r7, #0]
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 fbc4 	bl	8008174 <SPI_EndRxTxTransaction>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d002      	beq.n	80079f8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2220      	movs	r2, #32
 80079f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10a      	bne.n	8007a16 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a00:	2300      	movs	r3, #0
 8007a02:	617b      	str	r3, [r7, #20]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	617b      	str	r3, [r7, #20]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	617b      	str	r3, [r7, #20]
 8007a14:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e000      	b.n	8007a34 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007a32:	2300      	movs	r3, #0
  }
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b088      	sub	sp, #32
 8007a40:	af02      	add	r7, sp, #8
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d001      	beq.n	8007a5c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007a58:	2302      	movs	r3, #2
 8007a5a:	e104      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a64:	d112      	bne.n	8007a8c <HAL_SPI_Receive+0x50>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10e      	bne.n	8007a8c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2204      	movs	r2, #4
 8007a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a76:	88fa      	ldrh	r2, [r7, #6]
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	9300      	str	r3, [sp, #0]
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	68ba      	ldr	r2, [r7, #8]
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f000 f8f3 	bl	8007c6e <HAL_SPI_TransmitReceive>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	e0ec      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a8c:	f7fe fdca 	bl	8006624 <HAL_GetTick>
 8007a90:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d002      	beq.n	8007a9e <HAL_SPI_Receive+0x62>
 8007a98:	88fb      	ldrh	r3, [r7, #6]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e0e1      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_SPI_Receive+0x74>
 8007aac:	2302      	movs	r3, #2
 8007aae:	e0da      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2204      	movs	r2, #4
 8007abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	88fa      	ldrh	r2, [r7, #6]
 8007ad0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	88fa      	ldrh	r2, [r7, #6]
 8007ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007afe:	d10f      	bne.n	8007b20 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b1e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b2a:	2b40      	cmp	r3, #64	@ 0x40
 8007b2c:	d007      	beq.n	8007b3e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b3c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d170      	bne.n	8007c28 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b46:	e035      	b.n	8007bb4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d115      	bne.n	8007b82 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f103 020c 	add.w	r2, r3, #12
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b62:	7812      	ldrb	r2, [r2, #0]
 8007b64:	b2d2      	uxtb	r2, r2
 8007b66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6c:	1c5a      	adds	r2, r3, #1
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007b80:	e018      	b.n	8007bb4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b82:	f7fe fd4f 	bl	8006624 <HAL_GetTick>
 8007b86:	4602      	mov	r2, r0
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d803      	bhi.n	8007b9a <HAL_SPI_Receive+0x15e>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b98:	d102      	bne.n	8007ba0 <HAL_SPI_Receive+0x164>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d109      	bne.n	8007bb4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	e058      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1c4      	bne.n	8007b48 <HAL_SPI_Receive+0x10c>
 8007bbe:	e038      	b.n	8007c32 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d113      	bne.n	8007bf6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68da      	ldr	r2, [r3, #12]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd8:	b292      	uxth	r2, r2
 8007bda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be0:	1c9a      	adds	r2, r3, #2
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007bf4:	e018      	b.n	8007c28 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bf6:	f7fe fd15 	bl	8006624 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	683a      	ldr	r2, [r7, #0]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d803      	bhi.n	8007c0e <HAL_SPI_Receive+0x1d2>
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c0c:	d102      	bne.n	8007c14 <HAL_SPI_Receive+0x1d8>
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d109      	bne.n	8007c28 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e01e      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1c6      	bne.n	8007bc0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	6839      	ldr	r1, [r7, #0]
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 fa4a 	bl	80080d0 <SPI_EndRxTransaction>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2220      	movs	r2, #32
 8007c46:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d001      	beq.n	8007c64 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e000      	b.n	8007c66 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007c64:	2300      	movs	r3, #0
  }
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3718      	adds	r7, #24
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b08a      	sub	sp, #40	@ 0x28
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	60f8      	str	r0, [r7, #12]
 8007c76:	60b9      	str	r1, [r7, #8]
 8007c78:	607a      	str	r2, [r7, #4]
 8007c7a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c80:	f7fe fcd0 	bl	8006624 <HAL_GetTick>
 8007c84:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c8c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007c94:	887b      	ldrh	r3, [r7, #2]
 8007c96:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c98:	7ffb      	ldrb	r3, [r7, #31]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d00c      	beq.n	8007cb8 <HAL_SPI_TransmitReceive+0x4a>
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ca4:	d106      	bne.n	8007cb4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d102      	bne.n	8007cb4 <HAL_SPI_TransmitReceive+0x46>
 8007cae:	7ffb      	ldrb	r3, [r7, #31]
 8007cb0:	2b04      	cmp	r3, #4
 8007cb2:	d001      	beq.n	8007cb8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007cb4:	2302      	movs	r3, #2
 8007cb6:	e17f      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d005      	beq.n	8007cca <HAL_SPI_TransmitReceive+0x5c>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d002      	beq.n	8007cca <HAL_SPI_TransmitReceive+0x5c>
 8007cc4:	887b      	ldrh	r3, [r7, #2]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e174      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d101      	bne.n	8007cdc <HAL_SPI_TransmitReceive+0x6e>
 8007cd8:	2302      	movs	r3, #2
 8007cda:	e16d      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	d003      	beq.n	8007cf8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2205      	movs	r2, #5
 8007cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	887a      	ldrh	r2, [r7, #2]
 8007d08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	887a      	ldrh	r2, [r7, #2]
 8007d0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	887a      	ldrh	r2, [r7, #2]
 8007d1a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	887a      	ldrh	r2, [r7, #2]
 8007d20:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d38:	2b40      	cmp	r3, #64	@ 0x40
 8007d3a:	d007      	beq.n	8007d4c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d54:	d17e      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d002      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0xf6>
 8007d5e:	8afb      	ldrh	r3, [r7, #22]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d16c      	bne.n	8007e3e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d68:	881a      	ldrh	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d74:	1c9a      	adds	r2, r3, #2
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d7e:	b29b      	uxth	r3, r3
 8007d80:	3b01      	subs	r3, #1
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d88:	e059      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f003 0302 	and.w	r3, r3, #2
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d11b      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x162>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d016      	beq.n	8007dd0 <HAL_SPI_TransmitReceive+0x162>
 8007da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d113      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dac:	881a      	ldrh	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db8:	1c9a      	adds	r2, r3, #2
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f003 0301 	and.w	r3, r3, #1
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d119      	bne.n	8007e12 <HAL_SPI_TransmitReceive+0x1a4>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d014      	beq.n	8007e12 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68da      	ldr	r2, [r3, #12]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df2:	b292      	uxth	r2, r2
 8007df4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfa:	1c9a      	adds	r2, r3, #2
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e12:	f7fe fc07 	bl	8006624 <HAL_GetTick>
 8007e16:	4602      	mov	r2, r0
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d80d      	bhi.n	8007e3e <HAL_SPI_TransmitReceive+0x1d0>
 8007e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e28:	d009      	beq.n	8007e3e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e0bc      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1a0      	bne.n	8007d8a <HAL_SPI_TransmitReceive+0x11c>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d19b      	bne.n	8007d8a <HAL_SPI_TransmitReceive+0x11c>
 8007e52:	e082      	b.n	8007f5a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d002      	beq.n	8007e62 <HAL_SPI_TransmitReceive+0x1f4>
 8007e5c:	8afb      	ldrh	r3, [r7, #22]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d171      	bne.n	8007f46 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	330c      	adds	r3, #12
 8007e6c:	7812      	ldrb	r2, [r2, #0]
 8007e6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e74:	1c5a      	adds	r2, r3, #1
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	3b01      	subs	r3, #1
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e88:	e05d      	b.n	8007f46 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f003 0302 	and.w	r3, r3, #2
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d11c      	bne.n	8007ed2 <HAL_SPI_TransmitReceive+0x264>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d017      	beq.n	8007ed2 <HAL_SPI_TransmitReceive+0x264>
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d114      	bne.n	8007ed2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	330c      	adds	r3, #12
 8007eb2:	7812      	ldrb	r2, [r2, #0]
 8007eb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f003 0301 	and.w	r3, r3, #1
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d119      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x2a6>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d014      	beq.n	8007f14 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68da      	ldr	r2, [r3, #12]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	b2d2      	uxtb	r2, r2
 8007ef6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007efc:	1c5a      	adds	r2, r3, #1
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f10:	2301      	movs	r3, #1
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f14:	f7fe fb86 	bl	8006624 <HAL_GetTick>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	6a3b      	ldr	r3, [r7, #32]
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d803      	bhi.n	8007f2c <HAL_SPI_TransmitReceive+0x2be>
 8007f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f2a:	d102      	bne.n	8007f32 <HAL_SPI_TransmitReceive+0x2c4>
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d109      	bne.n	8007f46 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007f42:	2303      	movs	r3, #3
 8007f44:	e038      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d19c      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x21c>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d197      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f5a:	6a3a      	ldr	r2, [r7, #32]
 8007f5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f000 f908 	bl	8008174 <SPI_EndRxTxTransaction>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d008      	beq.n	8007f7c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2220      	movs	r2, #32
 8007f6e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e01d      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10a      	bne.n	8007f9a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f84:	2300      	movs	r3, #0
 8007f86:	613b      	str	r3, [r7, #16]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	613b      	str	r3, [r7, #16]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	613b      	str	r3, [r7, #16]
 8007f98:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e000      	b.n	8007fb8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
  }
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3728      	adds	r7, #40	@ 0x28
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b088      	sub	sp, #32
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	603b      	str	r3, [r7, #0]
 8007fcc:	4613      	mov	r3, r2
 8007fce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fd0:	f7fe fb28 	bl	8006624 <HAL_GetTick>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd8:	1a9b      	subs	r3, r3, r2
 8007fda:	683a      	ldr	r2, [r7, #0]
 8007fdc:	4413      	add	r3, r2
 8007fde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fe0:	f7fe fb20 	bl	8006624 <HAL_GetTick>
 8007fe4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fe6:	4b39      	ldr	r3, [pc, #228]	@ (80080cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	015b      	lsls	r3, r3, #5
 8007fec:	0d1b      	lsrs	r3, r3, #20
 8007fee:	69fa      	ldr	r2, [r7, #28]
 8007ff0:	fb02 f303 	mul.w	r3, r2, r3
 8007ff4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ff6:	e054      	b.n	80080a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ffe:	d050      	beq.n	80080a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008000:	f7fe fb10 	bl	8006624 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	69fa      	ldr	r2, [r7, #28]
 800800c:	429a      	cmp	r2, r3
 800800e:	d902      	bls.n	8008016 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d13d      	bne.n	8008092 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008024:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800802e:	d111      	bne.n	8008054 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008038:	d004      	beq.n	8008044 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008042:	d107      	bne.n	8008054 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008052:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008058:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800805c:	d10f      	bne.n	800807e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681a      	ldr	r2, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800807c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e017      	b.n	80080c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	3b01      	subs	r3, #1
 80080a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	4013      	ands	r3, r2
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	bf0c      	ite	eq
 80080b2:	2301      	moveq	r3, #1
 80080b4:	2300      	movne	r3, #0
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	461a      	mov	r2, r3
 80080ba:	79fb      	ldrb	r3, [r7, #7]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d19b      	bne.n	8007ff8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3720      	adds	r7, #32
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	20000010 	.word	0x20000010

080080d0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af02      	add	r7, sp, #8
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080e4:	d111      	bne.n	800810a <SPI_EndRxTransaction+0x3a>
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080ee:	d004      	beq.n	80080fa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080f8:	d107      	bne.n	800810a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008108:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008112:	d117      	bne.n	8008144 <SPI_EndRxTransaction+0x74>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800811c:	d112      	bne.n	8008144 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2200      	movs	r2, #0
 8008126:	2101      	movs	r1, #1
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f7ff ff49 	bl	8007fc0 <SPI_WaitFlagStateUntilTimeout>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d01a      	beq.n	800816a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008138:	f043 0220 	orr.w	r2, r3, #32
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e013      	b.n	800816c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	9300      	str	r3, [sp, #0]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	2200      	movs	r2, #0
 800814c:	2180      	movs	r1, #128	@ 0x80
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f7ff ff36 	bl	8007fc0 <SPI_WaitFlagStateUntilTimeout>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d007      	beq.n	800816a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800815e:	f043 0220 	orr.w	r2, r3, #32
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e000      	b.n	800816c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3710      	adds	r7, #16
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af02      	add	r7, sp, #8
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	9300      	str	r3, [sp, #0]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2201      	movs	r2, #1
 8008188:	2102      	movs	r1, #2
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f7ff ff18 	bl	8007fc0 <SPI_WaitFlagStateUntilTimeout>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d007      	beq.n	80081a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800819a:	f043 0220 	orr.w	r2, r3, #32
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e013      	b.n	80081ce <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	2200      	movs	r2, #0
 80081ae:	2180      	movs	r1, #128	@ 0x80
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f7ff ff05 	bl	8007fc0 <SPI_WaitFlagStateUntilTimeout>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d007      	beq.n	80081cc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081c0:	f043 0220 	orr.w	r2, r3, #32
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e000      	b.n	80081ce <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3710      	adds	r7, #16
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b082      	sub	sp, #8
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e041      	b.n	800826c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d106      	bne.n	8008202 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f7fa fd6d 	bl	8002cdc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2202      	movs	r2, #2
 8008206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	3304      	adds	r3, #4
 8008212:	4619      	mov	r1, r3
 8008214:	4610      	mov	r0, r2
 8008216:	f000 f991 	bl	800853c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2201      	movs	r2, #1
 8008256:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2201      	movs	r2, #1
 8008266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	3708      	adds	r7, #8
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}

08008274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d109      	bne.n	8008298 <HAL_TIM_PWM_Start+0x24>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800828a:	b2db      	uxtb	r3, r3
 800828c:	2b01      	cmp	r3, #1
 800828e:	bf14      	ite	ne
 8008290:	2301      	movne	r3, #1
 8008292:	2300      	moveq	r3, #0
 8008294:	b2db      	uxtb	r3, r3
 8008296:	e022      	b.n	80082de <HAL_TIM_PWM_Start+0x6a>
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	2b04      	cmp	r3, #4
 800829c:	d109      	bne.n	80082b2 <HAL_TIM_PWM_Start+0x3e>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	bf14      	ite	ne
 80082aa:	2301      	movne	r3, #1
 80082ac:	2300      	moveq	r3, #0
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	e015      	b.n	80082de <HAL_TIM_PWM_Start+0x6a>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d109      	bne.n	80082cc <HAL_TIM_PWM_Start+0x58>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	bf14      	ite	ne
 80082c4:	2301      	movne	r3, #1
 80082c6:	2300      	moveq	r3, #0
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	e008      	b.n	80082de <HAL_TIM_PWM_Start+0x6a>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	bf14      	ite	ne
 80082d8:	2301      	movne	r3, #1
 80082da:	2300      	moveq	r3, #0
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e05e      	b.n	80083a4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d104      	bne.n	80082f6 <HAL_TIM_PWM_Start+0x82>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2202      	movs	r2, #2
 80082f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80082f4:	e013      	b.n	800831e <HAL_TIM_PWM_Start+0xaa>
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	2b04      	cmp	r3, #4
 80082fa:	d104      	bne.n	8008306 <HAL_TIM_PWM_Start+0x92>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2202      	movs	r2, #2
 8008300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008304:	e00b      	b.n	800831e <HAL_TIM_PWM_Start+0xaa>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b08      	cmp	r3, #8
 800830a:	d104      	bne.n	8008316 <HAL_TIM_PWM_Start+0xa2>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008314:	e003      	b.n	800831e <HAL_TIM_PWM_Start+0xaa>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2202      	movs	r2, #2
 800831a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2201      	movs	r2, #1
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	4618      	mov	r0, r3
 8008328:	f000 fafe 	bl	8008928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a1e      	ldr	r2, [pc, #120]	@ (80083ac <HAL_TIM_PWM_Start+0x138>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d107      	bne.n	8008346 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008344:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a18      	ldr	r2, [pc, #96]	@ (80083ac <HAL_TIM_PWM_Start+0x138>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d00e      	beq.n	800836e <HAL_TIM_PWM_Start+0xfa>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008358:	d009      	beq.n	800836e <HAL_TIM_PWM_Start+0xfa>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a14      	ldr	r2, [pc, #80]	@ (80083b0 <HAL_TIM_PWM_Start+0x13c>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d004      	beq.n	800836e <HAL_TIM_PWM_Start+0xfa>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a12      	ldr	r2, [pc, #72]	@ (80083b4 <HAL_TIM_PWM_Start+0x140>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d111      	bne.n	8008392 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f003 0307 	and.w	r3, r3, #7
 8008378:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2b06      	cmp	r3, #6
 800837e:	d010      	beq.n	80083a2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f042 0201 	orr.w	r2, r2, #1
 800838e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008390:	e007      	b.n	80083a2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f042 0201 	orr.w	r2, r2, #1
 80083a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3710      	adds	r7, #16
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}
 80083ac:	40012c00 	.word	0x40012c00
 80083b0:	40000400 	.word	0x40000400
 80083b4:	40000800 	.word	0x40000800

080083b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d101      	bne.n	80083d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083d2:	2302      	movs	r3, #2
 80083d4:	e0ae      	b.n	8008534 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2b0c      	cmp	r3, #12
 80083e2:	f200 809f 	bhi.w	8008524 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80083e6:	a201      	add	r2, pc, #4	@ (adr r2, 80083ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ec:	08008421 	.word	0x08008421
 80083f0:	08008525 	.word	0x08008525
 80083f4:	08008525 	.word	0x08008525
 80083f8:	08008525 	.word	0x08008525
 80083fc:	08008461 	.word	0x08008461
 8008400:	08008525 	.word	0x08008525
 8008404:	08008525 	.word	0x08008525
 8008408:	08008525 	.word	0x08008525
 800840c:	080084a3 	.word	0x080084a3
 8008410:	08008525 	.word	0x08008525
 8008414:	08008525 	.word	0x08008525
 8008418:	08008525 	.word	0x08008525
 800841c:	080084e3 	.word	0x080084e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 f8f6 	bl	8008618 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699a      	ldr	r2, [r3, #24]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f042 0208 	orr.w	r2, r2, #8
 800843a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	699a      	ldr	r2, [r3, #24]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f022 0204 	bic.w	r2, r2, #4
 800844a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	6999      	ldr	r1, [r3, #24]
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	691a      	ldr	r2, [r3, #16]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	619a      	str	r2, [r3, #24]
      break;
 800845e:	e064      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68b9      	ldr	r1, [r7, #8]
 8008466:	4618      	mov	r0, r3
 8008468:	f000 f93c 	bl	80086e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	699a      	ldr	r2, [r3, #24]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800847a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	699a      	ldr	r2, [r3, #24]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800848a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6999      	ldr	r1, [r3, #24]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	021a      	lsls	r2, r3, #8
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	430a      	orrs	r2, r1
 800849e:	619a      	str	r2, [r3, #24]
      break;
 80084a0:	e043      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 f985 	bl	80087b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69da      	ldr	r2, [r3, #28]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f042 0208 	orr.w	r2, r2, #8
 80084bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	69da      	ldr	r2, [r3, #28]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 0204 	bic.w	r2, r2, #4
 80084cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69d9      	ldr	r1, [r3, #28]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	691a      	ldr	r2, [r3, #16]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	430a      	orrs	r2, r1
 80084de:	61da      	str	r2, [r3, #28]
      break;
 80084e0:	e023      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68b9      	ldr	r1, [r7, #8]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 f9cf 	bl	800888c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69da      	ldr	r2, [r3, #28]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	69da      	ldr	r2, [r3, #28]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800850c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69d9      	ldr	r1, [r3, #28]
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	021a      	lsls	r2, r3, #8
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	430a      	orrs	r2, r1
 8008520:	61da      	str	r2, [r3, #28]
      break;
 8008522:	e002      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	75fb      	strb	r3, [r7, #23]
      break;
 8008528:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008532:	7dfb      	ldrb	r3, [r7, #23]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3718      	adds	r7, #24
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a2f      	ldr	r2, [pc, #188]	@ (800860c <TIM_Base_SetConfig+0xd0>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d00b      	beq.n	800856c <TIM_Base_SetConfig+0x30>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800855a:	d007      	beq.n	800856c <TIM_Base_SetConfig+0x30>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a2c      	ldr	r2, [pc, #176]	@ (8008610 <TIM_Base_SetConfig+0xd4>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d003      	beq.n	800856c <TIM_Base_SetConfig+0x30>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a2b      	ldr	r2, [pc, #172]	@ (8008614 <TIM_Base_SetConfig+0xd8>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d108      	bne.n	800857e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008572:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a22      	ldr	r2, [pc, #136]	@ (800860c <TIM_Base_SetConfig+0xd0>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d00b      	beq.n	800859e <TIM_Base_SetConfig+0x62>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800858c:	d007      	beq.n	800859e <TIM_Base_SetConfig+0x62>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a1f      	ldr	r2, [pc, #124]	@ (8008610 <TIM_Base_SetConfig+0xd4>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d003      	beq.n	800859e <TIM_Base_SetConfig+0x62>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a1e      	ldr	r2, [pc, #120]	@ (8008614 <TIM_Base_SetConfig+0xd8>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d108      	bne.n	80085b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	695b      	ldr	r3, [r3, #20]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	4a0d      	ldr	r2, [pc, #52]	@ (800860c <TIM_Base_SetConfig+0xd0>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d103      	bne.n	80085e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	691a      	ldr	r2, [r3, #16]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	f003 0301 	and.w	r3, r3, #1
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d005      	beq.n	8008602 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	f023 0201 	bic.w	r2, r3, #1
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	611a      	str	r2, [r3, #16]
  }
}
 8008602:	bf00      	nop
 8008604:	3714      	adds	r7, #20
 8008606:	46bd      	mov	sp, r7
 8008608:	bc80      	pop	{r7}
 800860a:	4770      	bx	lr
 800860c:	40012c00 	.word	0x40012c00
 8008610:	40000400 	.word	0x40000400
 8008614:	40000800 	.word	0x40000800

08008618 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008618:	b480      	push	{r7}
 800861a:	b087      	sub	sp, #28
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a1b      	ldr	r3, [r3, #32]
 8008626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a1b      	ldr	r3, [r3, #32]
 800862c:	f023 0201 	bic.w	r2, r3, #1
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f023 0303 	bic.w	r3, r3, #3
 800864e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	4313      	orrs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	f023 0302 	bic.w	r3, r3, #2
 8008660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	4313      	orrs	r3, r2
 800866a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	4a1c      	ldr	r2, [pc, #112]	@ (80086e0 <TIM_OC1_SetConfig+0xc8>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d10c      	bne.n	800868e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f023 0308 	bic.w	r3, r3, #8
 800867a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	697a      	ldr	r2, [r7, #20]
 8008682:	4313      	orrs	r3, r2
 8008684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	f023 0304 	bic.w	r3, r3, #4
 800868c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a13      	ldr	r2, [pc, #76]	@ (80086e0 <TIM_OC1_SetConfig+0xc8>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d111      	bne.n	80086ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800869c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	693a      	ldr	r2, [r7, #16]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	621a      	str	r2, [r3, #32]
}
 80086d4:	bf00      	nop
 80086d6:	371c      	adds	r7, #28
 80086d8:	46bd      	mov	sp, r7
 80086da:	bc80      	pop	{r7}
 80086dc:	4770      	bx	lr
 80086de:	bf00      	nop
 80086e0:	40012c00 	.word	0x40012c00

080086e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b087      	sub	sp, #28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a1b      	ldr	r3, [r3, #32]
 80086f8:	f023 0210 	bic.w	r2, r3, #16
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	699b      	ldr	r3, [r3, #24]
 800870a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800871a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	021b      	lsls	r3, r3, #8
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	4313      	orrs	r3, r2
 8008726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	f023 0320 	bic.w	r3, r3, #32
 800872e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	011b      	lsls	r3, r3, #4
 8008736:	697a      	ldr	r2, [r7, #20]
 8008738:	4313      	orrs	r3, r2
 800873a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4a1d      	ldr	r2, [pc, #116]	@ (80087b4 <TIM_OC2_SetConfig+0xd0>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d10d      	bne.n	8008760 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800874a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	011b      	lsls	r3, r3, #4
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	4313      	orrs	r3, r2
 8008756:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800875e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a14      	ldr	r2, [pc, #80]	@ (80087b4 <TIM_OC2_SetConfig+0xd0>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d113      	bne.n	8008790 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800876e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008776:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	695b      	ldr	r3, [r3, #20]
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	4313      	orrs	r3, r2
 8008782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	699b      	ldr	r3, [r3, #24]
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	4313      	orrs	r3, r2
 800878e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	621a      	str	r2, [r3, #32]
}
 80087aa:	bf00      	nop
 80087ac:	371c      	adds	r7, #28
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bc80      	pop	{r7}
 80087b2:	4770      	bx	lr
 80087b4:	40012c00 	.word	0x40012c00

080087b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a1b      	ldr	r3, [r3, #32]
 80087cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f023 0303 	bic.w	r3, r3, #3
 80087ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	021b      	lsls	r3, r3, #8
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	4313      	orrs	r3, r2
 800880c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	4a1d      	ldr	r2, [pc, #116]	@ (8008888 <TIM_OC3_SetConfig+0xd0>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d10d      	bne.n	8008832 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800881c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	68db      	ldr	r3, [r3, #12]
 8008822:	021b      	lsls	r3, r3, #8
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	4313      	orrs	r3, r2
 8008828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a14      	ldr	r2, [pc, #80]	@ (8008888 <TIM_OC3_SetConfig+0xd0>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d113      	bne.n	8008862 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008840:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008848:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	693a      	ldr	r2, [r7, #16]
 8008852:	4313      	orrs	r3, r2
 8008854:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	699b      	ldr	r3, [r3, #24]
 800885a:	011b      	lsls	r3, r3, #4
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	4313      	orrs	r3, r2
 8008860:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	621a      	str	r2, [r3, #32]
}
 800887c:	bf00      	nop
 800887e:	371c      	adds	r7, #28
 8008880:	46bd      	mov	sp, r7
 8008882:	bc80      	pop	{r7}
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40012c00 	.word	0x40012c00

0800888c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800888c:	b480      	push	{r7}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a1b      	ldr	r3, [r3, #32]
 800889a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6a1b      	ldr	r3, [r3, #32]
 80088a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	69db      	ldr	r3, [r3, #28]
 80088b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	021b      	lsls	r3, r3, #8
 80088ca:	68fa      	ldr	r2, [r7, #12]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	031b      	lsls	r3, r3, #12
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a0f      	ldr	r2, [pc, #60]	@ (8008924 <TIM_OC4_SetConfig+0x98>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d109      	bne.n	8008900 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	019b      	lsls	r3, r3, #6
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	697a      	ldr	r2, [r7, #20]
 8008904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	685a      	ldr	r2, [r3, #4]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	693a      	ldr	r2, [r7, #16]
 8008918:	621a      	str	r2, [r3, #32]
}
 800891a:	bf00      	nop
 800891c:	371c      	adds	r7, #28
 800891e:	46bd      	mov	sp, r7
 8008920:	bc80      	pop	{r7}
 8008922:	4770      	bx	lr
 8008924:	40012c00 	.word	0x40012c00

08008928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 031f 	and.w	r3, r3, #31
 800893a:	2201      	movs	r2, #1
 800893c:	fa02 f303 	lsl.w	r3, r2, r3
 8008940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6a1a      	ldr	r2, [r3, #32]
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	43db      	mvns	r3, r3
 800894a:	401a      	ands	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6a1a      	ldr	r2, [r3, #32]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	f003 031f 	and.w	r3, r3, #31
 800895a:	6879      	ldr	r1, [r7, #4]
 800895c:	fa01 f303 	lsl.w	r3, r1, r3
 8008960:	431a      	orrs	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	621a      	str	r2, [r3, #32]
}
 8008966:	bf00      	nop
 8008968:	371c      	adds	r7, #28
 800896a:	46bd      	mov	sp, r7
 800896c:	bc80      	pop	{r7}
 800896e:	4770      	bx	lr

08008970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008970:	b480      	push	{r7}
 8008972:	b085      	sub	sp, #20
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008980:	2b01      	cmp	r3, #1
 8008982:	d101      	bne.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008984:	2302      	movs	r3, #2
 8008986:	e046      	b.n	8008a16 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68fa      	ldr	r2, [r7, #12]
 80089c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a16      	ldr	r2, [pc, #88]	@ (8008a20 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d00e      	beq.n	80089ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089d4:	d009      	beq.n	80089ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a12      	ldr	r2, [pc, #72]	@ (8008a24 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d004      	beq.n	80089ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a10      	ldr	r2, [pc, #64]	@ (8008a28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d10c      	bne.n	8008a04 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3714      	adds	r7, #20
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bc80      	pop	{r7}
 8008a1e:	4770      	bx	lr
 8008a20:	40012c00 	.word	0x40012c00
 8008a24:	40000400 	.word	0x40000400
 8008a28:	40000800 	.word	0x40000800

08008a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e042      	b.n	8008ac4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d106      	bne.n	8008a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f7fa f9d8 	bl	8002e08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2224      	movs	r2, #36	@ 0x24
 8008a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68da      	ldr	r2, [r3, #12]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 fa67 	bl	8008f44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	691a      	ldr	r2, [r3, #16]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	695a      	ldr	r2, [r3, #20]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68da      	ldr	r2, [r3, #12]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2220      	movs	r2, #32
 8008ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2220      	movs	r2, #32
 8008ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3708      	adds	r7, #8
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08a      	sub	sp, #40	@ 0x28
 8008ad0:	af02      	add	r7, sp, #8
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	603b      	str	r3, [r7, #0]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b20      	cmp	r3, #32
 8008aea:	d175      	bne.n	8008bd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d002      	beq.n	8008af8 <HAL_UART_Transmit+0x2c>
 8008af2:	88fb      	ldrh	r3, [r7, #6]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d101      	bne.n	8008afc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e06e      	b.n	8008bda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2221      	movs	r2, #33	@ 0x21
 8008b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b0a:	f7fd fd8b 	bl	8006624 <HAL_GetTick>
 8008b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	88fa      	ldrh	r2, [r7, #6]
 8008b14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	88fa      	ldrh	r2, [r7, #6]
 8008b1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b24:	d108      	bne.n	8008b38 <HAL_UART_Transmit+0x6c>
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	691b      	ldr	r3, [r3, #16]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d104      	bne.n	8008b38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	61bb      	str	r3, [r7, #24]
 8008b36:	e003      	b.n	8008b40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008b40:	e02e      	b.n	8008ba0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	2180      	movs	r1, #128	@ 0x80
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 f904 	bl	8008d5a <UART_WaitOnFlagUntilTimeout>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d005      	beq.n	8008b64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2220      	movs	r2, #32
 8008b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e03a      	b.n	8008bda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10b      	bne.n	8008b82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	881b      	ldrh	r3, [r3, #0]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	3302      	adds	r3, #2
 8008b7e:	61bb      	str	r3, [r7, #24]
 8008b80:	e007      	b.n	8008b92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	781a      	ldrb	r2, [r3, #0]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	3b01      	subs	r3, #1
 8008b9a:	b29a      	uxth	r2, r3
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1cb      	bne.n	8008b42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	9300      	str	r3, [sp, #0]
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	2140      	movs	r1, #64	@ 0x40
 8008bb4:	68f8      	ldr	r0, [r7, #12]
 8008bb6:	f000 f8d0 	bl	8008d5a <UART_WaitOnFlagUntilTimeout>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d005      	beq.n	8008bcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2220      	movs	r2, #32
 8008bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e006      	b.n	8008bda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2220      	movs	r2, #32
 8008bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	e000      	b.n	8008bda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008bd8:	2302      	movs	r3, #2
  }
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3720      	adds	r7, #32
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b08a      	sub	sp, #40	@ 0x28
 8008be6:	af02      	add	r7, sp, #8
 8008be8:	60f8      	str	r0, [r7, #12]
 8008bea:	60b9      	str	r1, [r7, #8]
 8008bec:	603b      	str	r3, [r7, #0]
 8008bee:	4613      	mov	r3, r2
 8008bf0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b20      	cmp	r3, #32
 8008c00:	f040 8081 	bne.w	8008d06 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d002      	beq.n	8008c10 <HAL_UART_Receive+0x2e>
 8008c0a:	88fb      	ldrh	r3, [r7, #6]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008c10:	2301      	movs	r3, #1
 8008c12:	e079      	b.n	8008d08 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2222      	movs	r2, #34	@ 0x22
 8008c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c28:	f7fd fcfc 	bl	8006624 <HAL_GetTick>
 8008c2c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	88fa      	ldrh	r2, [r7, #6]
 8008c32:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	88fa      	ldrh	r2, [r7, #6]
 8008c38:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c42:	d108      	bne.n	8008c56 <HAL_UART_Receive+0x74>
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d104      	bne.n	8008c56 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e003      	b.n	8008c5e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008c5e:	e047      	b.n	8008cf0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	2200      	movs	r2, #0
 8008c68:	2120      	movs	r1, #32
 8008c6a:	68f8      	ldr	r0, [r7, #12]
 8008c6c:	f000 f875 	bl	8008d5a <UART_WaitOnFlagUntilTimeout>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d005      	beq.n	8008c82 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2220      	movs	r2, #32
 8008c7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e042      	b.n	8008d08 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d10c      	bne.n	8008ca2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008c9a:	69bb      	ldr	r3, [r7, #24]
 8008c9c:	3302      	adds	r3, #2
 8008c9e:	61bb      	str	r3, [r7, #24]
 8008ca0:	e01f      	b.n	8008ce2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008caa:	d007      	beq.n	8008cbc <HAL_UART_Receive+0xda>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10a      	bne.n	8008cca <HAL_UART_Receive+0xe8>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d106      	bne.n	8008cca <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	701a      	strb	r2, [r3, #0]
 8008cc8:	e008      	b.n	8008cdc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1b2      	bne.n	8008c60 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	e000      	b.n	8008d08 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008d06:	2302      	movs	r3, #2
  }
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3720      	adds	r7, #32
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	2b20      	cmp	r3, #32
 8008d28:	d112      	bne.n	8008d50 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d002      	beq.n	8008d36 <HAL_UART_Receive_IT+0x26>
 8008d30:	88fb      	ldrh	r3, [r7, #6]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e00b      	b.n	8008d52 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008d40:	88fb      	ldrh	r3, [r7, #6]
 8008d42:	461a      	mov	r2, r3
 8008d44:	68b9      	ldr	r1, [r7, #8]
 8008d46:	68f8      	ldr	r0, [r7, #12]
 8008d48:	f000 f860 	bl	8008e0c <UART_Start_Receive_IT>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	e000      	b.n	8008d52 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008d50:	2302      	movs	r3, #2
  }
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b086      	sub	sp, #24
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	60f8      	str	r0, [r7, #12]
 8008d62:	60b9      	str	r1, [r7, #8]
 8008d64:	603b      	str	r3, [r7, #0]
 8008d66:	4613      	mov	r3, r2
 8008d68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d6a:	e03b      	b.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d6c:	6a3b      	ldr	r3, [r7, #32]
 8008d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d72:	d037      	beq.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d74:	f7fd fc56 	bl	8006624 <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	6a3a      	ldr	r2, [r7, #32]
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d302      	bcc.n	8008d8a <UART_WaitOnFlagUntilTimeout+0x30>
 8008d84:	6a3b      	ldr	r3, [r7, #32]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d101      	bne.n	8008d8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e03a      	b.n	8008e04 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f003 0304 	and.w	r3, r3, #4
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d023      	beq.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	2b80      	cmp	r3, #128	@ 0x80
 8008da0:	d020      	beq.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	2b40      	cmp	r3, #64	@ 0x40
 8008da6:	d01d      	beq.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 0308 	and.w	r3, r3, #8
 8008db2:	2b08      	cmp	r3, #8
 8008db4:	d116      	bne.n	8008de4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008db6:	2300      	movs	r3, #0
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	617b      	str	r3, [r7, #20]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	617b      	str	r3, [r7, #20]
 8008dca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f000 f856 	bl	8008e7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2208      	movs	r2, #8
 8008dd6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e00f      	b.n	8008e04 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	4013      	ands	r3, r2
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	bf0c      	ite	eq
 8008df4:	2301      	moveq	r3, #1
 8008df6:	2300      	movne	r3, #0
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	79fb      	ldrb	r3, [r7, #7]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d0b4      	beq.n	8008d6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3718      	adds	r7, #24
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	4613      	mov	r3, r2
 8008e18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	88fa      	ldrh	r2, [r7, #6]
 8008e24:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	88fa      	ldrh	r2, [r7, #6]
 8008e2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2222      	movs	r2, #34	@ 0x22
 8008e36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d007      	beq.n	8008e52 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68da      	ldr	r2, [r3, #12]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e50:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	695a      	ldr	r2, [r3, #20]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f042 0201 	orr.w	r2, r2, #1
 8008e60:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	68da      	ldr	r2, [r3, #12]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f042 0220 	orr.w	r2, r2, #32
 8008e70:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bc80      	pop	{r7}
 8008e7c:	4770      	bx	lr

08008e7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b095      	sub	sp, #84	@ 0x54
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	330c      	adds	r3, #12
 8008e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e90:	e853 3f00 	ldrex	r3, [r3]
 8008e94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	330c      	adds	r3, #12
 8008ea4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ea6:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eaa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008eac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008eae:	e841 2300 	strex	r3, r2, [r1]
 8008eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1e5      	bne.n	8008e86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3314      	adds	r3, #20
 8008ec0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	f023 0301 	bic.w	r3, r3, #1
 8008ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3314      	adds	r3, #20
 8008ed8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008edc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ede:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ee0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ee2:	e841 2300 	strex	r3, r2, [r1]
 8008ee6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1e5      	bne.n	8008eba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d119      	bne.n	8008f2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	330c      	adds	r3, #12
 8008efc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f023 0310 	bic.w	r3, r3, #16
 8008f0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	330c      	adds	r3, #12
 8008f14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f16:	61ba      	str	r2, [r7, #24]
 8008f18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	6979      	ldr	r1, [r7, #20]
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	613b      	str	r3, [r7, #16]
   return(result);
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e5      	bne.n	8008ef6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2220      	movs	r2, #32
 8008f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008f38:	bf00      	nop
 8008f3a:	3754      	adds	r7, #84	@ 0x54
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bc80      	pop	{r7}
 8008f40:	4770      	bx	lr
	...

08008f44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	68da      	ldr	r2, [r3, #12]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	431a      	orrs	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	695b      	ldr	r3, [r3, #20]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008f7e:	f023 030c 	bic.w	r3, r3, #12
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	6812      	ldr	r2, [r2, #0]
 8008f86:	68b9      	ldr	r1, [r7, #8]
 8008f88:	430b      	orrs	r3, r1
 8008f8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	695b      	ldr	r3, [r3, #20]
 8008f92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	699a      	ldr	r2, [r3, #24]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	430a      	orrs	r2, r1
 8008fa0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8009058 <UART_SetConfig+0x114>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d103      	bne.n	8008fb4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008fac:	f7fe fb4c 	bl	8007648 <HAL_RCC_GetPCLK2Freq>
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	e002      	b.n	8008fba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008fb4:	f7fe fb34 	bl	8007620 <HAL_RCC_GetPCLK1Freq>
 8008fb8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	4613      	mov	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	009a      	lsls	r2, r3, #2
 8008fc4:	441a      	add	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fd0:	4a22      	ldr	r2, [pc, #136]	@ (800905c <UART_SetConfig+0x118>)
 8008fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd6:	095b      	lsrs	r3, r3, #5
 8008fd8:	0119      	lsls	r1, r3, #4
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	4413      	add	r3, r2
 8008fe2:	009a      	lsls	r2, r3, #2
 8008fe4:	441a      	add	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800905c <UART_SetConfig+0x118>)
 8008ff2:	fba3 0302 	umull	r0, r3, r3, r2
 8008ff6:	095b      	lsrs	r3, r3, #5
 8008ff8:	2064      	movs	r0, #100	@ 0x64
 8008ffa:	fb00 f303 	mul.w	r3, r0, r3
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	3332      	adds	r3, #50	@ 0x32
 8009004:	4a15      	ldr	r2, [pc, #84]	@ (800905c <UART_SetConfig+0x118>)
 8009006:	fba2 2303 	umull	r2, r3, r2, r3
 800900a:	095b      	lsrs	r3, r3, #5
 800900c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009010:	4419      	add	r1, r3
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	4613      	mov	r3, r2
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	4413      	add	r3, r2
 800901a:	009a      	lsls	r2, r3, #2
 800901c:	441a      	add	r2, r3
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	fbb2 f2f3 	udiv	r2, r2, r3
 8009028:	4b0c      	ldr	r3, [pc, #48]	@ (800905c <UART_SetConfig+0x118>)
 800902a:	fba3 0302 	umull	r0, r3, r3, r2
 800902e:	095b      	lsrs	r3, r3, #5
 8009030:	2064      	movs	r0, #100	@ 0x64
 8009032:	fb00 f303 	mul.w	r3, r0, r3
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	011b      	lsls	r3, r3, #4
 800903a:	3332      	adds	r3, #50	@ 0x32
 800903c:	4a07      	ldr	r2, [pc, #28]	@ (800905c <UART_SetConfig+0x118>)
 800903e:	fba2 2303 	umull	r2, r3, r2, r3
 8009042:	095b      	lsrs	r3, r3, #5
 8009044:	f003 020f 	and.w	r2, r3, #15
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	440a      	add	r2, r1
 800904e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009050:	bf00      	nop
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	40013800 	.word	0x40013800
 800905c:	51eb851f 	.word	0x51eb851f

08009060 <atoi>:
 8009060:	220a      	movs	r2, #10
 8009062:	2100      	movs	r1, #0
 8009064:	f000 b8ce 	b.w	8009204 <strtol>

08009068 <sniprintf>:
 8009068:	b40c      	push	{r2, r3}
 800906a:	b530      	push	{r4, r5, lr}
 800906c:	4b17      	ldr	r3, [pc, #92]	@ (80090cc <sniprintf+0x64>)
 800906e:	1e0c      	subs	r4, r1, #0
 8009070:	681d      	ldr	r5, [r3, #0]
 8009072:	b09d      	sub	sp, #116	@ 0x74
 8009074:	da08      	bge.n	8009088 <sniprintf+0x20>
 8009076:	238b      	movs	r3, #139	@ 0x8b
 8009078:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800907c:	602b      	str	r3, [r5, #0]
 800907e:	b01d      	add	sp, #116	@ 0x74
 8009080:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009084:	b002      	add	sp, #8
 8009086:	4770      	bx	lr
 8009088:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800908c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009090:	bf0c      	ite	eq
 8009092:	4623      	moveq	r3, r4
 8009094:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009098:	9304      	str	r3, [sp, #16]
 800909a:	9307      	str	r3, [sp, #28]
 800909c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80090a0:	9002      	str	r0, [sp, #8]
 80090a2:	9006      	str	r0, [sp, #24]
 80090a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80090a8:	4628      	mov	r0, r5
 80090aa:	ab21      	add	r3, sp, #132	@ 0x84
 80090ac:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80090ae:	a902      	add	r1, sp, #8
 80090b0:	9301      	str	r3, [sp, #4]
 80090b2:	f000 f989 	bl	80093c8 <_svfiprintf_r>
 80090b6:	1c43      	adds	r3, r0, #1
 80090b8:	bfbc      	itt	lt
 80090ba:	238b      	movlt	r3, #139	@ 0x8b
 80090bc:	602b      	strlt	r3, [r5, #0]
 80090be:	2c00      	cmp	r4, #0
 80090c0:	d0dd      	beq.n	800907e <sniprintf+0x16>
 80090c2:	2200      	movs	r2, #0
 80090c4:	9b02      	ldr	r3, [sp, #8]
 80090c6:	701a      	strb	r2, [r3, #0]
 80090c8:	e7d9      	b.n	800907e <sniprintf+0x16>
 80090ca:	bf00      	nop
 80090cc:	2000001c 	.word	0x2000001c

080090d0 <siprintf>:
 80090d0:	b40e      	push	{r1, r2, r3}
 80090d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80090d6:	b500      	push	{lr}
 80090d8:	b09c      	sub	sp, #112	@ 0x70
 80090da:	ab1d      	add	r3, sp, #116	@ 0x74
 80090dc:	9002      	str	r0, [sp, #8]
 80090de:	9006      	str	r0, [sp, #24]
 80090e0:	9107      	str	r1, [sp, #28]
 80090e2:	9104      	str	r1, [sp, #16]
 80090e4:	4808      	ldr	r0, [pc, #32]	@ (8009108 <siprintf+0x38>)
 80090e6:	4909      	ldr	r1, [pc, #36]	@ (800910c <siprintf+0x3c>)
 80090e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ec:	9105      	str	r1, [sp, #20]
 80090ee:	6800      	ldr	r0, [r0, #0]
 80090f0:	a902      	add	r1, sp, #8
 80090f2:	9301      	str	r3, [sp, #4]
 80090f4:	f000 f968 	bl	80093c8 <_svfiprintf_r>
 80090f8:	2200      	movs	r2, #0
 80090fa:	9b02      	ldr	r3, [sp, #8]
 80090fc:	701a      	strb	r2, [r3, #0]
 80090fe:	b01c      	add	sp, #112	@ 0x70
 8009100:	f85d eb04 	ldr.w	lr, [sp], #4
 8009104:	b003      	add	sp, #12
 8009106:	4770      	bx	lr
 8009108:	2000001c 	.word	0x2000001c
 800910c:	ffff0208 	.word	0xffff0208

08009110 <_strtol_l.constprop.0>:
 8009110:	2b24      	cmp	r3, #36	@ 0x24
 8009112:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009116:	4686      	mov	lr, r0
 8009118:	4690      	mov	r8, r2
 800911a:	d801      	bhi.n	8009120 <_strtol_l.constprop.0+0x10>
 800911c:	2b01      	cmp	r3, #1
 800911e:	d106      	bne.n	800912e <_strtol_l.constprop.0+0x1e>
 8009120:	f000 f8b4 	bl	800928c <__errno>
 8009124:	2316      	movs	r3, #22
 8009126:	6003      	str	r3, [r0, #0]
 8009128:	2000      	movs	r0, #0
 800912a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800912e:	460d      	mov	r5, r1
 8009130:	4833      	ldr	r0, [pc, #204]	@ (8009200 <_strtol_l.constprop.0+0xf0>)
 8009132:	462a      	mov	r2, r5
 8009134:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009138:	5d06      	ldrb	r6, [r0, r4]
 800913a:	f016 0608 	ands.w	r6, r6, #8
 800913e:	d1f8      	bne.n	8009132 <_strtol_l.constprop.0+0x22>
 8009140:	2c2d      	cmp	r4, #45	@ 0x2d
 8009142:	d12d      	bne.n	80091a0 <_strtol_l.constprop.0+0x90>
 8009144:	2601      	movs	r6, #1
 8009146:	782c      	ldrb	r4, [r5, #0]
 8009148:	1c95      	adds	r5, r2, #2
 800914a:	f033 0210 	bics.w	r2, r3, #16
 800914e:	d109      	bne.n	8009164 <_strtol_l.constprop.0+0x54>
 8009150:	2c30      	cmp	r4, #48	@ 0x30
 8009152:	d12a      	bne.n	80091aa <_strtol_l.constprop.0+0x9a>
 8009154:	782a      	ldrb	r2, [r5, #0]
 8009156:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800915a:	2a58      	cmp	r2, #88	@ 0x58
 800915c:	d125      	bne.n	80091aa <_strtol_l.constprop.0+0x9a>
 800915e:	2310      	movs	r3, #16
 8009160:	786c      	ldrb	r4, [r5, #1]
 8009162:	3502      	adds	r5, #2
 8009164:	2200      	movs	r2, #0
 8009166:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800916a:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800916e:	fbbc f9f3 	udiv	r9, ip, r3
 8009172:	4610      	mov	r0, r2
 8009174:	fb03 ca19 	mls	sl, r3, r9, ip
 8009178:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800917c:	2f09      	cmp	r7, #9
 800917e:	d81b      	bhi.n	80091b8 <_strtol_l.constprop.0+0xa8>
 8009180:	463c      	mov	r4, r7
 8009182:	42a3      	cmp	r3, r4
 8009184:	dd27      	ble.n	80091d6 <_strtol_l.constprop.0+0xc6>
 8009186:	1c57      	adds	r7, r2, #1
 8009188:	d007      	beq.n	800919a <_strtol_l.constprop.0+0x8a>
 800918a:	4581      	cmp	r9, r0
 800918c:	d320      	bcc.n	80091d0 <_strtol_l.constprop.0+0xc0>
 800918e:	d101      	bne.n	8009194 <_strtol_l.constprop.0+0x84>
 8009190:	45a2      	cmp	sl, r4
 8009192:	db1d      	blt.n	80091d0 <_strtol_l.constprop.0+0xc0>
 8009194:	2201      	movs	r2, #1
 8009196:	fb00 4003 	mla	r0, r0, r3, r4
 800919a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800919e:	e7eb      	b.n	8009178 <_strtol_l.constprop.0+0x68>
 80091a0:	2c2b      	cmp	r4, #43	@ 0x2b
 80091a2:	bf04      	itt	eq
 80091a4:	782c      	ldrbeq	r4, [r5, #0]
 80091a6:	1c95      	addeq	r5, r2, #2
 80091a8:	e7cf      	b.n	800914a <_strtol_l.constprop.0+0x3a>
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1da      	bne.n	8009164 <_strtol_l.constprop.0+0x54>
 80091ae:	2c30      	cmp	r4, #48	@ 0x30
 80091b0:	bf0c      	ite	eq
 80091b2:	2308      	moveq	r3, #8
 80091b4:	230a      	movne	r3, #10
 80091b6:	e7d5      	b.n	8009164 <_strtol_l.constprop.0+0x54>
 80091b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80091bc:	2f19      	cmp	r7, #25
 80091be:	d801      	bhi.n	80091c4 <_strtol_l.constprop.0+0xb4>
 80091c0:	3c37      	subs	r4, #55	@ 0x37
 80091c2:	e7de      	b.n	8009182 <_strtol_l.constprop.0+0x72>
 80091c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80091c8:	2f19      	cmp	r7, #25
 80091ca:	d804      	bhi.n	80091d6 <_strtol_l.constprop.0+0xc6>
 80091cc:	3c57      	subs	r4, #87	@ 0x57
 80091ce:	e7d8      	b.n	8009182 <_strtol_l.constprop.0+0x72>
 80091d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091d4:	e7e1      	b.n	800919a <_strtol_l.constprop.0+0x8a>
 80091d6:	1c53      	adds	r3, r2, #1
 80091d8:	d108      	bne.n	80091ec <_strtol_l.constprop.0+0xdc>
 80091da:	2322      	movs	r3, #34	@ 0x22
 80091dc:	4660      	mov	r0, ip
 80091de:	f8ce 3000 	str.w	r3, [lr]
 80091e2:	f1b8 0f00 	cmp.w	r8, #0
 80091e6:	d0a0      	beq.n	800912a <_strtol_l.constprop.0+0x1a>
 80091e8:	1e69      	subs	r1, r5, #1
 80091ea:	e006      	b.n	80091fa <_strtol_l.constprop.0+0xea>
 80091ec:	b106      	cbz	r6, 80091f0 <_strtol_l.constprop.0+0xe0>
 80091ee:	4240      	negs	r0, r0
 80091f0:	f1b8 0f00 	cmp.w	r8, #0
 80091f4:	d099      	beq.n	800912a <_strtol_l.constprop.0+0x1a>
 80091f6:	2a00      	cmp	r2, #0
 80091f8:	d1f6      	bne.n	80091e8 <_strtol_l.constprop.0+0xd8>
 80091fa:	f8c8 1000 	str.w	r1, [r8]
 80091fe:	e794      	b.n	800912a <_strtol_l.constprop.0+0x1a>
 8009200:	0800b887 	.word	0x0800b887

08009204 <strtol>:
 8009204:	4613      	mov	r3, r2
 8009206:	460a      	mov	r2, r1
 8009208:	4601      	mov	r1, r0
 800920a:	4802      	ldr	r0, [pc, #8]	@ (8009214 <strtol+0x10>)
 800920c:	6800      	ldr	r0, [r0, #0]
 800920e:	f7ff bf7f 	b.w	8009110 <_strtol_l.constprop.0>
 8009212:	bf00      	nop
 8009214:	2000001c 	.word	0x2000001c

08009218 <strcat>:
 8009218:	4602      	mov	r2, r0
 800921a:	b510      	push	{r4, lr}
 800921c:	7814      	ldrb	r4, [r2, #0]
 800921e:	4613      	mov	r3, r2
 8009220:	3201      	adds	r2, #1
 8009222:	2c00      	cmp	r4, #0
 8009224:	d1fa      	bne.n	800921c <strcat+0x4>
 8009226:	3b01      	subs	r3, #1
 8009228:	f811 2b01 	ldrb.w	r2, [r1], #1
 800922c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009230:	2a00      	cmp	r2, #0
 8009232:	d1f9      	bne.n	8009228 <strcat+0x10>
 8009234:	bd10      	pop	{r4, pc}

08009236 <strncmp>:
 8009236:	b510      	push	{r4, lr}
 8009238:	b16a      	cbz	r2, 8009256 <strncmp+0x20>
 800923a:	3901      	subs	r1, #1
 800923c:	1884      	adds	r4, r0, r2
 800923e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009242:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009246:	429a      	cmp	r2, r3
 8009248:	d103      	bne.n	8009252 <strncmp+0x1c>
 800924a:	42a0      	cmp	r0, r4
 800924c:	d001      	beq.n	8009252 <strncmp+0x1c>
 800924e:	2a00      	cmp	r2, #0
 8009250:	d1f5      	bne.n	800923e <strncmp+0x8>
 8009252:	1ad0      	subs	r0, r2, r3
 8009254:	bd10      	pop	{r4, pc}
 8009256:	4610      	mov	r0, r2
 8009258:	e7fc      	b.n	8009254 <strncmp+0x1e>

0800925a <memcmp>:
 800925a:	b510      	push	{r4, lr}
 800925c:	3901      	subs	r1, #1
 800925e:	4402      	add	r2, r0
 8009260:	4290      	cmp	r0, r2
 8009262:	d101      	bne.n	8009268 <memcmp+0xe>
 8009264:	2000      	movs	r0, #0
 8009266:	e005      	b.n	8009274 <memcmp+0x1a>
 8009268:	7803      	ldrb	r3, [r0, #0]
 800926a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800926e:	42a3      	cmp	r3, r4
 8009270:	d001      	beq.n	8009276 <memcmp+0x1c>
 8009272:	1b18      	subs	r0, r3, r4
 8009274:	bd10      	pop	{r4, pc}
 8009276:	3001      	adds	r0, #1
 8009278:	e7f2      	b.n	8009260 <memcmp+0x6>

0800927a <memset>:
 800927a:	4603      	mov	r3, r0
 800927c:	4402      	add	r2, r0
 800927e:	4293      	cmp	r3, r2
 8009280:	d100      	bne.n	8009284 <memset+0xa>
 8009282:	4770      	bx	lr
 8009284:	f803 1b01 	strb.w	r1, [r3], #1
 8009288:	e7f9      	b.n	800927e <memset+0x4>
	...

0800928c <__errno>:
 800928c:	4b01      	ldr	r3, [pc, #4]	@ (8009294 <__errno+0x8>)
 800928e:	6818      	ldr	r0, [r3, #0]
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	2000001c 	.word	0x2000001c

08009298 <__libc_init_array>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	2600      	movs	r6, #0
 800929c:	4d0c      	ldr	r5, [pc, #48]	@ (80092d0 <__libc_init_array+0x38>)
 800929e:	4c0d      	ldr	r4, [pc, #52]	@ (80092d4 <__libc_init_array+0x3c>)
 80092a0:	1b64      	subs	r4, r4, r5
 80092a2:	10a4      	asrs	r4, r4, #2
 80092a4:	42a6      	cmp	r6, r4
 80092a6:	d109      	bne.n	80092bc <__libc_init_array+0x24>
 80092a8:	f001 fb8e 	bl	800a9c8 <_init>
 80092ac:	2600      	movs	r6, #0
 80092ae:	4d0a      	ldr	r5, [pc, #40]	@ (80092d8 <__libc_init_array+0x40>)
 80092b0:	4c0a      	ldr	r4, [pc, #40]	@ (80092dc <__libc_init_array+0x44>)
 80092b2:	1b64      	subs	r4, r4, r5
 80092b4:	10a4      	asrs	r4, r4, #2
 80092b6:	42a6      	cmp	r6, r4
 80092b8:	d105      	bne.n	80092c6 <__libc_init_array+0x2e>
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80092c0:	4798      	blx	r3
 80092c2:	3601      	adds	r6, #1
 80092c4:	e7ee      	b.n	80092a4 <__libc_init_array+0xc>
 80092c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ca:	4798      	blx	r3
 80092cc:	3601      	adds	r6, #1
 80092ce:	e7f2      	b.n	80092b6 <__libc_init_array+0x1e>
 80092d0:	0800b9f8 	.word	0x0800b9f8
 80092d4:	0800b9f8 	.word	0x0800b9f8
 80092d8:	0800b9f8 	.word	0x0800b9f8
 80092dc:	0800b9fc 	.word	0x0800b9fc

080092e0 <__retarget_lock_acquire_recursive>:
 80092e0:	4770      	bx	lr

080092e2 <__retarget_lock_release_recursive>:
 80092e2:	4770      	bx	lr

080092e4 <memcpy>:
 80092e4:	440a      	add	r2, r1
 80092e6:	4291      	cmp	r1, r2
 80092e8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80092ec:	d100      	bne.n	80092f0 <memcpy+0xc>
 80092ee:	4770      	bx	lr
 80092f0:	b510      	push	{r4, lr}
 80092f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092f6:	4291      	cmp	r1, r2
 80092f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092fc:	d1f9      	bne.n	80092f2 <memcpy+0xe>
 80092fe:	bd10      	pop	{r4, pc}

08009300 <strcpy>:
 8009300:	4603      	mov	r3, r0
 8009302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009306:	f803 2b01 	strb.w	r2, [r3], #1
 800930a:	2a00      	cmp	r2, #0
 800930c:	d1f9      	bne.n	8009302 <strcpy+0x2>
 800930e:	4770      	bx	lr

08009310 <__ssputs_r>:
 8009310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009314:	461f      	mov	r7, r3
 8009316:	688e      	ldr	r6, [r1, #8]
 8009318:	4682      	mov	sl, r0
 800931a:	42be      	cmp	r6, r7
 800931c:	460c      	mov	r4, r1
 800931e:	4690      	mov	r8, r2
 8009320:	680b      	ldr	r3, [r1, #0]
 8009322:	d82d      	bhi.n	8009380 <__ssputs_r+0x70>
 8009324:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009328:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800932c:	d026      	beq.n	800937c <__ssputs_r+0x6c>
 800932e:	6965      	ldr	r5, [r4, #20]
 8009330:	6909      	ldr	r1, [r1, #16]
 8009332:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009336:	eba3 0901 	sub.w	r9, r3, r1
 800933a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800933e:	1c7b      	adds	r3, r7, #1
 8009340:	444b      	add	r3, r9
 8009342:	106d      	asrs	r5, r5, #1
 8009344:	429d      	cmp	r5, r3
 8009346:	bf38      	it	cc
 8009348:	461d      	movcc	r5, r3
 800934a:	0553      	lsls	r3, r2, #21
 800934c:	d527      	bpl.n	800939e <__ssputs_r+0x8e>
 800934e:	4629      	mov	r1, r5
 8009350:	f000 f958 	bl	8009604 <_malloc_r>
 8009354:	4606      	mov	r6, r0
 8009356:	b360      	cbz	r0, 80093b2 <__ssputs_r+0xa2>
 8009358:	464a      	mov	r2, r9
 800935a:	6921      	ldr	r1, [r4, #16]
 800935c:	f7ff ffc2 	bl	80092e4 <memcpy>
 8009360:	89a3      	ldrh	r3, [r4, #12]
 8009362:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800936a:	81a3      	strh	r3, [r4, #12]
 800936c:	6126      	str	r6, [r4, #16]
 800936e:	444e      	add	r6, r9
 8009370:	6026      	str	r6, [r4, #0]
 8009372:	463e      	mov	r6, r7
 8009374:	6165      	str	r5, [r4, #20]
 8009376:	eba5 0509 	sub.w	r5, r5, r9
 800937a:	60a5      	str	r5, [r4, #8]
 800937c:	42be      	cmp	r6, r7
 800937e:	d900      	bls.n	8009382 <__ssputs_r+0x72>
 8009380:	463e      	mov	r6, r7
 8009382:	4632      	mov	r2, r6
 8009384:	4641      	mov	r1, r8
 8009386:	6820      	ldr	r0, [r4, #0]
 8009388:	f000 fb88 	bl	8009a9c <memmove>
 800938c:	2000      	movs	r0, #0
 800938e:	68a3      	ldr	r3, [r4, #8]
 8009390:	1b9b      	subs	r3, r3, r6
 8009392:	60a3      	str	r3, [r4, #8]
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	4433      	add	r3, r6
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800939e:	462a      	mov	r2, r5
 80093a0:	f000 fb4e 	bl	8009a40 <_realloc_r>
 80093a4:	4606      	mov	r6, r0
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d1e0      	bne.n	800936c <__ssputs_r+0x5c>
 80093aa:	4650      	mov	r0, sl
 80093ac:	6921      	ldr	r1, [r4, #16]
 80093ae:	f000 fbad 	bl	8009b0c <_free_r>
 80093b2:	230c      	movs	r3, #12
 80093b4:	f8ca 3000 	str.w	r3, [sl]
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093c2:	81a3      	strh	r3, [r4, #12]
 80093c4:	e7e9      	b.n	800939a <__ssputs_r+0x8a>
	...

080093c8 <_svfiprintf_r>:
 80093c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093cc:	4698      	mov	r8, r3
 80093ce:	898b      	ldrh	r3, [r1, #12]
 80093d0:	4607      	mov	r7, r0
 80093d2:	061b      	lsls	r3, r3, #24
 80093d4:	460d      	mov	r5, r1
 80093d6:	4614      	mov	r4, r2
 80093d8:	b09d      	sub	sp, #116	@ 0x74
 80093da:	d510      	bpl.n	80093fe <_svfiprintf_r+0x36>
 80093dc:	690b      	ldr	r3, [r1, #16]
 80093de:	b973      	cbnz	r3, 80093fe <_svfiprintf_r+0x36>
 80093e0:	2140      	movs	r1, #64	@ 0x40
 80093e2:	f000 f90f 	bl	8009604 <_malloc_r>
 80093e6:	6028      	str	r0, [r5, #0]
 80093e8:	6128      	str	r0, [r5, #16]
 80093ea:	b930      	cbnz	r0, 80093fa <_svfiprintf_r+0x32>
 80093ec:	230c      	movs	r3, #12
 80093ee:	603b      	str	r3, [r7, #0]
 80093f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093f4:	b01d      	add	sp, #116	@ 0x74
 80093f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fa:	2340      	movs	r3, #64	@ 0x40
 80093fc:	616b      	str	r3, [r5, #20]
 80093fe:	2300      	movs	r3, #0
 8009400:	9309      	str	r3, [sp, #36]	@ 0x24
 8009402:	2320      	movs	r3, #32
 8009404:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009408:	2330      	movs	r3, #48	@ 0x30
 800940a:	f04f 0901 	mov.w	r9, #1
 800940e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009412:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80095ac <_svfiprintf_r+0x1e4>
 8009416:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800941a:	4623      	mov	r3, r4
 800941c:	469a      	mov	sl, r3
 800941e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009422:	b10a      	cbz	r2, 8009428 <_svfiprintf_r+0x60>
 8009424:	2a25      	cmp	r2, #37	@ 0x25
 8009426:	d1f9      	bne.n	800941c <_svfiprintf_r+0x54>
 8009428:	ebba 0b04 	subs.w	fp, sl, r4
 800942c:	d00b      	beq.n	8009446 <_svfiprintf_r+0x7e>
 800942e:	465b      	mov	r3, fp
 8009430:	4622      	mov	r2, r4
 8009432:	4629      	mov	r1, r5
 8009434:	4638      	mov	r0, r7
 8009436:	f7ff ff6b 	bl	8009310 <__ssputs_r>
 800943a:	3001      	adds	r0, #1
 800943c:	f000 80a7 	beq.w	800958e <_svfiprintf_r+0x1c6>
 8009440:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009442:	445a      	add	r2, fp
 8009444:	9209      	str	r2, [sp, #36]	@ 0x24
 8009446:	f89a 3000 	ldrb.w	r3, [sl]
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 809f 	beq.w	800958e <_svfiprintf_r+0x1c6>
 8009450:	2300      	movs	r3, #0
 8009452:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009456:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800945a:	f10a 0a01 	add.w	sl, sl, #1
 800945e:	9304      	str	r3, [sp, #16]
 8009460:	9307      	str	r3, [sp, #28]
 8009462:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009466:	931a      	str	r3, [sp, #104]	@ 0x68
 8009468:	4654      	mov	r4, sl
 800946a:	2205      	movs	r2, #5
 800946c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009470:	484e      	ldr	r0, [pc, #312]	@ (80095ac <_svfiprintf_r+0x1e4>)
 8009472:	f000 fb3d 	bl	8009af0 <memchr>
 8009476:	9a04      	ldr	r2, [sp, #16]
 8009478:	b9d8      	cbnz	r0, 80094b2 <_svfiprintf_r+0xea>
 800947a:	06d0      	lsls	r0, r2, #27
 800947c:	bf44      	itt	mi
 800947e:	2320      	movmi	r3, #32
 8009480:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009484:	0711      	lsls	r1, r2, #28
 8009486:	bf44      	itt	mi
 8009488:	232b      	movmi	r3, #43	@ 0x2b
 800948a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800948e:	f89a 3000 	ldrb.w	r3, [sl]
 8009492:	2b2a      	cmp	r3, #42	@ 0x2a
 8009494:	d015      	beq.n	80094c2 <_svfiprintf_r+0xfa>
 8009496:	4654      	mov	r4, sl
 8009498:	2000      	movs	r0, #0
 800949a:	f04f 0c0a 	mov.w	ip, #10
 800949e:	9a07      	ldr	r2, [sp, #28]
 80094a0:	4621      	mov	r1, r4
 80094a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094a6:	3b30      	subs	r3, #48	@ 0x30
 80094a8:	2b09      	cmp	r3, #9
 80094aa:	d94b      	bls.n	8009544 <_svfiprintf_r+0x17c>
 80094ac:	b1b0      	cbz	r0, 80094dc <_svfiprintf_r+0x114>
 80094ae:	9207      	str	r2, [sp, #28]
 80094b0:	e014      	b.n	80094dc <_svfiprintf_r+0x114>
 80094b2:	eba0 0308 	sub.w	r3, r0, r8
 80094b6:	fa09 f303 	lsl.w	r3, r9, r3
 80094ba:	4313      	orrs	r3, r2
 80094bc:	46a2      	mov	sl, r4
 80094be:	9304      	str	r3, [sp, #16]
 80094c0:	e7d2      	b.n	8009468 <_svfiprintf_r+0xa0>
 80094c2:	9b03      	ldr	r3, [sp, #12]
 80094c4:	1d19      	adds	r1, r3, #4
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	9103      	str	r1, [sp, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	bfbb      	ittet	lt
 80094ce:	425b      	neglt	r3, r3
 80094d0:	f042 0202 	orrlt.w	r2, r2, #2
 80094d4:	9307      	strge	r3, [sp, #28]
 80094d6:	9307      	strlt	r3, [sp, #28]
 80094d8:	bfb8      	it	lt
 80094da:	9204      	strlt	r2, [sp, #16]
 80094dc:	7823      	ldrb	r3, [r4, #0]
 80094de:	2b2e      	cmp	r3, #46	@ 0x2e
 80094e0:	d10a      	bne.n	80094f8 <_svfiprintf_r+0x130>
 80094e2:	7863      	ldrb	r3, [r4, #1]
 80094e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e6:	d132      	bne.n	800954e <_svfiprintf_r+0x186>
 80094e8:	9b03      	ldr	r3, [sp, #12]
 80094ea:	3402      	adds	r4, #2
 80094ec:	1d1a      	adds	r2, r3, #4
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	9203      	str	r2, [sp, #12]
 80094f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094f6:	9305      	str	r3, [sp, #20]
 80094f8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80095b0 <_svfiprintf_r+0x1e8>
 80094fc:	2203      	movs	r2, #3
 80094fe:	4650      	mov	r0, sl
 8009500:	7821      	ldrb	r1, [r4, #0]
 8009502:	f000 faf5 	bl	8009af0 <memchr>
 8009506:	b138      	cbz	r0, 8009518 <_svfiprintf_r+0x150>
 8009508:	2240      	movs	r2, #64	@ 0x40
 800950a:	9b04      	ldr	r3, [sp, #16]
 800950c:	eba0 000a 	sub.w	r0, r0, sl
 8009510:	4082      	lsls	r2, r0
 8009512:	4313      	orrs	r3, r2
 8009514:	3401      	adds	r4, #1
 8009516:	9304      	str	r3, [sp, #16]
 8009518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951c:	2206      	movs	r2, #6
 800951e:	4825      	ldr	r0, [pc, #148]	@ (80095b4 <_svfiprintf_r+0x1ec>)
 8009520:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009524:	f000 fae4 	bl	8009af0 <memchr>
 8009528:	2800      	cmp	r0, #0
 800952a:	d036      	beq.n	800959a <_svfiprintf_r+0x1d2>
 800952c:	4b22      	ldr	r3, [pc, #136]	@ (80095b8 <_svfiprintf_r+0x1f0>)
 800952e:	bb1b      	cbnz	r3, 8009578 <_svfiprintf_r+0x1b0>
 8009530:	9b03      	ldr	r3, [sp, #12]
 8009532:	3307      	adds	r3, #7
 8009534:	f023 0307 	bic.w	r3, r3, #7
 8009538:	3308      	adds	r3, #8
 800953a:	9303      	str	r3, [sp, #12]
 800953c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953e:	4433      	add	r3, r6
 8009540:	9309      	str	r3, [sp, #36]	@ 0x24
 8009542:	e76a      	b.n	800941a <_svfiprintf_r+0x52>
 8009544:	460c      	mov	r4, r1
 8009546:	2001      	movs	r0, #1
 8009548:	fb0c 3202 	mla	r2, ip, r2, r3
 800954c:	e7a8      	b.n	80094a0 <_svfiprintf_r+0xd8>
 800954e:	2300      	movs	r3, #0
 8009550:	f04f 0c0a 	mov.w	ip, #10
 8009554:	4619      	mov	r1, r3
 8009556:	3401      	adds	r4, #1
 8009558:	9305      	str	r3, [sp, #20]
 800955a:	4620      	mov	r0, r4
 800955c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009560:	3a30      	subs	r2, #48	@ 0x30
 8009562:	2a09      	cmp	r2, #9
 8009564:	d903      	bls.n	800956e <_svfiprintf_r+0x1a6>
 8009566:	2b00      	cmp	r3, #0
 8009568:	d0c6      	beq.n	80094f8 <_svfiprintf_r+0x130>
 800956a:	9105      	str	r1, [sp, #20]
 800956c:	e7c4      	b.n	80094f8 <_svfiprintf_r+0x130>
 800956e:	4604      	mov	r4, r0
 8009570:	2301      	movs	r3, #1
 8009572:	fb0c 2101 	mla	r1, ip, r1, r2
 8009576:	e7f0      	b.n	800955a <_svfiprintf_r+0x192>
 8009578:	ab03      	add	r3, sp, #12
 800957a:	9300      	str	r3, [sp, #0]
 800957c:	462a      	mov	r2, r5
 800957e:	4638      	mov	r0, r7
 8009580:	4b0e      	ldr	r3, [pc, #56]	@ (80095bc <_svfiprintf_r+0x1f4>)
 8009582:	a904      	add	r1, sp, #16
 8009584:	f3af 8000 	nop.w
 8009588:	1c42      	adds	r2, r0, #1
 800958a:	4606      	mov	r6, r0
 800958c:	d1d6      	bne.n	800953c <_svfiprintf_r+0x174>
 800958e:	89ab      	ldrh	r3, [r5, #12]
 8009590:	065b      	lsls	r3, r3, #25
 8009592:	f53f af2d 	bmi.w	80093f0 <_svfiprintf_r+0x28>
 8009596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009598:	e72c      	b.n	80093f4 <_svfiprintf_r+0x2c>
 800959a:	ab03      	add	r3, sp, #12
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	462a      	mov	r2, r5
 80095a0:	4638      	mov	r0, r7
 80095a2:	4b06      	ldr	r3, [pc, #24]	@ (80095bc <_svfiprintf_r+0x1f4>)
 80095a4:	a904      	add	r1, sp, #16
 80095a6:	f000 f91f 	bl	80097e8 <_printf_i>
 80095aa:	e7ed      	b.n	8009588 <_svfiprintf_r+0x1c0>
 80095ac:	0800b987 	.word	0x0800b987
 80095b0:	0800b98d 	.word	0x0800b98d
 80095b4:	0800b991 	.word	0x0800b991
 80095b8:	00000000 	.word	0x00000000
 80095bc:	08009311 	.word	0x08009311

080095c0 <sbrk_aligned>:
 80095c0:	b570      	push	{r4, r5, r6, lr}
 80095c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009600 <sbrk_aligned+0x40>)
 80095c4:	460c      	mov	r4, r1
 80095c6:	6831      	ldr	r1, [r6, #0]
 80095c8:	4605      	mov	r5, r0
 80095ca:	b911      	cbnz	r1, 80095d2 <sbrk_aligned+0x12>
 80095cc:	f000 fa80 	bl	8009ad0 <_sbrk_r>
 80095d0:	6030      	str	r0, [r6, #0]
 80095d2:	4621      	mov	r1, r4
 80095d4:	4628      	mov	r0, r5
 80095d6:	f000 fa7b 	bl	8009ad0 <_sbrk_r>
 80095da:	1c43      	adds	r3, r0, #1
 80095dc:	d103      	bne.n	80095e6 <sbrk_aligned+0x26>
 80095de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80095e2:	4620      	mov	r0, r4
 80095e4:	bd70      	pop	{r4, r5, r6, pc}
 80095e6:	1cc4      	adds	r4, r0, #3
 80095e8:	f024 0403 	bic.w	r4, r4, #3
 80095ec:	42a0      	cmp	r0, r4
 80095ee:	d0f8      	beq.n	80095e2 <sbrk_aligned+0x22>
 80095f0:	1a21      	subs	r1, r4, r0
 80095f2:	4628      	mov	r0, r5
 80095f4:	f000 fa6c 	bl	8009ad0 <_sbrk_r>
 80095f8:	3001      	adds	r0, #1
 80095fa:	d1f2      	bne.n	80095e2 <sbrk_aligned+0x22>
 80095fc:	e7ef      	b.n	80095de <sbrk_aligned+0x1e>
 80095fe:	bf00      	nop
 8009600:	2000069c 	.word	0x2000069c

08009604 <_malloc_r>:
 8009604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009608:	1ccd      	adds	r5, r1, #3
 800960a:	f025 0503 	bic.w	r5, r5, #3
 800960e:	3508      	adds	r5, #8
 8009610:	2d0c      	cmp	r5, #12
 8009612:	bf38      	it	cc
 8009614:	250c      	movcc	r5, #12
 8009616:	2d00      	cmp	r5, #0
 8009618:	4606      	mov	r6, r0
 800961a:	db01      	blt.n	8009620 <_malloc_r+0x1c>
 800961c:	42a9      	cmp	r1, r5
 800961e:	d904      	bls.n	800962a <_malloc_r+0x26>
 8009620:	230c      	movs	r3, #12
 8009622:	6033      	str	r3, [r6, #0]
 8009624:	2000      	movs	r0, #0
 8009626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800962a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009700 <_malloc_r+0xfc>
 800962e:	f000 f9fb 	bl	8009a28 <__malloc_lock>
 8009632:	f8d8 3000 	ldr.w	r3, [r8]
 8009636:	461c      	mov	r4, r3
 8009638:	bb44      	cbnz	r4, 800968c <_malloc_r+0x88>
 800963a:	4629      	mov	r1, r5
 800963c:	4630      	mov	r0, r6
 800963e:	f7ff ffbf 	bl	80095c0 <sbrk_aligned>
 8009642:	1c43      	adds	r3, r0, #1
 8009644:	4604      	mov	r4, r0
 8009646:	d158      	bne.n	80096fa <_malloc_r+0xf6>
 8009648:	f8d8 4000 	ldr.w	r4, [r8]
 800964c:	4627      	mov	r7, r4
 800964e:	2f00      	cmp	r7, #0
 8009650:	d143      	bne.n	80096da <_malloc_r+0xd6>
 8009652:	2c00      	cmp	r4, #0
 8009654:	d04b      	beq.n	80096ee <_malloc_r+0xea>
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	4639      	mov	r1, r7
 800965a:	4630      	mov	r0, r6
 800965c:	eb04 0903 	add.w	r9, r4, r3
 8009660:	f000 fa36 	bl	8009ad0 <_sbrk_r>
 8009664:	4581      	cmp	r9, r0
 8009666:	d142      	bne.n	80096ee <_malloc_r+0xea>
 8009668:	6821      	ldr	r1, [r4, #0]
 800966a:	4630      	mov	r0, r6
 800966c:	1a6d      	subs	r5, r5, r1
 800966e:	4629      	mov	r1, r5
 8009670:	f7ff ffa6 	bl	80095c0 <sbrk_aligned>
 8009674:	3001      	adds	r0, #1
 8009676:	d03a      	beq.n	80096ee <_malloc_r+0xea>
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	442b      	add	r3, r5
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	f8d8 3000 	ldr.w	r3, [r8]
 8009682:	685a      	ldr	r2, [r3, #4]
 8009684:	bb62      	cbnz	r2, 80096e0 <_malloc_r+0xdc>
 8009686:	f8c8 7000 	str.w	r7, [r8]
 800968a:	e00f      	b.n	80096ac <_malloc_r+0xa8>
 800968c:	6822      	ldr	r2, [r4, #0]
 800968e:	1b52      	subs	r2, r2, r5
 8009690:	d420      	bmi.n	80096d4 <_malloc_r+0xd0>
 8009692:	2a0b      	cmp	r2, #11
 8009694:	d917      	bls.n	80096c6 <_malloc_r+0xc2>
 8009696:	1961      	adds	r1, r4, r5
 8009698:	42a3      	cmp	r3, r4
 800969a:	6025      	str	r5, [r4, #0]
 800969c:	bf18      	it	ne
 800969e:	6059      	strne	r1, [r3, #4]
 80096a0:	6863      	ldr	r3, [r4, #4]
 80096a2:	bf08      	it	eq
 80096a4:	f8c8 1000 	streq.w	r1, [r8]
 80096a8:	5162      	str	r2, [r4, r5]
 80096aa:	604b      	str	r3, [r1, #4]
 80096ac:	4630      	mov	r0, r6
 80096ae:	f000 f9c1 	bl	8009a34 <__malloc_unlock>
 80096b2:	f104 000b 	add.w	r0, r4, #11
 80096b6:	1d23      	adds	r3, r4, #4
 80096b8:	f020 0007 	bic.w	r0, r0, #7
 80096bc:	1ac2      	subs	r2, r0, r3
 80096be:	bf1c      	itt	ne
 80096c0:	1a1b      	subne	r3, r3, r0
 80096c2:	50a3      	strne	r3, [r4, r2]
 80096c4:	e7af      	b.n	8009626 <_malloc_r+0x22>
 80096c6:	6862      	ldr	r2, [r4, #4]
 80096c8:	42a3      	cmp	r3, r4
 80096ca:	bf0c      	ite	eq
 80096cc:	f8c8 2000 	streq.w	r2, [r8]
 80096d0:	605a      	strne	r2, [r3, #4]
 80096d2:	e7eb      	b.n	80096ac <_malloc_r+0xa8>
 80096d4:	4623      	mov	r3, r4
 80096d6:	6864      	ldr	r4, [r4, #4]
 80096d8:	e7ae      	b.n	8009638 <_malloc_r+0x34>
 80096da:	463c      	mov	r4, r7
 80096dc:	687f      	ldr	r7, [r7, #4]
 80096de:	e7b6      	b.n	800964e <_malloc_r+0x4a>
 80096e0:	461a      	mov	r2, r3
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	42a3      	cmp	r3, r4
 80096e6:	d1fb      	bne.n	80096e0 <_malloc_r+0xdc>
 80096e8:	2300      	movs	r3, #0
 80096ea:	6053      	str	r3, [r2, #4]
 80096ec:	e7de      	b.n	80096ac <_malloc_r+0xa8>
 80096ee:	230c      	movs	r3, #12
 80096f0:	4630      	mov	r0, r6
 80096f2:	6033      	str	r3, [r6, #0]
 80096f4:	f000 f99e 	bl	8009a34 <__malloc_unlock>
 80096f8:	e794      	b.n	8009624 <_malloc_r+0x20>
 80096fa:	6005      	str	r5, [r0, #0]
 80096fc:	e7d6      	b.n	80096ac <_malloc_r+0xa8>
 80096fe:	bf00      	nop
 8009700:	200006a0 	.word	0x200006a0

08009704 <_printf_common>:
 8009704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009708:	4616      	mov	r6, r2
 800970a:	4698      	mov	r8, r3
 800970c:	688a      	ldr	r2, [r1, #8]
 800970e:	690b      	ldr	r3, [r1, #16]
 8009710:	4607      	mov	r7, r0
 8009712:	4293      	cmp	r3, r2
 8009714:	bfb8      	it	lt
 8009716:	4613      	movlt	r3, r2
 8009718:	6033      	str	r3, [r6, #0]
 800971a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800971e:	460c      	mov	r4, r1
 8009720:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009724:	b10a      	cbz	r2, 800972a <_printf_common+0x26>
 8009726:	3301      	adds	r3, #1
 8009728:	6033      	str	r3, [r6, #0]
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	0699      	lsls	r1, r3, #26
 800972e:	bf42      	ittt	mi
 8009730:	6833      	ldrmi	r3, [r6, #0]
 8009732:	3302      	addmi	r3, #2
 8009734:	6033      	strmi	r3, [r6, #0]
 8009736:	6825      	ldr	r5, [r4, #0]
 8009738:	f015 0506 	ands.w	r5, r5, #6
 800973c:	d106      	bne.n	800974c <_printf_common+0x48>
 800973e:	f104 0a19 	add.w	sl, r4, #25
 8009742:	68e3      	ldr	r3, [r4, #12]
 8009744:	6832      	ldr	r2, [r6, #0]
 8009746:	1a9b      	subs	r3, r3, r2
 8009748:	42ab      	cmp	r3, r5
 800974a:	dc2b      	bgt.n	80097a4 <_printf_common+0xa0>
 800974c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009750:	6822      	ldr	r2, [r4, #0]
 8009752:	3b00      	subs	r3, #0
 8009754:	bf18      	it	ne
 8009756:	2301      	movne	r3, #1
 8009758:	0692      	lsls	r2, r2, #26
 800975a:	d430      	bmi.n	80097be <_printf_common+0xba>
 800975c:	4641      	mov	r1, r8
 800975e:	4638      	mov	r0, r7
 8009760:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009764:	47c8      	blx	r9
 8009766:	3001      	adds	r0, #1
 8009768:	d023      	beq.n	80097b2 <_printf_common+0xae>
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	6922      	ldr	r2, [r4, #16]
 800976e:	f003 0306 	and.w	r3, r3, #6
 8009772:	2b04      	cmp	r3, #4
 8009774:	bf14      	ite	ne
 8009776:	2500      	movne	r5, #0
 8009778:	6833      	ldreq	r3, [r6, #0]
 800977a:	f04f 0600 	mov.w	r6, #0
 800977e:	bf08      	it	eq
 8009780:	68e5      	ldreq	r5, [r4, #12]
 8009782:	f104 041a 	add.w	r4, r4, #26
 8009786:	bf08      	it	eq
 8009788:	1aed      	subeq	r5, r5, r3
 800978a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800978e:	bf08      	it	eq
 8009790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009794:	4293      	cmp	r3, r2
 8009796:	bfc4      	itt	gt
 8009798:	1a9b      	subgt	r3, r3, r2
 800979a:	18ed      	addgt	r5, r5, r3
 800979c:	42b5      	cmp	r5, r6
 800979e:	d11a      	bne.n	80097d6 <_printf_common+0xd2>
 80097a0:	2000      	movs	r0, #0
 80097a2:	e008      	b.n	80097b6 <_printf_common+0xb2>
 80097a4:	2301      	movs	r3, #1
 80097a6:	4652      	mov	r2, sl
 80097a8:	4641      	mov	r1, r8
 80097aa:	4638      	mov	r0, r7
 80097ac:	47c8      	blx	r9
 80097ae:	3001      	adds	r0, #1
 80097b0:	d103      	bne.n	80097ba <_printf_common+0xb6>
 80097b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ba:	3501      	adds	r5, #1
 80097bc:	e7c1      	b.n	8009742 <_printf_common+0x3e>
 80097be:	2030      	movs	r0, #48	@ 0x30
 80097c0:	18e1      	adds	r1, r4, r3
 80097c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80097c6:	1c5a      	adds	r2, r3, #1
 80097c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80097cc:	4422      	add	r2, r4
 80097ce:	3302      	adds	r3, #2
 80097d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80097d4:	e7c2      	b.n	800975c <_printf_common+0x58>
 80097d6:	2301      	movs	r3, #1
 80097d8:	4622      	mov	r2, r4
 80097da:	4641      	mov	r1, r8
 80097dc:	4638      	mov	r0, r7
 80097de:	47c8      	blx	r9
 80097e0:	3001      	adds	r0, #1
 80097e2:	d0e6      	beq.n	80097b2 <_printf_common+0xae>
 80097e4:	3601      	adds	r6, #1
 80097e6:	e7d9      	b.n	800979c <_printf_common+0x98>

080097e8 <_printf_i>:
 80097e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097ec:	7e0f      	ldrb	r7, [r1, #24]
 80097ee:	4691      	mov	r9, r2
 80097f0:	2f78      	cmp	r7, #120	@ 0x78
 80097f2:	4680      	mov	r8, r0
 80097f4:	460c      	mov	r4, r1
 80097f6:	469a      	mov	sl, r3
 80097f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097fe:	d807      	bhi.n	8009810 <_printf_i+0x28>
 8009800:	2f62      	cmp	r7, #98	@ 0x62
 8009802:	d80a      	bhi.n	800981a <_printf_i+0x32>
 8009804:	2f00      	cmp	r7, #0
 8009806:	f000 80d3 	beq.w	80099b0 <_printf_i+0x1c8>
 800980a:	2f58      	cmp	r7, #88	@ 0x58
 800980c:	f000 80ba 	beq.w	8009984 <_printf_i+0x19c>
 8009810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009818:	e03a      	b.n	8009890 <_printf_i+0xa8>
 800981a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800981e:	2b15      	cmp	r3, #21
 8009820:	d8f6      	bhi.n	8009810 <_printf_i+0x28>
 8009822:	a101      	add	r1, pc, #4	@ (adr r1, 8009828 <_printf_i+0x40>)
 8009824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009828:	08009881 	.word	0x08009881
 800982c:	08009895 	.word	0x08009895
 8009830:	08009811 	.word	0x08009811
 8009834:	08009811 	.word	0x08009811
 8009838:	08009811 	.word	0x08009811
 800983c:	08009811 	.word	0x08009811
 8009840:	08009895 	.word	0x08009895
 8009844:	08009811 	.word	0x08009811
 8009848:	08009811 	.word	0x08009811
 800984c:	08009811 	.word	0x08009811
 8009850:	08009811 	.word	0x08009811
 8009854:	08009997 	.word	0x08009997
 8009858:	080098bf 	.word	0x080098bf
 800985c:	08009951 	.word	0x08009951
 8009860:	08009811 	.word	0x08009811
 8009864:	08009811 	.word	0x08009811
 8009868:	080099b9 	.word	0x080099b9
 800986c:	08009811 	.word	0x08009811
 8009870:	080098bf 	.word	0x080098bf
 8009874:	08009811 	.word	0x08009811
 8009878:	08009811 	.word	0x08009811
 800987c:	08009959 	.word	0x08009959
 8009880:	6833      	ldr	r3, [r6, #0]
 8009882:	1d1a      	adds	r2, r3, #4
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6032      	str	r2, [r6, #0]
 8009888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800988c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009890:	2301      	movs	r3, #1
 8009892:	e09e      	b.n	80099d2 <_printf_i+0x1ea>
 8009894:	6833      	ldr	r3, [r6, #0]
 8009896:	6820      	ldr	r0, [r4, #0]
 8009898:	1d19      	adds	r1, r3, #4
 800989a:	6031      	str	r1, [r6, #0]
 800989c:	0606      	lsls	r6, r0, #24
 800989e:	d501      	bpl.n	80098a4 <_printf_i+0xbc>
 80098a0:	681d      	ldr	r5, [r3, #0]
 80098a2:	e003      	b.n	80098ac <_printf_i+0xc4>
 80098a4:	0645      	lsls	r5, r0, #25
 80098a6:	d5fb      	bpl.n	80098a0 <_printf_i+0xb8>
 80098a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80098ac:	2d00      	cmp	r5, #0
 80098ae:	da03      	bge.n	80098b8 <_printf_i+0xd0>
 80098b0:	232d      	movs	r3, #45	@ 0x2d
 80098b2:	426d      	negs	r5, r5
 80098b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098b8:	230a      	movs	r3, #10
 80098ba:	4859      	ldr	r0, [pc, #356]	@ (8009a20 <_printf_i+0x238>)
 80098bc:	e011      	b.n	80098e2 <_printf_i+0xfa>
 80098be:	6821      	ldr	r1, [r4, #0]
 80098c0:	6833      	ldr	r3, [r6, #0]
 80098c2:	0608      	lsls	r0, r1, #24
 80098c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80098c8:	d402      	bmi.n	80098d0 <_printf_i+0xe8>
 80098ca:	0649      	lsls	r1, r1, #25
 80098cc:	bf48      	it	mi
 80098ce:	b2ad      	uxthmi	r5, r5
 80098d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80098d2:	6033      	str	r3, [r6, #0]
 80098d4:	bf14      	ite	ne
 80098d6:	230a      	movne	r3, #10
 80098d8:	2308      	moveq	r3, #8
 80098da:	4851      	ldr	r0, [pc, #324]	@ (8009a20 <_printf_i+0x238>)
 80098dc:	2100      	movs	r1, #0
 80098de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098e2:	6866      	ldr	r6, [r4, #4]
 80098e4:	2e00      	cmp	r6, #0
 80098e6:	bfa8      	it	ge
 80098e8:	6821      	ldrge	r1, [r4, #0]
 80098ea:	60a6      	str	r6, [r4, #8]
 80098ec:	bfa4      	itt	ge
 80098ee:	f021 0104 	bicge.w	r1, r1, #4
 80098f2:	6021      	strge	r1, [r4, #0]
 80098f4:	b90d      	cbnz	r5, 80098fa <_printf_i+0x112>
 80098f6:	2e00      	cmp	r6, #0
 80098f8:	d04b      	beq.n	8009992 <_printf_i+0x1aa>
 80098fa:	4616      	mov	r6, r2
 80098fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8009900:	fb03 5711 	mls	r7, r3, r1, r5
 8009904:	5dc7      	ldrb	r7, [r0, r7]
 8009906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800990a:	462f      	mov	r7, r5
 800990c:	42bb      	cmp	r3, r7
 800990e:	460d      	mov	r5, r1
 8009910:	d9f4      	bls.n	80098fc <_printf_i+0x114>
 8009912:	2b08      	cmp	r3, #8
 8009914:	d10b      	bne.n	800992e <_printf_i+0x146>
 8009916:	6823      	ldr	r3, [r4, #0]
 8009918:	07df      	lsls	r7, r3, #31
 800991a:	d508      	bpl.n	800992e <_printf_i+0x146>
 800991c:	6923      	ldr	r3, [r4, #16]
 800991e:	6861      	ldr	r1, [r4, #4]
 8009920:	4299      	cmp	r1, r3
 8009922:	bfde      	ittt	le
 8009924:	2330      	movle	r3, #48	@ 0x30
 8009926:	f806 3c01 	strble.w	r3, [r6, #-1]
 800992a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800992e:	1b92      	subs	r2, r2, r6
 8009930:	6122      	str	r2, [r4, #16]
 8009932:	464b      	mov	r3, r9
 8009934:	4621      	mov	r1, r4
 8009936:	4640      	mov	r0, r8
 8009938:	f8cd a000 	str.w	sl, [sp]
 800993c:	aa03      	add	r2, sp, #12
 800993e:	f7ff fee1 	bl	8009704 <_printf_common>
 8009942:	3001      	adds	r0, #1
 8009944:	d14a      	bne.n	80099dc <_printf_i+0x1f4>
 8009946:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800994a:	b004      	add	sp, #16
 800994c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009950:	6823      	ldr	r3, [r4, #0]
 8009952:	f043 0320 	orr.w	r3, r3, #32
 8009956:	6023      	str	r3, [r4, #0]
 8009958:	2778      	movs	r7, #120	@ 0x78
 800995a:	4832      	ldr	r0, [pc, #200]	@ (8009a24 <_printf_i+0x23c>)
 800995c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	6831      	ldr	r1, [r6, #0]
 8009964:	061f      	lsls	r7, r3, #24
 8009966:	f851 5b04 	ldr.w	r5, [r1], #4
 800996a:	d402      	bmi.n	8009972 <_printf_i+0x18a>
 800996c:	065f      	lsls	r7, r3, #25
 800996e:	bf48      	it	mi
 8009970:	b2ad      	uxthmi	r5, r5
 8009972:	6031      	str	r1, [r6, #0]
 8009974:	07d9      	lsls	r1, r3, #31
 8009976:	bf44      	itt	mi
 8009978:	f043 0320 	orrmi.w	r3, r3, #32
 800997c:	6023      	strmi	r3, [r4, #0]
 800997e:	b11d      	cbz	r5, 8009988 <_printf_i+0x1a0>
 8009980:	2310      	movs	r3, #16
 8009982:	e7ab      	b.n	80098dc <_printf_i+0xf4>
 8009984:	4826      	ldr	r0, [pc, #152]	@ (8009a20 <_printf_i+0x238>)
 8009986:	e7e9      	b.n	800995c <_printf_i+0x174>
 8009988:	6823      	ldr	r3, [r4, #0]
 800998a:	f023 0320 	bic.w	r3, r3, #32
 800998e:	6023      	str	r3, [r4, #0]
 8009990:	e7f6      	b.n	8009980 <_printf_i+0x198>
 8009992:	4616      	mov	r6, r2
 8009994:	e7bd      	b.n	8009912 <_printf_i+0x12a>
 8009996:	6833      	ldr	r3, [r6, #0]
 8009998:	6825      	ldr	r5, [r4, #0]
 800999a:	1d18      	adds	r0, r3, #4
 800999c:	6961      	ldr	r1, [r4, #20]
 800999e:	6030      	str	r0, [r6, #0]
 80099a0:	062e      	lsls	r6, r5, #24
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	d501      	bpl.n	80099aa <_printf_i+0x1c2>
 80099a6:	6019      	str	r1, [r3, #0]
 80099a8:	e002      	b.n	80099b0 <_printf_i+0x1c8>
 80099aa:	0668      	lsls	r0, r5, #25
 80099ac:	d5fb      	bpl.n	80099a6 <_printf_i+0x1be>
 80099ae:	8019      	strh	r1, [r3, #0]
 80099b0:	2300      	movs	r3, #0
 80099b2:	4616      	mov	r6, r2
 80099b4:	6123      	str	r3, [r4, #16]
 80099b6:	e7bc      	b.n	8009932 <_printf_i+0x14a>
 80099b8:	6833      	ldr	r3, [r6, #0]
 80099ba:	2100      	movs	r1, #0
 80099bc:	1d1a      	adds	r2, r3, #4
 80099be:	6032      	str	r2, [r6, #0]
 80099c0:	681e      	ldr	r6, [r3, #0]
 80099c2:	6862      	ldr	r2, [r4, #4]
 80099c4:	4630      	mov	r0, r6
 80099c6:	f000 f893 	bl	8009af0 <memchr>
 80099ca:	b108      	cbz	r0, 80099d0 <_printf_i+0x1e8>
 80099cc:	1b80      	subs	r0, r0, r6
 80099ce:	6060      	str	r0, [r4, #4]
 80099d0:	6863      	ldr	r3, [r4, #4]
 80099d2:	6123      	str	r3, [r4, #16]
 80099d4:	2300      	movs	r3, #0
 80099d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099da:	e7aa      	b.n	8009932 <_printf_i+0x14a>
 80099dc:	4632      	mov	r2, r6
 80099de:	4649      	mov	r1, r9
 80099e0:	4640      	mov	r0, r8
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	47d0      	blx	sl
 80099e6:	3001      	adds	r0, #1
 80099e8:	d0ad      	beq.n	8009946 <_printf_i+0x15e>
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	079b      	lsls	r3, r3, #30
 80099ee:	d413      	bmi.n	8009a18 <_printf_i+0x230>
 80099f0:	68e0      	ldr	r0, [r4, #12]
 80099f2:	9b03      	ldr	r3, [sp, #12]
 80099f4:	4298      	cmp	r0, r3
 80099f6:	bfb8      	it	lt
 80099f8:	4618      	movlt	r0, r3
 80099fa:	e7a6      	b.n	800994a <_printf_i+0x162>
 80099fc:	2301      	movs	r3, #1
 80099fe:	4632      	mov	r2, r6
 8009a00:	4649      	mov	r1, r9
 8009a02:	4640      	mov	r0, r8
 8009a04:	47d0      	blx	sl
 8009a06:	3001      	adds	r0, #1
 8009a08:	d09d      	beq.n	8009946 <_printf_i+0x15e>
 8009a0a:	3501      	adds	r5, #1
 8009a0c:	68e3      	ldr	r3, [r4, #12]
 8009a0e:	9903      	ldr	r1, [sp, #12]
 8009a10:	1a5b      	subs	r3, r3, r1
 8009a12:	42ab      	cmp	r3, r5
 8009a14:	dcf2      	bgt.n	80099fc <_printf_i+0x214>
 8009a16:	e7eb      	b.n	80099f0 <_printf_i+0x208>
 8009a18:	2500      	movs	r5, #0
 8009a1a:	f104 0619 	add.w	r6, r4, #25
 8009a1e:	e7f5      	b.n	8009a0c <_printf_i+0x224>
 8009a20:	0800b998 	.word	0x0800b998
 8009a24:	0800b9a9 	.word	0x0800b9a9

08009a28 <__malloc_lock>:
 8009a28:	4801      	ldr	r0, [pc, #4]	@ (8009a30 <__malloc_lock+0x8>)
 8009a2a:	f7ff bc59 	b.w	80092e0 <__retarget_lock_acquire_recursive>
 8009a2e:	bf00      	nop
 8009a30:	20000698 	.word	0x20000698

08009a34 <__malloc_unlock>:
 8009a34:	4801      	ldr	r0, [pc, #4]	@ (8009a3c <__malloc_unlock+0x8>)
 8009a36:	f7ff bc54 	b.w	80092e2 <__retarget_lock_release_recursive>
 8009a3a:	bf00      	nop
 8009a3c:	20000698 	.word	0x20000698

08009a40 <_realloc_r>:
 8009a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a44:	4680      	mov	r8, r0
 8009a46:	4615      	mov	r5, r2
 8009a48:	460c      	mov	r4, r1
 8009a4a:	b921      	cbnz	r1, 8009a56 <_realloc_r+0x16>
 8009a4c:	4611      	mov	r1, r2
 8009a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a52:	f7ff bdd7 	b.w	8009604 <_malloc_r>
 8009a56:	b92a      	cbnz	r2, 8009a64 <_realloc_r+0x24>
 8009a58:	f000 f858 	bl	8009b0c <_free_r>
 8009a5c:	2400      	movs	r4, #0
 8009a5e:	4620      	mov	r0, r4
 8009a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a64:	f000 f89a 	bl	8009b9c <_malloc_usable_size_r>
 8009a68:	4285      	cmp	r5, r0
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	d802      	bhi.n	8009a74 <_realloc_r+0x34>
 8009a6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a72:	d8f4      	bhi.n	8009a5e <_realloc_r+0x1e>
 8009a74:	4629      	mov	r1, r5
 8009a76:	4640      	mov	r0, r8
 8009a78:	f7ff fdc4 	bl	8009604 <_malloc_r>
 8009a7c:	4607      	mov	r7, r0
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d0ec      	beq.n	8009a5c <_realloc_r+0x1c>
 8009a82:	42b5      	cmp	r5, r6
 8009a84:	462a      	mov	r2, r5
 8009a86:	4621      	mov	r1, r4
 8009a88:	bf28      	it	cs
 8009a8a:	4632      	movcs	r2, r6
 8009a8c:	f7ff fc2a 	bl	80092e4 <memcpy>
 8009a90:	4621      	mov	r1, r4
 8009a92:	4640      	mov	r0, r8
 8009a94:	f000 f83a 	bl	8009b0c <_free_r>
 8009a98:	463c      	mov	r4, r7
 8009a9a:	e7e0      	b.n	8009a5e <_realloc_r+0x1e>

08009a9c <memmove>:
 8009a9c:	4288      	cmp	r0, r1
 8009a9e:	b510      	push	{r4, lr}
 8009aa0:	eb01 0402 	add.w	r4, r1, r2
 8009aa4:	d902      	bls.n	8009aac <memmove+0x10>
 8009aa6:	4284      	cmp	r4, r0
 8009aa8:	4623      	mov	r3, r4
 8009aaa:	d807      	bhi.n	8009abc <memmove+0x20>
 8009aac:	1e43      	subs	r3, r0, #1
 8009aae:	42a1      	cmp	r1, r4
 8009ab0:	d008      	beq.n	8009ac4 <memmove+0x28>
 8009ab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ab6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aba:	e7f8      	b.n	8009aae <memmove+0x12>
 8009abc:	4601      	mov	r1, r0
 8009abe:	4402      	add	r2, r0
 8009ac0:	428a      	cmp	r2, r1
 8009ac2:	d100      	bne.n	8009ac6 <memmove+0x2a>
 8009ac4:	bd10      	pop	{r4, pc}
 8009ac6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009aca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ace:	e7f7      	b.n	8009ac0 <memmove+0x24>

08009ad0 <_sbrk_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	4d05      	ldr	r5, [pc, #20]	@ (8009aec <_sbrk_r+0x1c>)
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	602b      	str	r3, [r5, #0]
 8009adc:	f7f9 fa5e 	bl	8002f9c <_sbrk>
 8009ae0:	1c43      	adds	r3, r0, #1
 8009ae2:	d102      	bne.n	8009aea <_sbrk_r+0x1a>
 8009ae4:	682b      	ldr	r3, [r5, #0]
 8009ae6:	b103      	cbz	r3, 8009aea <_sbrk_r+0x1a>
 8009ae8:	6023      	str	r3, [r4, #0]
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
 8009aec:	200006a4 	.word	0x200006a4

08009af0 <memchr>:
 8009af0:	4603      	mov	r3, r0
 8009af2:	b510      	push	{r4, lr}
 8009af4:	b2c9      	uxtb	r1, r1
 8009af6:	4402      	add	r2, r0
 8009af8:	4293      	cmp	r3, r2
 8009afa:	4618      	mov	r0, r3
 8009afc:	d101      	bne.n	8009b02 <memchr+0x12>
 8009afe:	2000      	movs	r0, #0
 8009b00:	e003      	b.n	8009b0a <memchr+0x1a>
 8009b02:	7804      	ldrb	r4, [r0, #0]
 8009b04:	3301      	adds	r3, #1
 8009b06:	428c      	cmp	r4, r1
 8009b08:	d1f6      	bne.n	8009af8 <memchr+0x8>
 8009b0a:	bd10      	pop	{r4, pc}

08009b0c <_free_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4605      	mov	r5, r0
 8009b10:	2900      	cmp	r1, #0
 8009b12:	d040      	beq.n	8009b96 <_free_r+0x8a>
 8009b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b18:	1f0c      	subs	r4, r1, #4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	bfb8      	it	lt
 8009b1e:	18e4      	addlt	r4, r4, r3
 8009b20:	f7ff ff82 	bl	8009a28 <__malloc_lock>
 8009b24:	4a1c      	ldr	r2, [pc, #112]	@ (8009b98 <_free_r+0x8c>)
 8009b26:	6813      	ldr	r3, [r2, #0]
 8009b28:	b933      	cbnz	r3, 8009b38 <_free_r+0x2c>
 8009b2a:	6063      	str	r3, [r4, #4]
 8009b2c:	6014      	str	r4, [r2, #0]
 8009b2e:	4628      	mov	r0, r5
 8009b30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b34:	f7ff bf7e 	b.w	8009a34 <__malloc_unlock>
 8009b38:	42a3      	cmp	r3, r4
 8009b3a:	d908      	bls.n	8009b4e <_free_r+0x42>
 8009b3c:	6820      	ldr	r0, [r4, #0]
 8009b3e:	1821      	adds	r1, r4, r0
 8009b40:	428b      	cmp	r3, r1
 8009b42:	bf01      	itttt	eq
 8009b44:	6819      	ldreq	r1, [r3, #0]
 8009b46:	685b      	ldreq	r3, [r3, #4]
 8009b48:	1809      	addeq	r1, r1, r0
 8009b4a:	6021      	streq	r1, [r4, #0]
 8009b4c:	e7ed      	b.n	8009b2a <_free_r+0x1e>
 8009b4e:	461a      	mov	r2, r3
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	b10b      	cbz	r3, 8009b58 <_free_r+0x4c>
 8009b54:	42a3      	cmp	r3, r4
 8009b56:	d9fa      	bls.n	8009b4e <_free_r+0x42>
 8009b58:	6811      	ldr	r1, [r2, #0]
 8009b5a:	1850      	adds	r0, r2, r1
 8009b5c:	42a0      	cmp	r0, r4
 8009b5e:	d10b      	bne.n	8009b78 <_free_r+0x6c>
 8009b60:	6820      	ldr	r0, [r4, #0]
 8009b62:	4401      	add	r1, r0
 8009b64:	1850      	adds	r0, r2, r1
 8009b66:	4283      	cmp	r3, r0
 8009b68:	6011      	str	r1, [r2, #0]
 8009b6a:	d1e0      	bne.n	8009b2e <_free_r+0x22>
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	4408      	add	r0, r1
 8009b72:	6010      	str	r0, [r2, #0]
 8009b74:	6053      	str	r3, [r2, #4]
 8009b76:	e7da      	b.n	8009b2e <_free_r+0x22>
 8009b78:	d902      	bls.n	8009b80 <_free_r+0x74>
 8009b7a:	230c      	movs	r3, #12
 8009b7c:	602b      	str	r3, [r5, #0]
 8009b7e:	e7d6      	b.n	8009b2e <_free_r+0x22>
 8009b80:	6820      	ldr	r0, [r4, #0]
 8009b82:	1821      	adds	r1, r4, r0
 8009b84:	428b      	cmp	r3, r1
 8009b86:	bf01      	itttt	eq
 8009b88:	6819      	ldreq	r1, [r3, #0]
 8009b8a:	685b      	ldreq	r3, [r3, #4]
 8009b8c:	1809      	addeq	r1, r1, r0
 8009b8e:	6021      	streq	r1, [r4, #0]
 8009b90:	6063      	str	r3, [r4, #4]
 8009b92:	6054      	str	r4, [r2, #4]
 8009b94:	e7cb      	b.n	8009b2e <_free_r+0x22>
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
 8009b98:	200006a0 	.word	0x200006a0

08009b9c <_malloc_usable_size_r>:
 8009b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ba0:	1f18      	subs	r0, r3, #4
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	bfbc      	itt	lt
 8009ba6:	580b      	ldrlt	r3, [r1, r0]
 8009ba8:	18c0      	addlt	r0, r0, r3
 8009baa:	4770      	bx	lr

08009bac <pow>:
 8009bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bb0:	4614      	mov	r4, r2
 8009bb2:	461d      	mov	r5, r3
 8009bb4:	4680      	mov	r8, r0
 8009bb6:	4689      	mov	r9, r1
 8009bb8:	f000 f866 	bl	8009c88 <__ieee754_pow>
 8009bbc:	4622      	mov	r2, r4
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	460f      	mov	r7, r1
 8009bc2:	462b      	mov	r3, r5
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	f7f6 ff2a 	bl	8000a20 <__aeabi_dcmpun>
 8009bcc:	bbc8      	cbnz	r0, 8009c42 <pow+0x96>
 8009bce:	2200      	movs	r2, #0
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	4640      	mov	r0, r8
 8009bd4:	4649      	mov	r1, r9
 8009bd6:	f7f6 fef1 	bl	80009bc <__aeabi_dcmpeq>
 8009bda:	b1b8      	cbz	r0, 8009c0c <pow+0x60>
 8009bdc:	2200      	movs	r2, #0
 8009bde:	2300      	movs	r3, #0
 8009be0:	4620      	mov	r0, r4
 8009be2:	4629      	mov	r1, r5
 8009be4:	f7f6 feea 	bl	80009bc <__aeabi_dcmpeq>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d141      	bne.n	8009c70 <pow+0xc4>
 8009bec:	4620      	mov	r0, r4
 8009bee:	4629      	mov	r1, r5
 8009bf0:	f000 f844 	bl	8009c7c <finite>
 8009bf4:	b328      	cbz	r0, 8009c42 <pow+0x96>
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	f7f6 fee7 	bl	80009d0 <__aeabi_dcmplt>
 8009c02:	b1f0      	cbz	r0, 8009c42 <pow+0x96>
 8009c04:	f7ff fb42 	bl	800928c <__errno>
 8009c08:	2322      	movs	r3, #34	@ 0x22
 8009c0a:	e019      	b.n	8009c40 <pow+0x94>
 8009c0c:	4630      	mov	r0, r6
 8009c0e:	4639      	mov	r1, r7
 8009c10:	f000 f834 	bl	8009c7c <finite>
 8009c14:	b9c8      	cbnz	r0, 8009c4a <pow+0x9e>
 8009c16:	4640      	mov	r0, r8
 8009c18:	4649      	mov	r1, r9
 8009c1a:	f000 f82f 	bl	8009c7c <finite>
 8009c1e:	b1a0      	cbz	r0, 8009c4a <pow+0x9e>
 8009c20:	4620      	mov	r0, r4
 8009c22:	4629      	mov	r1, r5
 8009c24:	f000 f82a 	bl	8009c7c <finite>
 8009c28:	b178      	cbz	r0, 8009c4a <pow+0x9e>
 8009c2a:	4632      	mov	r2, r6
 8009c2c:	463b      	mov	r3, r7
 8009c2e:	4630      	mov	r0, r6
 8009c30:	4639      	mov	r1, r7
 8009c32:	f7f6 fef5 	bl	8000a20 <__aeabi_dcmpun>
 8009c36:	2800      	cmp	r0, #0
 8009c38:	d0e4      	beq.n	8009c04 <pow+0x58>
 8009c3a:	f7ff fb27 	bl	800928c <__errno>
 8009c3e:	2321      	movs	r3, #33	@ 0x21
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	4630      	mov	r0, r6
 8009c44:	4639      	mov	r1, r7
 8009c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4630      	mov	r0, r6
 8009c50:	4639      	mov	r1, r7
 8009c52:	f7f6 feb3 	bl	80009bc <__aeabi_dcmpeq>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d0f3      	beq.n	8009c42 <pow+0x96>
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	f000 f80d 	bl	8009c7c <finite>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d0ed      	beq.n	8009c42 <pow+0x96>
 8009c66:	4620      	mov	r0, r4
 8009c68:	4629      	mov	r1, r5
 8009c6a:	f000 f807 	bl	8009c7c <finite>
 8009c6e:	e7c8      	b.n	8009c02 <pow+0x56>
 8009c70:	2600      	movs	r6, #0
 8009c72:	4f01      	ldr	r7, [pc, #4]	@ (8009c78 <pow+0xcc>)
 8009c74:	e7e5      	b.n	8009c42 <pow+0x96>
 8009c76:	bf00      	nop
 8009c78:	3ff00000 	.word	0x3ff00000

08009c7c <finite>:
 8009c7c:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8009c80:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009c84:	0fc0      	lsrs	r0, r0, #31
 8009c86:	4770      	bx	lr

08009c88 <__ieee754_pow>:
 8009c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	b091      	sub	sp, #68	@ 0x44
 8009c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8009c92:	468b      	mov	fp, r1
 8009c94:	e9dd 1800 	ldrd	r1, r8, [sp]
 8009c98:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8009c9c:	4682      	mov	sl, r0
 8009c9e:	ea57 0001 	orrs.w	r0, r7, r1
 8009ca2:	d112      	bne.n	8009cca <__ieee754_pow+0x42>
 8009ca4:	4653      	mov	r3, sl
 8009ca6:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8009caa:	18db      	adds	r3, r3, r3
 8009cac:	4152      	adcs	r2, r2
 8009cae:	4298      	cmp	r0, r3
 8009cb0:	4b91      	ldr	r3, [pc, #580]	@ (8009ef8 <__ieee754_pow+0x270>)
 8009cb2:	4193      	sbcs	r3, r2
 8009cb4:	f080 84ce 	bcs.w	800a654 <__ieee754_pow+0x9cc>
 8009cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cbc:	4650      	mov	r0, sl
 8009cbe:	4659      	mov	r1, fp
 8009cc0:	f7f6 fa5e 	bl	8000180 <__adddf3>
 8009cc4:	b011      	add	sp, #68	@ 0x44
 8009cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cca:	4b8c      	ldr	r3, [pc, #560]	@ (8009efc <__ieee754_pow+0x274>)
 8009ccc:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8009cd0:	429e      	cmp	r6, r3
 8009cd2:	465d      	mov	r5, fp
 8009cd4:	46d1      	mov	r9, sl
 8009cd6:	d807      	bhi.n	8009ce8 <__ieee754_pow+0x60>
 8009cd8:	d102      	bne.n	8009ce0 <__ieee754_pow+0x58>
 8009cda:	f1ba 0f00 	cmp.w	sl, #0
 8009cde:	d1eb      	bne.n	8009cb8 <__ieee754_pow+0x30>
 8009ce0:	429f      	cmp	r7, r3
 8009ce2:	d801      	bhi.n	8009ce8 <__ieee754_pow+0x60>
 8009ce4:	d10f      	bne.n	8009d06 <__ieee754_pow+0x7e>
 8009ce6:	b171      	cbz	r1, 8009d06 <__ieee754_pow+0x7e>
 8009ce8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009cec:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009cf0:	ea55 0509 	orrs.w	r5, r5, r9
 8009cf4:	d1e0      	bne.n	8009cb8 <__ieee754_pow+0x30>
 8009cf6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009cfa:	18db      	adds	r3, r3, r3
 8009cfc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009d00:	4152      	adcs	r2, r2
 8009d02:	429d      	cmp	r5, r3
 8009d04:	e7d4      	b.n	8009cb0 <__ieee754_pow+0x28>
 8009d06:	2d00      	cmp	r5, #0
 8009d08:	4633      	mov	r3, r6
 8009d0a:	da39      	bge.n	8009d80 <__ieee754_pow+0xf8>
 8009d0c:	4a7c      	ldr	r2, [pc, #496]	@ (8009f00 <__ieee754_pow+0x278>)
 8009d0e:	4297      	cmp	r7, r2
 8009d10:	d84e      	bhi.n	8009db0 <__ieee754_pow+0x128>
 8009d12:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009d16:	4297      	cmp	r7, r2
 8009d18:	f240 84ab 	bls.w	800a672 <__ieee754_pow+0x9ea>
 8009d1c:	153a      	asrs	r2, r7, #20
 8009d1e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009d22:	2a14      	cmp	r2, #20
 8009d24:	dd0f      	ble.n	8009d46 <__ieee754_pow+0xbe>
 8009d26:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009d2a:	fa21 f402 	lsr.w	r4, r1, r2
 8009d2e:	fa04 f202 	lsl.w	r2, r4, r2
 8009d32:	428a      	cmp	r2, r1
 8009d34:	f040 849d 	bne.w	800a672 <__ieee754_pow+0x9ea>
 8009d38:	f004 0401 	and.w	r4, r4, #1
 8009d3c:	f1c4 0402 	rsb	r4, r4, #2
 8009d40:	2900      	cmp	r1, #0
 8009d42:	d15a      	bne.n	8009dfa <__ieee754_pow+0x172>
 8009d44:	e00e      	b.n	8009d64 <__ieee754_pow+0xdc>
 8009d46:	2900      	cmp	r1, #0
 8009d48:	d156      	bne.n	8009df8 <__ieee754_pow+0x170>
 8009d4a:	f1c2 0214 	rsb	r2, r2, #20
 8009d4e:	fa47 f402 	asr.w	r4, r7, r2
 8009d52:	fa04 f202 	lsl.w	r2, r4, r2
 8009d56:	42ba      	cmp	r2, r7
 8009d58:	f040 8488 	bne.w	800a66c <__ieee754_pow+0x9e4>
 8009d5c:	f004 0401 	and.w	r4, r4, #1
 8009d60:	f1c4 0402 	rsb	r4, r4, #2
 8009d64:	4a67      	ldr	r2, [pc, #412]	@ (8009f04 <__ieee754_pow+0x27c>)
 8009d66:	4297      	cmp	r7, r2
 8009d68:	d130      	bne.n	8009dcc <__ieee754_pow+0x144>
 8009d6a:	f1b8 0f00 	cmp.w	r8, #0
 8009d6e:	f280 8479 	bge.w	800a664 <__ieee754_pow+0x9dc>
 8009d72:	4652      	mov	r2, sl
 8009d74:	465b      	mov	r3, fp
 8009d76:	2000      	movs	r0, #0
 8009d78:	4962      	ldr	r1, [pc, #392]	@ (8009f04 <__ieee754_pow+0x27c>)
 8009d7a:	f7f6 fce1 	bl	8000740 <__aeabi_ddiv>
 8009d7e:	e7a1      	b.n	8009cc4 <__ieee754_pow+0x3c>
 8009d80:	2400      	movs	r4, #0
 8009d82:	2900      	cmp	r1, #0
 8009d84:	d139      	bne.n	8009dfa <__ieee754_pow+0x172>
 8009d86:	4a5d      	ldr	r2, [pc, #372]	@ (8009efc <__ieee754_pow+0x274>)
 8009d88:	4297      	cmp	r7, r2
 8009d8a:	d1eb      	bne.n	8009d64 <__ieee754_pow+0xdc>
 8009d8c:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009d90:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8009d94:	ea53 0309 	orrs.w	r3, r3, r9
 8009d98:	f000 845c 	beq.w	800a654 <__ieee754_pow+0x9cc>
 8009d9c:	4b5a      	ldr	r3, [pc, #360]	@ (8009f08 <__ieee754_pow+0x280>)
 8009d9e:	429e      	cmp	r6, r3
 8009da0:	d908      	bls.n	8009db4 <__ieee754_pow+0x12c>
 8009da2:	f1b8 0f00 	cmp.w	r8, #0
 8009da6:	f2c0 8459 	blt.w	800a65c <__ieee754_pow+0x9d4>
 8009daa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dae:	e789      	b.n	8009cc4 <__ieee754_pow+0x3c>
 8009db0:	2402      	movs	r4, #2
 8009db2:	e7e6      	b.n	8009d82 <__ieee754_pow+0xfa>
 8009db4:	f1b8 0f00 	cmp.w	r8, #0
 8009db8:	f04f 0000 	mov.w	r0, #0
 8009dbc:	f04f 0100 	mov.w	r1, #0
 8009dc0:	da80      	bge.n	8009cc4 <__ieee754_pow+0x3c>
 8009dc2:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009dc6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009dca:	e77b      	b.n	8009cc4 <__ieee754_pow+0x3c>
 8009dcc:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8009dd0:	d106      	bne.n	8009de0 <__ieee754_pow+0x158>
 8009dd2:	4652      	mov	r2, sl
 8009dd4:	465b      	mov	r3, fp
 8009dd6:	4650      	mov	r0, sl
 8009dd8:	4659      	mov	r1, fp
 8009dda:	f7f6 fb87 	bl	80004ec <__aeabi_dmul>
 8009dde:	e771      	b.n	8009cc4 <__ieee754_pow+0x3c>
 8009de0:	4a4a      	ldr	r2, [pc, #296]	@ (8009f0c <__ieee754_pow+0x284>)
 8009de2:	4590      	cmp	r8, r2
 8009de4:	d109      	bne.n	8009dfa <__ieee754_pow+0x172>
 8009de6:	2d00      	cmp	r5, #0
 8009de8:	db07      	blt.n	8009dfa <__ieee754_pow+0x172>
 8009dea:	4650      	mov	r0, sl
 8009dec:	4659      	mov	r1, fp
 8009dee:	b011      	add	sp, #68	@ 0x44
 8009df0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df4:	f000 bd12 	b.w	800a81c <__ieee754_sqrt>
 8009df8:	2400      	movs	r4, #0
 8009dfa:	4650      	mov	r0, sl
 8009dfc:	4659      	mov	r1, fp
 8009dfe:	9302      	str	r3, [sp, #8]
 8009e00:	f000 fc91 	bl	800a726 <fabs>
 8009e04:	9b02      	ldr	r3, [sp, #8]
 8009e06:	f1b9 0f00 	cmp.w	r9, #0
 8009e0a:	d127      	bne.n	8009e5c <__ieee754_pow+0x1d4>
 8009e0c:	4a3d      	ldr	r2, [pc, #244]	@ (8009f04 <__ieee754_pow+0x27c>)
 8009e0e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8009e12:	4594      	cmp	ip, r2
 8009e14:	d000      	beq.n	8009e18 <__ieee754_pow+0x190>
 8009e16:	bb0e      	cbnz	r6, 8009e5c <__ieee754_pow+0x1d4>
 8009e18:	f1b8 0f00 	cmp.w	r8, #0
 8009e1c:	da05      	bge.n	8009e2a <__ieee754_pow+0x1a2>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	2000      	movs	r0, #0
 8009e24:	4937      	ldr	r1, [pc, #220]	@ (8009f04 <__ieee754_pow+0x27c>)
 8009e26:	f7f6 fc8b 	bl	8000740 <__aeabi_ddiv>
 8009e2a:	2d00      	cmp	r5, #0
 8009e2c:	f6bf af4a 	bge.w	8009cc4 <__ieee754_pow+0x3c>
 8009e30:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8009e34:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009e38:	4326      	orrs	r6, r4
 8009e3a:	d108      	bne.n	8009e4e <__ieee754_pow+0x1c6>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	460b      	mov	r3, r1
 8009e40:	4610      	mov	r0, r2
 8009e42:	4619      	mov	r1, r3
 8009e44:	f7f6 f99a 	bl	800017c <__aeabi_dsub>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	e795      	b.n	8009d7a <__ieee754_pow+0xf2>
 8009e4e:	2c01      	cmp	r4, #1
 8009e50:	f47f af38 	bne.w	8009cc4 <__ieee754_pow+0x3c>
 8009e54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e58:	4619      	mov	r1, r3
 8009e5a:	e733      	b.n	8009cc4 <__ieee754_pow+0x3c>
 8009e5c:	0fea      	lsrs	r2, r5, #31
 8009e5e:	3a01      	subs	r2, #1
 8009e60:	ea52 0c04 	orrs.w	ip, r2, r4
 8009e64:	d102      	bne.n	8009e6c <__ieee754_pow+0x1e4>
 8009e66:	4652      	mov	r2, sl
 8009e68:	465b      	mov	r3, fp
 8009e6a:	e7e9      	b.n	8009e40 <__ieee754_pow+0x1b8>
 8009e6c:	f04f 0900 	mov.w	r9, #0
 8009e70:	3c01      	subs	r4, #1
 8009e72:	4314      	orrs	r4, r2
 8009e74:	bf14      	ite	ne
 8009e76:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8009f04 <__ieee754_pow+0x27c>
 8009e7a:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8009f10 <__ieee754_pow+0x288>
 8009e7e:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 8009e82:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 8009e86:	f240 8107 	bls.w	800a098 <__ieee754_pow+0x410>
 8009e8a:	4b22      	ldr	r3, [pc, #136]	@ (8009f14 <__ieee754_pow+0x28c>)
 8009e8c:	429f      	cmp	r7, r3
 8009e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009f08 <__ieee754_pow+0x280>)
 8009e90:	d913      	bls.n	8009eba <__ieee754_pow+0x232>
 8009e92:	429e      	cmp	r6, r3
 8009e94:	d808      	bhi.n	8009ea8 <__ieee754_pow+0x220>
 8009e96:	f1b8 0f00 	cmp.w	r8, #0
 8009e9a:	da08      	bge.n	8009eae <__ieee754_pow+0x226>
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	b011      	add	sp, #68	@ 0x44
 8009ea0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea4:	f000 bc3a 	b.w	800a71c <__math_oflow>
 8009ea8:	f1b8 0f00 	cmp.w	r8, #0
 8009eac:	dcf6      	bgt.n	8009e9c <__ieee754_pow+0x214>
 8009eae:	2000      	movs	r0, #0
 8009eb0:	b011      	add	sp, #68	@ 0x44
 8009eb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb6:	f000 bc2c 	b.w	800a712 <__math_uflow>
 8009eba:	429e      	cmp	r6, r3
 8009ebc:	d20c      	bcs.n	8009ed8 <__ieee754_pow+0x250>
 8009ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	f7f6 fd83 	bl	80009d0 <__aeabi_dcmplt>
 8009eca:	3800      	subs	r0, #0
 8009ecc:	bf18      	it	ne
 8009ece:	2001      	movne	r0, #1
 8009ed0:	f1b8 0f00 	cmp.w	r8, #0
 8009ed4:	daec      	bge.n	8009eb0 <__ieee754_pow+0x228>
 8009ed6:	e7e2      	b.n	8009e9e <__ieee754_pow+0x216>
 8009ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8009f04 <__ieee754_pow+0x27c>)
 8009eda:	2200      	movs	r2, #0
 8009edc:	429e      	cmp	r6, r3
 8009ede:	d91b      	bls.n	8009f18 <__ieee754_pow+0x290>
 8009ee0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	f7f6 fd73 	bl	80009d0 <__aeabi_dcmplt>
 8009eea:	3800      	subs	r0, #0
 8009eec:	bf18      	it	ne
 8009eee:	2001      	movne	r0, #1
 8009ef0:	f1b8 0f00 	cmp.w	r8, #0
 8009ef4:	dcd3      	bgt.n	8009e9e <__ieee754_pow+0x216>
 8009ef6:	e7db      	b.n	8009eb0 <__ieee754_pow+0x228>
 8009ef8:	fff00000 	.word	0xfff00000
 8009efc:	7ff00000 	.word	0x7ff00000
 8009f00:	433fffff 	.word	0x433fffff
 8009f04:	3ff00000 	.word	0x3ff00000
 8009f08:	3fefffff 	.word	0x3fefffff
 8009f0c:	3fe00000 	.word	0x3fe00000
 8009f10:	bff00000 	.word	0xbff00000
 8009f14:	43f00000 	.word	0x43f00000
 8009f18:	4b5b      	ldr	r3, [pc, #364]	@ (800a088 <__ieee754_pow+0x400>)
 8009f1a:	f7f6 f92f 	bl	800017c <__aeabi_dsub>
 8009f1e:	a352      	add	r3, pc, #328	@ (adr r3, 800a068 <__ieee754_pow+0x3e0>)
 8009f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f24:	4604      	mov	r4, r0
 8009f26:	460d      	mov	r5, r1
 8009f28:	f7f6 fae0 	bl	80004ec <__aeabi_dmul>
 8009f2c:	a350      	add	r3, pc, #320	@ (adr r3, 800a070 <__ieee754_pow+0x3e8>)
 8009f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f32:	4606      	mov	r6, r0
 8009f34:	460f      	mov	r7, r1
 8009f36:	4620      	mov	r0, r4
 8009f38:	4629      	mov	r1, r5
 8009f3a:	f7f6 fad7 	bl	80004ec <__aeabi_dmul>
 8009f3e:	2200      	movs	r2, #0
 8009f40:	4682      	mov	sl, r0
 8009f42:	468b      	mov	fp, r1
 8009f44:	4620      	mov	r0, r4
 8009f46:	4629      	mov	r1, r5
 8009f48:	4b50      	ldr	r3, [pc, #320]	@ (800a08c <__ieee754_pow+0x404>)
 8009f4a:	f7f6 facf 	bl	80004ec <__aeabi_dmul>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	460b      	mov	r3, r1
 8009f52:	a149      	add	r1, pc, #292	@ (adr r1, 800a078 <__ieee754_pow+0x3f0>)
 8009f54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f58:	f7f6 f910 	bl	800017c <__aeabi_dsub>
 8009f5c:	4622      	mov	r2, r4
 8009f5e:	462b      	mov	r3, r5
 8009f60:	f7f6 fac4 	bl	80004ec <__aeabi_dmul>
 8009f64:	4602      	mov	r2, r0
 8009f66:	460b      	mov	r3, r1
 8009f68:	2000      	movs	r0, #0
 8009f6a:	4949      	ldr	r1, [pc, #292]	@ (800a090 <__ieee754_pow+0x408>)
 8009f6c:	f7f6 f906 	bl	800017c <__aeabi_dsub>
 8009f70:	4622      	mov	r2, r4
 8009f72:	4680      	mov	r8, r0
 8009f74:	4689      	mov	r9, r1
 8009f76:	462b      	mov	r3, r5
 8009f78:	4620      	mov	r0, r4
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	f7f6 fab6 	bl	80004ec <__aeabi_dmul>
 8009f80:	4602      	mov	r2, r0
 8009f82:	460b      	mov	r3, r1
 8009f84:	4640      	mov	r0, r8
 8009f86:	4649      	mov	r1, r9
 8009f88:	f7f6 fab0 	bl	80004ec <__aeabi_dmul>
 8009f8c:	a33c      	add	r3, pc, #240	@ (adr r3, 800a080 <__ieee754_pow+0x3f8>)
 8009f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f92:	f7f6 faab 	bl	80004ec <__aeabi_dmul>
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	4659      	mov	r1, fp
 8009f9e:	f7f6 f8ed 	bl	800017c <__aeabi_dsub>
 8009fa2:	2400      	movs	r4, #0
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4680      	mov	r8, r0
 8009faa:	4689      	mov	r9, r1
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 f8e6 	bl	8000180 <__adddf3>
 8009fb4:	4632      	mov	r2, r6
 8009fb6:	463b      	mov	r3, r7
 8009fb8:	4620      	mov	r0, r4
 8009fba:	460d      	mov	r5, r1
 8009fbc:	f7f6 f8de 	bl	800017c <__aeabi_dsub>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	4640      	mov	r0, r8
 8009fc6:	4649      	mov	r1, r9
 8009fc8:	f7f6 f8d8 	bl	800017c <__aeabi_dsub>
 8009fcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	9304      	str	r3, [sp, #16]
 8009fd8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009fdc:	4606      	mov	r6, r0
 8009fde:	460f      	mov	r7, r1
 8009fe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fe4:	4652      	mov	r2, sl
 8009fe6:	465b      	mov	r3, fp
 8009fe8:	f7f6 f8c8 	bl	800017c <__aeabi_dsub>
 8009fec:	4622      	mov	r2, r4
 8009fee:	462b      	mov	r3, r5
 8009ff0:	f7f6 fa7c 	bl	80004ec <__aeabi_dmul>
 8009ff4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ff8:	4680      	mov	r8, r0
 8009ffa:	4689      	mov	r9, r1
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	4639      	mov	r1, r7
 800a000:	f7f6 fa74 	bl	80004ec <__aeabi_dmul>
 800a004:	4602      	mov	r2, r0
 800a006:	460b      	mov	r3, r1
 800a008:	4640      	mov	r0, r8
 800a00a:	4649      	mov	r1, r9
 800a00c:	f7f6 f8b8 	bl	8000180 <__adddf3>
 800a010:	4652      	mov	r2, sl
 800a012:	465b      	mov	r3, fp
 800a014:	4606      	mov	r6, r0
 800a016:	460f      	mov	r7, r1
 800a018:	4620      	mov	r0, r4
 800a01a:	4629      	mov	r1, r5
 800a01c:	f7f6 fa66 	bl	80004ec <__aeabi_dmul>
 800a020:	460b      	mov	r3, r1
 800a022:	4602      	mov	r2, r0
 800a024:	4680      	mov	r8, r0
 800a026:	4689      	mov	r9, r1
 800a028:	4630      	mov	r0, r6
 800a02a:	4639      	mov	r1, r7
 800a02c:	f7f6 f8a8 	bl	8000180 <__adddf3>
 800a030:	4b18      	ldr	r3, [pc, #96]	@ (800a094 <__ieee754_pow+0x40c>)
 800a032:	4604      	mov	r4, r0
 800a034:	4299      	cmp	r1, r3
 800a036:	460d      	mov	r5, r1
 800a038:	468a      	mov	sl, r1
 800a03a:	468b      	mov	fp, r1
 800a03c:	f340 82e0 	ble.w	800a600 <__ieee754_pow+0x978>
 800a040:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a044:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a048:	4303      	orrs	r3, r0
 800a04a:	f000 81df 	beq.w	800a40c <__ieee754_pow+0x784>
 800a04e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a052:	2200      	movs	r2, #0
 800a054:	2300      	movs	r3, #0
 800a056:	f7f6 fcbb 	bl	80009d0 <__aeabi_dcmplt>
 800a05a:	3800      	subs	r0, #0
 800a05c:	bf18      	it	ne
 800a05e:	2001      	movne	r0, #1
 800a060:	e71d      	b.n	8009e9e <__ieee754_pow+0x216>
 800a062:	bf00      	nop
 800a064:	f3af 8000 	nop.w
 800a068:	60000000 	.word	0x60000000
 800a06c:	3ff71547 	.word	0x3ff71547
 800a070:	f85ddf44 	.word	0xf85ddf44
 800a074:	3e54ae0b 	.word	0x3e54ae0b
 800a078:	55555555 	.word	0x55555555
 800a07c:	3fd55555 	.word	0x3fd55555
 800a080:	652b82fe 	.word	0x652b82fe
 800a084:	3ff71547 	.word	0x3ff71547
 800a088:	3ff00000 	.word	0x3ff00000
 800a08c:	3fd00000 	.word	0x3fd00000
 800a090:	3fe00000 	.word	0x3fe00000
 800a094:	408fffff 	.word	0x408fffff
 800a098:	4ad3      	ldr	r2, [pc, #844]	@ (800a3e8 <__ieee754_pow+0x760>)
 800a09a:	402a      	ands	r2, r5
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	f040 817a 	bne.w	800a396 <__ieee754_pow+0x70e>
 800a0a2:	4bd2      	ldr	r3, [pc, #840]	@ (800a3ec <__ieee754_pow+0x764>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f7f6 fa21 	bl	80004ec <__aeabi_dmul>
 800a0aa:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	151a      	asrs	r2, r3, #20
 800a0b2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a0b6:	4422      	add	r2, r4
 800a0b8:	920a      	str	r2, [sp, #40]	@ 0x28
 800a0ba:	4acd      	ldr	r2, [pc, #820]	@ (800a3f0 <__ieee754_pow+0x768>)
 800a0bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0c0:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a0ca:	dd08      	ble.n	800a0de <__ieee754_pow+0x456>
 800a0cc:	4ac9      	ldr	r2, [pc, #804]	@ (800a3f4 <__ieee754_pow+0x76c>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	f340 8163 	ble.w	800a39a <__ieee754_pow+0x712>
 800a0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0d6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a0da:	3301      	adds	r3, #1
 800a0dc:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0de:	2600      	movs	r6, #0
 800a0e0:	00f3      	lsls	r3, r6, #3
 800a0e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0e4:	4bc4      	ldr	r3, [pc, #784]	@ (800a3f8 <__ieee754_pow+0x770>)
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a0ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	4682      	mov	sl, r0
 800a0fa:	f7f6 f83f 	bl	800017c <__aeabi_dsub>
 800a0fe:	4652      	mov	r2, sl
 800a100:	462b      	mov	r3, r5
 800a102:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a106:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a10a:	f7f6 f839 	bl	8000180 <__adddf3>
 800a10e:	4602      	mov	r2, r0
 800a110:	460b      	mov	r3, r1
 800a112:	2000      	movs	r0, #0
 800a114:	49b9      	ldr	r1, [pc, #740]	@ (800a3fc <__ieee754_pow+0x774>)
 800a116:	f7f6 fb13 	bl	8000740 <__aeabi_ddiv>
 800a11a:	4602      	mov	r2, r0
 800a11c:	460b      	mov	r3, r1
 800a11e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a122:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a126:	f7f6 f9e1 	bl	80004ec <__aeabi_dmul>
 800a12a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a12e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800a132:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a136:	2300      	movs	r3, #0
 800a138:	2200      	movs	r2, #0
 800a13a:	46ab      	mov	fp, r5
 800a13c:	106d      	asrs	r5, r5, #1
 800a13e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a142:	9304      	str	r3, [sp, #16]
 800a144:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a148:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a14c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800a150:	4640      	mov	r0, r8
 800a152:	4649      	mov	r1, r9
 800a154:	4614      	mov	r4, r2
 800a156:	461d      	mov	r5, r3
 800a158:	f7f6 f9c8 	bl	80004ec <__aeabi_dmul>
 800a15c:	4602      	mov	r2, r0
 800a15e:	460b      	mov	r3, r1
 800a160:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a164:	f7f6 f80a 	bl	800017c <__aeabi_dsub>
 800a168:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a16c:	4606      	mov	r6, r0
 800a16e:	460f      	mov	r7, r1
 800a170:	4620      	mov	r0, r4
 800a172:	4629      	mov	r1, r5
 800a174:	f7f6 f802 	bl	800017c <__aeabi_dsub>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	4650      	mov	r0, sl
 800a17e:	4659      	mov	r1, fp
 800a180:	f7f5 fffc 	bl	800017c <__aeabi_dsub>
 800a184:	4642      	mov	r2, r8
 800a186:	464b      	mov	r3, r9
 800a188:	f7f6 f9b0 	bl	80004ec <__aeabi_dmul>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	4630      	mov	r0, r6
 800a192:	4639      	mov	r1, r7
 800a194:	f7f5 fff2 	bl	800017c <__aeabi_dsub>
 800a198:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a19c:	f7f6 f9a6 	bl	80004ec <__aeabi_dmul>
 800a1a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1a4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a1a8:	4610      	mov	r0, r2
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	f7f6 f99e 	bl	80004ec <__aeabi_dmul>
 800a1b0:	a37b      	add	r3, pc, #492	@ (adr r3, 800a3a0 <__ieee754_pow+0x718>)
 800a1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	460d      	mov	r5, r1
 800a1ba:	f7f6 f997 	bl	80004ec <__aeabi_dmul>
 800a1be:	a37a      	add	r3, pc, #488	@ (adr r3, 800a3a8 <__ieee754_pow+0x720>)
 800a1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c4:	f7f5 ffdc 	bl	8000180 <__adddf3>
 800a1c8:	4622      	mov	r2, r4
 800a1ca:	462b      	mov	r3, r5
 800a1cc:	f7f6 f98e 	bl	80004ec <__aeabi_dmul>
 800a1d0:	a377      	add	r3, pc, #476	@ (adr r3, 800a3b0 <__ieee754_pow+0x728>)
 800a1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d6:	f7f5 ffd3 	bl	8000180 <__adddf3>
 800a1da:	4622      	mov	r2, r4
 800a1dc:	462b      	mov	r3, r5
 800a1de:	f7f6 f985 	bl	80004ec <__aeabi_dmul>
 800a1e2:	a375      	add	r3, pc, #468	@ (adr r3, 800a3b8 <__ieee754_pow+0x730>)
 800a1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e8:	f7f5 ffca 	bl	8000180 <__adddf3>
 800a1ec:	4622      	mov	r2, r4
 800a1ee:	462b      	mov	r3, r5
 800a1f0:	f7f6 f97c 	bl	80004ec <__aeabi_dmul>
 800a1f4:	a372      	add	r3, pc, #456	@ (adr r3, 800a3c0 <__ieee754_pow+0x738>)
 800a1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fa:	f7f5 ffc1 	bl	8000180 <__adddf3>
 800a1fe:	4622      	mov	r2, r4
 800a200:	462b      	mov	r3, r5
 800a202:	f7f6 f973 	bl	80004ec <__aeabi_dmul>
 800a206:	a370      	add	r3, pc, #448	@ (adr r3, 800a3c8 <__ieee754_pow+0x740>)
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	f7f5 ffb8 	bl	8000180 <__adddf3>
 800a210:	4622      	mov	r2, r4
 800a212:	4606      	mov	r6, r0
 800a214:	460f      	mov	r7, r1
 800a216:	462b      	mov	r3, r5
 800a218:	4620      	mov	r0, r4
 800a21a:	4629      	mov	r1, r5
 800a21c:	f7f6 f966 	bl	80004ec <__aeabi_dmul>
 800a220:	4602      	mov	r2, r0
 800a222:	460b      	mov	r3, r1
 800a224:	4630      	mov	r0, r6
 800a226:	4639      	mov	r1, r7
 800a228:	f7f6 f960 	bl	80004ec <__aeabi_dmul>
 800a22c:	4604      	mov	r4, r0
 800a22e:	460d      	mov	r5, r1
 800a230:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a234:	4642      	mov	r2, r8
 800a236:	464b      	mov	r3, r9
 800a238:	f7f5 ffa2 	bl	8000180 <__adddf3>
 800a23c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a240:	f7f6 f954 	bl	80004ec <__aeabi_dmul>
 800a244:	4622      	mov	r2, r4
 800a246:	462b      	mov	r3, r5
 800a248:	f7f5 ff9a 	bl	8000180 <__adddf3>
 800a24c:	4642      	mov	r2, r8
 800a24e:	4682      	mov	sl, r0
 800a250:	468b      	mov	fp, r1
 800a252:	464b      	mov	r3, r9
 800a254:	4640      	mov	r0, r8
 800a256:	4649      	mov	r1, r9
 800a258:	f7f6 f948 	bl	80004ec <__aeabi_dmul>
 800a25c:	2200      	movs	r2, #0
 800a25e:	4b68      	ldr	r3, [pc, #416]	@ (800a400 <__ieee754_pow+0x778>)
 800a260:	4606      	mov	r6, r0
 800a262:	460f      	mov	r7, r1
 800a264:	f7f5 ff8c 	bl	8000180 <__adddf3>
 800a268:	4652      	mov	r2, sl
 800a26a:	465b      	mov	r3, fp
 800a26c:	f7f5 ff88 	bl	8000180 <__adddf3>
 800a270:	2400      	movs	r4, #0
 800a272:	460d      	mov	r5, r1
 800a274:	4622      	mov	r2, r4
 800a276:	460b      	mov	r3, r1
 800a278:	4640      	mov	r0, r8
 800a27a:	4649      	mov	r1, r9
 800a27c:	f7f6 f936 	bl	80004ec <__aeabi_dmul>
 800a280:	2200      	movs	r2, #0
 800a282:	4680      	mov	r8, r0
 800a284:	4689      	mov	r9, r1
 800a286:	4620      	mov	r0, r4
 800a288:	4629      	mov	r1, r5
 800a28a:	4b5d      	ldr	r3, [pc, #372]	@ (800a400 <__ieee754_pow+0x778>)
 800a28c:	f7f5 ff76 	bl	800017c <__aeabi_dsub>
 800a290:	4632      	mov	r2, r6
 800a292:	463b      	mov	r3, r7
 800a294:	f7f5 ff72 	bl	800017c <__aeabi_dsub>
 800a298:	4602      	mov	r2, r0
 800a29a:	460b      	mov	r3, r1
 800a29c:	4650      	mov	r0, sl
 800a29e:	4659      	mov	r1, fp
 800a2a0:	f7f5 ff6c 	bl	800017c <__aeabi_dsub>
 800a2a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a2a8:	f7f6 f920 	bl	80004ec <__aeabi_dmul>
 800a2ac:	4622      	mov	r2, r4
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	460f      	mov	r7, r1
 800a2b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2b6:	462b      	mov	r3, r5
 800a2b8:	f7f6 f918 	bl	80004ec <__aeabi_dmul>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	4639      	mov	r1, r7
 800a2c4:	f7f5 ff5c 	bl	8000180 <__adddf3>
 800a2c8:	2400      	movs	r4, #0
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	460f      	mov	r7, r1
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	4640      	mov	r0, r8
 800a2d4:	4649      	mov	r1, r9
 800a2d6:	f7f5 ff53 	bl	8000180 <__adddf3>
 800a2da:	a33d      	add	r3, pc, #244	@ (adr r3, 800a3d0 <__ieee754_pow+0x748>)
 800a2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	460d      	mov	r5, r1
 800a2e4:	f7f6 f902 	bl	80004ec <__aeabi_dmul>
 800a2e8:	4642      	mov	r2, r8
 800a2ea:	464b      	mov	r3, r9
 800a2ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	4629      	mov	r1, r5
 800a2f4:	f7f5 ff42 	bl	800017c <__aeabi_dsub>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f5 ff3c 	bl	800017c <__aeabi_dsub>
 800a304:	a334      	add	r3, pc, #208	@ (adr r3, 800a3d8 <__ieee754_pow+0x750>)
 800a306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30a:	f7f6 f8ef 	bl	80004ec <__aeabi_dmul>
 800a30e:	a334      	add	r3, pc, #208	@ (adr r3, 800a3e0 <__ieee754_pow+0x758>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	4606      	mov	r6, r0
 800a316:	460f      	mov	r7, r1
 800a318:	4620      	mov	r0, r4
 800a31a:	4629      	mov	r1, r5
 800a31c:	f7f6 f8e6 	bl	80004ec <__aeabi_dmul>
 800a320:	4602      	mov	r2, r0
 800a322:	460b      	mov	r3, r1
 800a324:	4630      	mov	r0, r6
 800a326:	4639      	mov	r1, r7
 800a328:	f7f5 ff2a 	bl	8000180 <__adddf3>
 800a32c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a32e:	4b35      	ldr	r3, [pc, #212]	@ (800a404 <__ieee754_pow+0x77c>)
 800a330:	2400      	movs	r4, #0
 800a332:	4413      	add	r3, r2
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	f7f5 ff22 	bl	8000180 <__adddf3>
 800a33c:	4682      	mov	sl, r0
 800a33e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a340:	468b      	mov	fp, r1
 800a342:	f7f6 f869 	bl	8000418 <__aeabi_i2d>
 800a346:	4606      	mov	r6, r0
 800a348:	460f      	mov	r7, r1
 800a34a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a34c:	4b2e      	ldr	r3, [pc, #184]	@ (800a408 <__ieee754_pow+0x780>)
 800a34e:	4413      	add	r3, r2
 800a350:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a354:	4652      	mov	r2, sl
 800a356:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a35a:	465b      	mov	r3, fp
 800a35c:	f7f5 ff10 	bl	8000180 <__adddf3>
 800a360:	4642      	mov	r2, r8
 800a362:	464b      	mov	r3, r9
 800a364:	f7f5 ff0c 	bl	8000180 <__adddf3>
 800a368:	4632      	mov	r2, r6
 800a36a:	463b      	mov	r3, r7
 800a36c:	f7f5 ff08 	bl	8000180 <__adddf3>
 800a370:	4632      	mov	r2, r6
 800a372:	463b      	mov	r3, r7
 800a374:	4620      	mov	r0, r4
 800a376:	460d      	mov	r5, r1
 800a378:	f7f5 ff00 	bl	800017c <__aeabi_dsub>
 800a37c:	4642      	mov	r2, r8
 800a37e:	464b      	mov	r3, r9
 800a380:	f7f5 fefc 	bl	800017c <__aeabi_dsub>
 800a384:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a388:	f7f5 fef8 	bl	800017c <__aeabi_dsub>
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	4650      	mov	r0, sl
 800a392:	4659      	mov	r1, fp
 800a394:	e618      	b.n	8009fc8 <__ieee754_pow+0x340>
 800a396:	2400      	movs	r4, #0
 800a398:	e68a      	b.n	800a0b0 <__ieee754_pow+0x428>
 800a39a:	2601      	movs	r6, #1
 800a39c:	e6a0      	b.n	800a0e0 <__ieee754_pow+0x458>
 800a39e:	bf00      	nop
 800a3a0:	4a454eef 	.word	0x4a454eef
 800a3a4:	3fca7e28 	.word	0x3fca7e28
 800a3a8:	93c9db65 	.word	0x93c9db65
 800a3ac:	3fcd864a 	.word	0x3fcd864a
 800a3b0:	a91d4101 	.word	0xa91d4101
 800a3b4:	3fd17460 	.word	0x3fd17460
 800a3b8:	518f264d 	.word	0x518f264d
 800a3bc:	3fd55555 	.word	0x3fd55555
 800a3c0:	db6fabff 	.word	0xdb6fabff
 800a3c4:	3fdb6db6 	.word	0x3fdb6db6
 800a3c8:	33333303 	.word	0x33333303
 800a3cc:	3fe33333 	.word	0x3fe33333
 800a3d0:	e0000000 	.word	0xe0000000
 800a3d4:	3feec709 	.word	0x3feec709
 800a3d8:	dc3a03fd 	.word	0xdc3a03fd
 800a3dc:	3feec709 	.word	0x3feec709
 800a3e0:	145b01f5 	.word	0x145b01f5
 800a3e4:	be3e2fe0 	.word	0xbe3e2fe0
 800a3e8:	7ff00000 	.word	0x7ff00000
 800a3ec:	43400000 	.word	0x43400000
 800a3f0:	0003988e 	.word	0x0003988e
 800a3f4:	000bb679 	.word	0x000bb679
 800a3f8:	0800b9e0 	.word	0x0800b9e0
 800a3fc:	3ff00000 	.word	0x3ff00000
 800a400:	40080000 	.word	0x40080000
 800a404:	0800b9c0 	.word	0x0800b9c0
 800a408:	0800b9d0 	.word	0x0800b9d0
 800a40c:	a39a      	add	r3, pc, #616	@ (adr r3, 800a678 <__ieee754_pow+0x9f0>)
 800a40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a412:	4630      	mov	r0, r6
 800a414:	4639      	mov	r1, r7
 800a416:	f7f5 feb3 	bl	8000180 <__adddf3>
 800a41a:	4642      	mov	r2, r8
 800a41c:	e9cd 0100 	strd	r0, r1, [sp]
 800a420:	464b      	mov	r3, r9
 800a422:	4620      	mov	r0, r4
 800a424:	4629      	mov	r1, r5
 800a426:	f7f5 fea9 	bl	800017c <__aeabi_dsub>
 800a42a:	4602      	mov	r2, r0
 800a42c:	460b      	mov	r3, r1
 800a42e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a432:	f7f6 faeb 	bl	8000a0c <__aeabi_dcmpgt>
 800a436:	2800      	cmp	r0, #0
 800a438:	f47f ae09 	bne.w	800a04e <__ieee754_pow+0x3c6>
 800a43c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a440:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800a444:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800a448:	fa43 fa0a 	asr.w	sl, r3, sl
 800a44c:	44da      	add	sl, fp
 800a44e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a452:	489b      	ldr	r0, [pc, #620]	@ (800a6c0 <__ieee754_pow+0xa38>)
 800a454:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a458:	4108      	asrs	r0, r1
 800a45a:	ea00 030a 	and.w	r3, r0, sl
 800a45e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a462:	f1c1 0114 	rsb	r1, r1, #20
 800a466:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a46a:	4640      	mov	r0, r8
 800a46c:	fa4a fa01 	asr.w	sl, sl, r1
 800a470:	f1bb 0f00 	cmp.w	fp, #0
 800a474:	4649      	mov	r1, r9
 800a476:	f04f 0200 	mov.w	r2, #0
 800a47a:	bfb8      	it	lt
 800a47c:	f1ca 0a00 	rsblt	sl, sl, #0
 800a480:	f7f5 fe7c 	bl	800017c <__aeabi_dsub>
 800a484:	4680      	mov	r8, r0
 800a486:	4689      	mov	r9, r1
 800a488:	2400      	movs	r4, #0
 800a48a:	4632      	mov	r2, r6
 800a48c:	463b      	mov	r3, r7
 800a48e:	4640      	mov	r0, r8
 800a490:	4649      	mov	r1, r9
 800a492:	f7f5 fe75 	bl	8000180 <__adddf3>
 800a496:	a37a      	add	r3, pc, #488	@ (adr r3, 800a680 <__ieee754_pow+0x9f8>)
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	4620      	mov	r0, r4
 800a49e:	460d      	mov	r5, r1
 800a4a0:	f7f6 f824 	bl	80004ec <__aeabi_dmul>
 800a4a4:	4642      	mov	r2, r8
 800a4a6:	464b      	mov	r3, r9
 800a4a8:	e9cd 0100 	strd	r0, r1, [sp]
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	f7f5 fe64 	bl	800017c <__aeabi_dsub>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	4639      	mov	r1, r7
 800a4bc:	f7f5 fe5e 	bl	800017c <__aeabi_dsub>
 800a4c0:	a371      	add	r3, pc, #452	@ (adr r3, 800a688 <__ieee754_pow+0xa00>)
 800a4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c6:	f7f6 f811 	bl	80004ec <__aeabi_dmul>
 800a4ca:	a371      	add	r3, pc, #452	@ (adr r3, 800a690 <__ieee754_pow+0xa08>)
 800a4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d0:	4680      	mov	r8, r0
 800a4d2:	4689      	mov	r9, r1
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	4629      	mov	r1, r5
 800a4d8:	f7f6 f808 	bl	80004ec <__aeabi_dmul>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	460b      	mov	r3, r1
 800a4e0:	4640      	mov	r0, r8
 800a4e2:	4649      	mov	r1, r9
 800a4e4:	f7f5 fe4c 	bl	8000180 <__adddf3>
 800a4e8:	4604      	mov	r4, r0
 800a4ea:	460d      	mov	r5, r1
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a4f4:	f7f5 fe44 	bl	8000180 <__adddf3>
 800a4f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4fc:	4680      	mov	r8, r0
 800a4fe:	4689      	mov	r9, r1
 800a500:	f7f5 fe3c 	bl	800017c <__aeabi_dsub>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	4620      	mov	r0, r4
 800a50a:	4629      	mov	r1, r5
 800a50c:	f7f5 fe36 	bl	800017c <__aeabi_dsub>
 800a510:	4642      	mov	r2, r8
 800a512:	4606      	mov	r6, r0
 800a514:	460f      	mov	r7, r1
 800a516:	464b      	mov	r3, r9
 800a518:	4640      	mov	r0, r8
 800a51a:	4649      	mov	r1, r9
 800a51c:	f7f5 ffe6 	bl	80004ec <__aeabi_dmul>
 800a520:	a35d      	add	r3, pc, #372	@ (adr r3, 800a698 <__ieee754_pow+0xa10>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	4604      	mov	r4, r0
 800a528:	460d      	mov	r5, r1
 800a52a:	f7f5 ffdf 	bl	80004ec <__aeabi_dmul>
 800a52e:	a35c      	add	r3, pc, #368	@ (adr r3, 800a6a0 <__ieee754_pow+0xa18>)
 800a530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a534:	f7f5 fe22 	bl	800017c <__aeabi_dsub>
 800a538:	4622      	mov	r2, r4
 800a53a:	462b      	mov	r3, r5
 800a53c:	f7f5 ffd6 	bl	80004ec <__aeabi_dmul>
 800a540:	a359      	add	r3, pc, #356	@ (adr r3, 800a6a8 <__ieee754_pow+0xa20>)
 800a542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a546:	f7f5 fe1b 	bl	8000180 <__adddf3>
 800a54a:	4622      	mov	r2, r4
 800a54c:	462b      	mov	r3, r5
 800a54e:	f7f5 ffcd 	bl	80004ec <__aeabi_dmul>
 800a552:	a357      	add	r3, pc, #348	@ (adr r3, 800a6b0 <__ieee754_pow+0xa28>)
 800a554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a558:	f7f5 fe10 	bl	800017c <__aeabi_dsub>
 800a55c:	4622      	mov	r2, r4
 800a55e:	462b      	mov	r3, r5
 800a560:	f7f5 ffc4 	bl	80004ec <__aeabi_dmul>
 800a564:	a354      	add	r3, pc, #336	@ (adr r3, 800a6b8 <__ieee754_pow+0xa30>)
 800a566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56a:	f7f5 fe09 	bl	8000180 <__adddf3>
 800a56e:	4622      	mov	r2, r4
 800a570:	462b      	mov	r3, r5
 800a572:	f7f5 ffbb 	bl	80004ec <__aeabi_dmul>
 800a576:	4602      	mov	r2, r0
 800a578:	460b      	mov	r3, r1
 800a57a:	4640      	mov	r0, r8
 800a57c:	4649      	mov	r1, r9
 800a57e:	f7f5 fdfd 	bl	800017c <__aeabi_dsub>
 800a582:	4604      	mov	r4, r0
 800a584:	460d      	mov	r5, r1
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	4640      	mov	r0, r8
 800a58c:	4649      	mov	r1, r9
 800a58e:	f7f5 ffad 	bl	80004ec <__aeabi_dmul>
 800a592:	2200      	movs	r2, #0
 800a594:	e9cd 0100 	strd	r0, r1, [sp]
 800a598:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a59c:	4620      	mov	r0, r4
 800a59e:	4629      	mov	r1, r5
 800a5a0:	f7f5 fdec 	bl	800017c <__aeabi_dsub>
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5ac:	f7f6 f8c8 	bl	8000740 <__aeabi_ddiv>
 800a5b0:	4632      	mov	r2, r6
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	460d      	mov	r5, r1
 800a5b6:	463b      	mov	r3, r7
 800a5b8:	4640      	mov	r0, r8
 800a5ba:	4649      	mov	r1, r9
 800a5bc:	f7f5 ff96 	bl	80004ec <__aeabi_dmul>
 800a5c0:	4632      	mov	r2, r6
 800a5c2:	463b      	mov	r3, r7
 800a5c4:	f7f5 fddc 	bl	8000180 <__adddf3>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	460b      	mov	r3, r1
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	f7f5 fdd4 	bl	800017c <__aeabi_dsub>
 800a5d4:	4642      	mov	r2, r8
 800a5d6:	464b      	mov	r3, r9
 800a5d8:	f7f5 fdd0 	bl	800017c <__aeabi_dsub>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	460b      	mov	r3, r1
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	4938      	ldr	r1, [pc, #224]	@ (800a6c4 <__ieee754_pow+0xa3c>)
 800a5e4:	f7f5 fdca 	bl	800017c <__aeabi_dsub>
 800a5e8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a5ec:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800a5f0:	da2e      	bge.n	800a650 <__ieee754_pow+0x9c8>
 800a5f2:	4652      	mov	r2, sl
 800a5f4:	f000 f89c 	bl	800a730 <scalbn>
 800a5f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5fc:	f7ff bbed 	b.w	8009dda <__ieee754_pow+0x152>
 800a600:	4c31      	ldr	r4, [pc, #196]	@ (800a6c8 <__ieee754_pow+0xa40>)
 800a602:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a606:	42a3      	cmp	r3, r4
 800a608:	d91a      	bls.n	800a640 <__ieee754_pow+0x9b8>
 800a60a:	4b30      	ldr	r3, [pc, #192]	@ (800a6cc <__ieee754_pow+0xa44>)
 800a60c:	440b      	add	r3, r1
 800a60e:	4303      	orrs	r3, r0
 800a610:	d009      	beq.n	800a626 <__ieee754_pow+0x99e>
 800a612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a616:	2200      	movs	r2, #0
 800a618:	2300      	movs	r3, #0
 800a61a:	f7f6 f9d9 	bl	80009d0 <__aeabi_dcmplt>
 800a61e:	3800      	subs	r0, #0
 800a620:	bf18      	it	ne
 800a622:	2001      	movne	r0, #1
 800a624:	e444      	b.n	8009eb0 <__ieee754_pow+0x228>
 800a626:	4642      	mov	r2, r8
 800a628:	464b      	mov	r3, r9
 800a62a:	f7f5 fda7 	bl	800017c <__aeabi_dsub>
 800a62e:	4632      	mov	r2, r6
 800a630:	463b      	mov	r3, r7
 800a632:	f7f6 f9e1 	bl	80009f8 <__aeabi_dcmpge>
 800a636:	2800      	cmp	r0, #0
 800a638:	d1eb      	bne.n	800a612 <__ieee754_pow+0x98a>
 800a63a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800a6d0 <__ieee754_pow+0xa48>
 800a63e:	e6fd      	b.n	800a43c <__ieee754_pow+0x7b4>
 800a640:	469a      	mov	sl, r3
 800a642:	4b24      	ldr	r3, [pc, #144]	@ (800a6d4 <__ieee754_pow+0xa4c>)
 800a644:	459a      	cmp	sl, r3
 800a646:	f63f aef9 	bhi.w	800a43c <__ieee754_pow+0x7b4>
 800a64a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a64e:	e71b      	b.n	800a488 <__ieee754_pow+0x800>
 800a650:	4621      	mov	r1, r4
 800a652:	e7d1      	b.n	800a5f8 <__ieee754_pow+0x970>
 800a654:	2000      	movs	r0, #0
 800a656:	491b      	ldr	r1, [pc, #108]	@ (800a6c4 <__ieee754_pow+0xa3c>)
 800a658:	f7ff bb34 	b.w	8009cc4 <__ieee754_pow+0x3c>
 800a65c:	2000      	movs	r0, #0
 800a65e:	2100      	movs	r1, #0
 800a660:	f7ff bb30 	b.w	8009cc4 <__ieee754_pow+0x3c>
 800a664:	4650      	mov	r0, sl
 800a666:	4659      	mov	r1, fp
 800a668:	f7ff bb2c 	b.w	8009cc4 <__ieee754_pow+0x3c>
 800a66c:	460c      	mov	r4, r1
 800a66e:	f7ff bb79 	b.w	8009d64 <__ieee754_pow+0xdc>
 800a672:	2400      	movs	r4, #0
 800a674:	f7ff bb64 	b.w	8009d40 <__ieee754_pow+0xb8>
 800a678:	652b82fe 	.word	0x652b82fe
 800a67c:	3c971547 	.word	0x3c971547
 800a680:	00000000 	.word	0x00000000
 800a684:	3fe62e43 	.word	0x3fe62e43
 800a688:	fefa39ef 	.word	0xfefa39ef
 800a68c:	3fe62e42 	.word	0x3fe62e42
 800a690:	0ca86c39 	.word	0x0ca86c39
 800a694:	be205c61 	.word	0xbe205c61
 800a698:	72bea4d0 	.word	0x72bea4d0
 800a69c:	3e663769 	.word	0x3e663769
 800a6a0:	c5d26bf1 	.word	0xc5d26bf1
 800a6a4:	3ebbbd41 	.word	0x3ebbbd41
 800a6a8:	af25de2c 	.word	0xaf25de2c
 800a6ac:	3f11566a 	.word	0x3f11566a
 800a6b0:	16bebd93 	.word	0x16bebd93
 800a6b4:	3f66c16c 	.word	0x3f66c16c
 800a6b8:	5555553e 	.word	0x5555553e
 800a6bc:	3fc55555 	.word	0x3fc55555
 800a6c0:	fff00000 	.word	0xfff00000
 800a6c4:	3ff00000 	.word	0x3ff00000
 800a6c8:	4090cbff 	.word	0x4090cbff
 800a6cc:	3f6f3400 	.word	0x3f6f3400
 800a6d0:	4090cc00 	.word	0x4090cc00
 800a6d4:	3fe00000 	.word	0x3fe00000

0800a6d8 <with_errno>:
 800a6d8:	b570      	push	{r4, r5, r6, lr}
 800a6da:	4604      	mov	r4, r0
 800a6dc:	460d      	mov	r5, r1
 800a6de:	4616      	mov	r6, r2
 800a6e0:	f7fe fdd4 	bl	800928c <__errno>
 800a6e4:	4629      	mov	r1, r5
 800a6e6:	6006      	str	r6, [r0, #0]
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	bd70      	pop	{r4, r5, r6, pc}

0800a6ec <xflow>:
 800a6ec:	b513      	push	{r0, r1, r4, lr}
 800a6ee:	4604      	mov	r4, r0
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	4610      	mov	r0, r2
 800a6f4:	b10c      	cbz	r4, 800a6fa <xflow+0xe>
 800a6f6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a6fa:	e9cd 2300 	strd	r2, r3, [sp]
 800a6fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a702:	f7f5 fef3 	bl	80004ec <__aeabi_dmul>
 800a706:	2222      	movs	r2, #34	@ 0x22
 800a708:	b002      	add	sp, #8
 800a70a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a70e:	f7ff bfe3 	b.w	800a6d8 <with_errno>

0800a712 <__math_uflow>:
 800a712:	2200      	movs	r2, #0
 800a714:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a718:	f7ff bfe8 	b.w	800a6ec <xflow>

0800a71c <__math_oflow>:
 800a71c:	2200      	movs	r2, #0
 800a71e:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800a722:	f7ff bfe3 	b.w	800a6ec <xflow>

0800a726 <fabs>:
 800a726:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a72a:	4619      	mov	r1, r3
 800a72c:	4770      	bx	lr
	...

0800a730 <scalbn>:
 800a730:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800a734:	4616      	mov	r6, r2
 800a736:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a73a:	4683      	mov	fp, r0
 800a73c:	468c      	mov	ip, r1
 800a73e:	460b      	mov	r3, r1
 800a740:	b982      	cbnz	r2, 800a764 <scalbn+0x34>
 800a742:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a746:	4303      	orrs	r3, r0
 800a748:	d039      	beq.n	800a7be <scalbn+0x8e>
 800a74a:	4b2f      	ldr	r3, [pc, #188]	@ (800a808 <scalbn+0xd8>)
 800a74c:	2200      	movs	r2, #0
 800a74e:	f7f5 fecd 	bl	80004ec <__aeabi_dmul>
 800a752:	4b2e      	ldr	r3, [pc, #184]	@ (800a80c <scalbn+0xdc>)
 800a754:	4683      	mov	fp, r0
 800a756:	429e      	cmp	r6, r3
 800a758:	468c      	mov	ip, r1
 800a75a:	da0d      	bge.n	800a778 <scalbn+0x48>
 800a75c:	a326      	add	r3, pc, #152	@ (adr r3, 800a7f8 <scalbn+0xc8>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	e01b      	b.n	800a79c <scalbn+0x6c>
 800a764:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800a768:	42ba      	cmp	r2, r7
 800a76a:	d109      	bne.n	800a780 <scalbn+0x50>
 800a76c:	4602      	mov	r2, r0
 800a76e:	f7f5 fd07 	bl	8000180 <__adddf3>
 800a772:	4683      	mov	fp, r0
 800a774:	468c      	mov	ip, r1
 800a776:	e022      	b.n	800a7be <scalbn+0x8e>
 800a778:	460b      	mov	r3, r1
 800a77a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a77e:	3a36      	subs	r2, #54	@ 0x36
 800a780:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a784:	428e      	cmp	r6, r1
 800a786:	dd0c      	ble.n	800a7a2 <scalbn+0x72>
 800a788:	a31d      	add	r3, pc, #116	@ (adr r3, 800a800 <scalbn+0xd0>)
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	461c      	mov	r4, r3
 800a790:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800a794:	f361 74df 	bfi	r4, r1, #31, #1
 800a798:	4621      	mov	r1, r4
 800a79a:	481d      	ldr	r0, [pc, #116]	@ (800a810 <scalbn+0xe0>)
 800a79c:	f7f5 fea6 	bl	80004ec <__aeabi_dmul>
 800a7a0:	e7e7      	b.n	800a772 <scalbn+0x42>
 800a7a2:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a7a6:	4432      	add	r2, r6
 800a7a8:	428a      	cmp	r2, r1
 800a7aa:	dced      	bgt.n	800a788 <scalbn+0x58>
 800a7ac:	2a00      	cmp	r2, #0
 800a7ae:	dd0a      	ble.n	800a7c6 <scalbn+0x96>
 800a7b0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a7b4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a7b8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a7bc:	46ac      	mov	ip, r5
 800a7be:	4658      	mov	r0, fp
 800a7c0:	4661      	mov	r1, ip
 800a7c2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800a7c6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a7ca:	da09      	bge.n	800a7e0 <scalbn+0xb0>
 800a7cc:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800a7d0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800a7d4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800a7d8:	480e      	ldr	r0, [pc, #56]	@ (800a814 <scalbn+0xe4>)
 800a7da:	f041 011f 	orr.w	r1, r1, #31
 800a7de:	e7bd      	b.n	800a75c <scalbn+0x2c>
 800a7e0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a7e4:	3236      	adds	r2, #54	@ 0x36
 800a7e6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a7ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a7ee:	4658      	mov	r0, fp
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	4b08      	ldr	r3, [pc, #32]	@ (800a818 <scalbn+0xe8>)
 800a7f6:	e7d1      	b.n	800a79c <scalbn+0x6c>
 800a7f8:	c2f8f359 	.word	0xc2f8f359
 800a7fc:	01a56e1f 	.word	0x01a56e1f
 800a800:	8800759c 	.word	0x8800759c
 800a804:	7e37e43c 	.word	0x7e37e43c
 800a808:	43500000 	.word	0x43500000
 800a80c:	ffff3cb0 	.word	0xffff3cb0
 800a810:	8800759c 	.word	0x8800759c
 800a814:	c2f8f359 	.word	0xc2f8f359
 800a818:	3c900000 	.word	0x3c900000

0800a81c <__ieee754_sqrt>:
 800a81c:	4a67      	ldr	r2, [pc, #412]	@ (800a9bc <__ieee754_sqrt+0x1a0>)
 800a81e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a822:	438a      	bics	r2, r1
 800a824:	4606      	mov	r6, r0
 800a826:	460f      	mov	r7, r1
 800a828:	460b      	mov	r3, r1
 800a82a:	4604      	mov	r4, r0
 800a82c:	d10e      	bne.n	800a84c <__ieee754_sqrt+0x30>
 800a82e:	4602      	mov	r2, r0
 800a830:	f7f5 fe5c 	bl	80004ec <__aeabi_dmul>
 800a834:	4602      	mov	r2, r0
 800a836:	460b      	mov	r3, r1
 800a838:	4630      	mov	r0, r6
 800a83a:	4639      	mov	r1, r7
 800a83c:	f7f5 fca0 	bl	8000180 <__adddf3>
 800a840:	4606      	mov	r6, r0
 800a842:	460f      	mov	r7, r1
 800a844:	4630      	mov	r0, r6
 800a846:	4639      	mov	r1, r7
 800a848:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84c:	2900      	cmp	r1, #0
 800a84e:	dc0c      	bgt.n	800a86a <__ieee754_sqrt+0x4e>
 800a850:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a854:	4302      	orrs	r2, r0
 800a856:	d0f5      	beq.n	800a844 <__ieee754_sqrt+0x28>
 800a858:	b189      	cbz	r1, 800a87e <__ieee754_sqrt+0x62>
 800a85a:	4602      	mov	r2, r0
 800a85c:	f7f5 fc8e 	bl	800017c <__aeabi_dsub>
 800a860:	4602      	mov	r2, r0
 800a862:	460b      	mov	r3, r1
 800a864:	f7f5 ff6c 	bl	8000740 <__aeabi_ddiv>
 800a868:	e7ea      	b.n	800a840 <__ieee754_sqrt+0x24>
 800a86a:	150a      	asrs	r2, r1, #20
 800a86c:	d115      	bne.n	800a89a <__ieee754_sqrt+0x7e>
 800a86e:	2100      	movs	r1, #0
 800a870:	e009      	b.n	800a886 <__ieee754_sqrt+0x6a>
 800a872:	0ae3      	lsrs	r3, r4, #11
 800a874:	3a15      	subs	r2, #21
 800a876:	0564      	lsls	r4, r4, #21
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d0fa      	beq.n	800a872 <__ieee754_sqrt+0x56>
 800a87c:	e7f7      	b.n	800a86e <__ieee754_sqrt+0x52>
 800a87e:	460a      	mov	r2, r1
 800a880:	e7fa      	b.n	800a878 <__ieee754_sqrt+0x5c>
 800a882:	005b      	lsls	r3, r3, #1
 800a884:	3101      	adds	r1, #1
 800a886:	02d8      	lsls	r0, r3, #11
 800a888:	d5fb      	bpl.n	800a882 <__ieee754_sqrt+0x66>
 800a88a:	1e48      	subs	r0, r1, #1
 800a88c:	1a12      	subs	r2, r2, r0
 800a88e:	f1c1 0020 	rsb	r0, r1, #32
 800a892:	fa24 f000 	lsr.w	r0, r4, r0
 800a896:	4303      	orrs	r3, r0
 800a898:	408c      	lsls	r4, r1
 800a89a:	2600      	movs	r6, #0
 800a89c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a8a0:	2116      	movs	r1, #22
 800a8a2:	07d2      	lsls	r2, r2, #31
 800a8a4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a8a8:	4632      	mov	r2, r6
 800a8aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a8b2:	bf5c      	itt	pl
 800a8b4:	005b      	lslpl	r3, r3, #1
 800a8b6:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a8ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a8be:	bf58      	it	pl
 800a8c0:	0064      	lslpl	r4, r4, #1
 800a8c2:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a8c6:	107f      	asrs	r7, r7, #1
 800a8c8:	0064      	lsls	r4, r4, #1
 800a8ca:	1815      	adds	r5, r2, r0
 800a8cc:	429d      	cmp	r5, r3
 800a8ce:	bfde      	ittt	le
 800a8d0:	182a      	addle	r2, r5, r0
 800a8d2:	1b5b      	suble	r3, r3, r5
 800a8d4:	1836      	addle	r6, r6, r0
 800a8d6:	0fe5      	lsrs	r5, r4, #31
 800a8d8:	3901      	subs	r1, #1
 800a8da:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a8de:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a8e2:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a8e6:	d1f0      	bne.n	800a8ca <__ieee754_sqrt+0xae>
 800a8e8:	460d      	mov	r5, r1
 800a8ea:	f04f 0a20 	mov.w	sl, #32
 800a8ee:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	eb01 0c00 	add.w	ip, r1, r0
 800a8f8:	db02      	blt.n	800a900 <__ieee754_sqrt+0xe4>
 800a8fa:	d113      	bne.n	800a924 <__ieee754_sqrt+0x108>
 800a8fc:	45a4      	cmp	ip, r4
 800a8fe:	d811      	bhi.n	800a924 <__ieee754_sqrt+0x108>
 800a900:	f1bc 0f00 	cmp.w	ip, #0
 800a904:	eb0c 0100 	add.w	r1, ip, r0
 800a908:	da42      	bge.n	800a990 <__ieee754_sqrt+0x174>
 800a90a:	2900      	cmp	r1, #0
 800a90c:	db40      	blt.n	800a990 <__ieee754_sqrt+0x174>
 800a90e:	f102 0e01 	add.w	lr, r2, #1
 800a912:	1a9b      	subs	r3, r3, r2
 800a914:	4672      	mov	r2, lr
 800a916:	45a4      	cmp	ip, r4
 800a918:	bf88      	it	hi
 800a91a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800a91e:	eba4 040c 	sub.w	r4, r4, ip
 800a922:	4405      	add	r5, r0
 800a924:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a928:	f1ba 0a01 	subs.w	sl, sl, #1
 800a92c:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a930:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a934:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a938:	d1db      	bne.n	800a8f2 <__ieee754_sqrt+0xd6>
 800a93a:	431c      	orrs	r4, r3
 800a93c:	d01a      	beq.n	800a974 <__ieee754_sqrt+0x158>
 800a93e:	4c20      	ldr	r4, [pc, #128]	@ (800a9c0 <__ieee754_sqrt+0x1a4>)
 800a940:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a9c4 <__ieee754_sqrt+0x1a8>
 800a944:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a948:	e9db 2300 	ldrd	r2, r3, [fp]
 800a94c:	f7f5 fc16 	bl	800017c <__aeabi_dsub>
 800a950:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a954:	4602      	mov	r2, r0
 800a956:	460b      	mov	r3, r1
 800a958:	4640      	mov	r0, r8
 800a95a:	4649      	mov	r1, r9
 800a95c:	f7f6 f842 	bl	80009e4 <__aeabi_dcmple>
 800a960:	b140      	cbz	r0, 800a974 <__ieee754_sqrt+0x158>
 800a962:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a966:	e9db 2300 	ldrd	r2, r3, [fp]
 800a96a:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800a96e:	d111      	bne.n	800a994 <__ieee754_sqrt+0x178>
 800a970:	4655      	mov	r5, sl
 800a972:	3601      	adds	r6, #1
 800a974:	1072      	asrs	r2, r6, #1
 800a976:	086b      	lsrs	r3, r5, #1
 800a978:	07f1      	lsls	r1, r6, #31
 800a97a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a97e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a982:	bf48      	it	mi
 800a984:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a988:	4618      	mov	r0, r3
 800a98a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a98e:	e757      	b.n	800a840 <__ieee754_sqrt+0x24>
 800a990:	4696      	mov	lr, r2
 800a992:	e7be      	b.n	800a912 <__ieee754_sqrt+0xf6>
 800a994:	f7f5 fbf4 	bl	8000180 <__adddf3>
 800a998:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	4649      	mov	r1, r9
 800a9a4:	f7f6 f814 	bl	80009d0 <__aeabi_dcmplt>
 800a9a8:	b120      	cbz	r0, 800a9b4 <__ieee754_sqrt+0x198>
 800a9aa:	1ca8      	adds	r0, r5, #2
 800a9ac:	bf08      	it	eq
 800a9ae:	3601      	addeq	r6, #1
 800a9b0:	3502      	adds	r5, #2
 800a9b2:	e7df      	b.n	800a974 <__ieee754_sqrt+0x158>
 800a9b4:	1c6b      	adds	r3, r5, #1
 800a9b6:	f023 0501 	bic.w	r5, r3, #1
 800a9ba:	e7db      	b.n	800a974 <__ieee754_sqrt+0x158>
 800a9bc:	7ff00000 	.word	0x7ff00000
 800a9c0:	20000078 	.word	0x20000078
 800a9c4:	20000070 	.word	0x20000070

0800a9c8 <_init>:
 800a9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ca:	bf00      	nop
 800a9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ce:	bc08      	pop	{r3}
 800a9d0:	469e      	mov	lr, r3
 800a9d2:	4770      	bx	lr

0800a9d4 <_fini>:
 800a9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d6:	bf00      	nop
 800a9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9da:	bc08      	pop	{r3}
 800a9dc:	469e      	mov	lr, r3
 800a9de:	4770      	bx	lr
