// Seed: 3119617800
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  module_3(
      id_1, id_1
  );
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always_latch @(posedge id_3 or id_3) begin
    force id_2 = 1;
  end
  wire id_4 = id_4;
endmodule
