# TCL File Generated by Component Editor 21.3
# Sun May 15 21:17:26 MSK 2022
# DO NOT MODIFY


# 
# reset_module "reset_module" v1.0
#  2022.05.15.21:17:26
# 
# 

# 
# request TCL package from ACDS 21.3
# 
package require -exact qsys 21.3


# 
# module reset_module
# 
set_module_property DESCRIPTION ""
set_module_property NAME reset_module
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME reset_module
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL reset_module
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file reset_module.sv SYSTEM_VERILOG PATH modules/reset_module.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL reset_module
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file reset_module.sv SYSTEM_VERILOG PATH modules/reset_module.sv


# 
# parameters
# 
add_parameter TIME_RESET_PHY INTEGER 32
set_parameter_property TIME_RESET_PHY DEFAULT_VALUE 32
set_parameter_property TIME_RESET_PHY DISPLAY_NAME TIME_RESET_PHY
set_parameter_property TIME_RESET_PHY UNITS None
set_parameter_property TIME_RESET_PHY ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TIME_RESET_PHY AFFECTS_GENERATION false
set_parameter_property TIME_RESET_PHY HDL_PARAMETER true
add_parameter TIME_WORK_PHY INTEGER 32
set_parameter_property TIME_WORK_PHY DEFAULT_VALUE 32
set_parameter_property TIME_WORK_PHY DISPLAY_NAME TIME_WORK_PHY
set_parameter_property TIME_WORK_PHY UNITS None
set_parameter_property TIME_WORK_PHY ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TIME_WORK_PHY AFFECTS_GENERATION false
set_parameter_property TIME_WORK_PHY HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
set_interface_property reset IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset rst_n reset_n Input 1


# 
# connection point reset_main
# 
add_interface reset_main reset start
set_interface_property reset_main associatedClock ""
set_interface_property reset_main associatedDirectReset ""
set_interface_property reset_main associatedResetSinks reset
set_interface_property reset_main synchronousEdges NONE
set_interface_property reset_main ENABLED true
set_interface_property reset_main EXPORT_OF ""
set_interface_property reset_main PORT_NAME_MAP ""
set_interface_property reset_main CMSIS_SVD_VARIABLES ""
set_interface_property reset_main SVD_ADDRESS_GROUP ""
set_interface_property reset_main IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset_main reset reset Output 1


# 
# connection point reset_phy
# 
add_interface reset_phy reset start
set_interface_property reset_phy associatedClock ""
set_interface_property reset_phy associatedDirectReset reset
set_interface_property reset_phy associatedResetSinks reset
set_interface_property reset_phy synchronousEdges NONE
set_interface_property reset_phy ENABLED true
set_interface_property reset_phy EXPORT_OF ""
set_interface_property reset_phy PORT_NAME_MAP ""
set_interface_property reset_phy CMSIS_SVD_VARIABLES ""
set_interface_property reset_phy SVD_ADDRESS_GROUP ""
set_interface_property reset_phy IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset_phy reset_phy reset Output 1

