read netlist $UMC_LIB/verilog_simulation_models/*.v
read netlist c1355_synth.v
run build_model c1355
run drc

set pattern external c1355_test_set.v
add faults -all
run fault_sim

report summaries
write faults not_detected_faults.dat -class ND -uncollapsed -replace
write faults detected_faults.dat -class DT -uncollapsed -replace

quit