Classic Timing Analyzer report for Lab4_PartB
Sun Jul 17 16:46:13 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock_50'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.270 ns                         ; sw[16]      ; state.Green1_Red2 ; --         ; clock_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.807 ns                        ; Counter[3]  ; hex2[0]           ; clock_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 5.320 ns                         ; sw[11]      ; Counter3[2]       ; --         ; clock_50 ; 0            ;
; Clock Setup: 'clock_50'      ; N/A   ; None          ; 271.74 MHz ( period = 3.680 ns ) ; Counter3[0] ; Counter3[3]       ; clock_50   ; clock_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 271.74 MHz ( period = 3.680 ns )                    ; Counter3[0]       ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; ModCount[0]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 281.06 MHz ( period = 3.558 ns )                    ; ModCount[1]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; Counter3[1]       ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; ModCount[2]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; state.Red1_Green2 ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; ModCount[3]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; ModCount[0]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; ModCount[23]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Counter[0]        ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 297.62 MHz ( period = 3.360 ns )                    ; ModCount[18]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; ModCount[4]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; Counter2[0]       ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; state.Red1_Amber  ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 300.57 MHz ( period = 3.327 ns )                    ; Counter[0]        ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; Counter[0]        ; Counter2[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.099 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; Counter[0]        ; Counter2[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; Counter[0]        ; Counter2[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; ModCount[1]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; ModCount[0]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; ModCount[25]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; ModCount[21]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; ModCount[2]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; ModCount[0]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; ModCount[17]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; state.Red1_Green2 ; Counter3[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; state.Red1_Green2 ; Counter3[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 307.69 MHz ( period = 3.250 ns )                    ; state.Red1_Green2 ; Counter3[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; ModCount[1]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; ModCount[0]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; ModCount[2]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; ModCount[0]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; ModCount[24]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; state.Amber_Red2  ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; ModCount[5]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; state.Amber_Red2  ; Counter2[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; ModCount[5]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; ModCount[7]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; state.Amber_Red2  ; Counter2[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; state.Amber_Red2  ; Counter2[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; Counter2[1]       ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.82 MHz ( period = 3.207 ns )                    ; ModCount[2]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; ModCount[2]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.987 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; ModCount[3]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; ModCount[5]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.978 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; ModCount[0]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; ModCount[1]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; Counter[1]        ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; ModCount[1]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; ModCount[0]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; ModCount[19]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 316.26 MHz ( period = 3.162 ns )                    ; ModCount[1]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; ModCount[8]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; Counter[1]        ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; Counter[1]        ; Counter2[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; 318.47 MHz ( period = 3.140 ns )                    ; Counter[1]        ; Counter2[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 318.47 MHz ( period = 3.140 ns )                    ; Counter[1]        ; Counter2[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; ModCount[2]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.916 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; ModCount[3]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; ModCount[20]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Counter[0]        ; Counter3[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Counter[0]        ; Counter3[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 319.59 MHz ( period = 3.129 ns )                    ; Counter[0]        ; Counter3[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; ModCount[2]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 320.10 MHz ( period = 3.124 ns )                    ; ModCount[1]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.906 ns                ;
; N/A                                     ; 320.51 MHz ( period = 3.120 ns )                    ; Counter[2]        ; Counter3[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; state.Green1_Red2 ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.886 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; state.Green1_Red2 ; Counter2[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; state.Green1_Red2 ; Counter2[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; state.Green1_Red2 ; Counter2[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 322.58 MHz ( period = 3.100 ns )                    ; ModCount[6]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 322.58 MHz ( period = 3.100 ns )                    ; ModCount[4]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; state.Red1_Amber  ; Counter3[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; state.Red1_Amber  ; Counter3[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; ModCount[4]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; ModCount[1]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; state.Red1_Amber  ; Counter3[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.871 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; ModCount[23]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.871 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; ModCount[23]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.871 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; Counter[2]        ; Counter2[3]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; Counter[2]        ; Counter2[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; ModCount[3]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Counter[2]        ; Counter2[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Counter[2]        ; Counter2[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; ModCount[18]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; ModCount[18]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; ModCount[4]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; ModCount[2]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.845 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; ModCount[3]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; ModCount[3]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; ModCount[10]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; ModCount[4]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 330.47 MHz ( period = 3.026 ns )                    ; ModCount[15]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; ModCount[22]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 331.46 MHz ( period = 3.017 ns )                    ; ModCount[3]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; ModCount[25]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; ModCount[25]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 332.34 MHz ( period = 3.009 ns )                    ; ModCount[21]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 332.34 MHz ( period = 3.009 ns )                    ; ModCount[21]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 333.00 MHz ( period = 3.003 ns )                    ; ModCount[13]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; ModCount[3]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 336.02 MHz ( period = 2.976 ns )                    ; ModCount[7]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; ModCount[17]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; ModCount[17]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 336.59 MHz ( period = 2.971 ns )                    ; ModCount[23]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 337.04 MHz ( period = 2.967 ns )                    ; ModCount[23]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; ModCount[23]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.756 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; ModCount[10]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 337.38 MHz ( period = 2.964 ns )                    ; ModCount[18]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; ModCount[14]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; ModCount[18]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 337.95 MHz ( period = 2.959 ns )                    ; ModCount[18]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 338.29 MHz ( period = 2.956 ns )                    ; ModCount[4]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; ModCount[24]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; ModCount[24]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Counter[1]        ; Counter3[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Counter[1]        ; Counter3[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; ModCount[4]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 339.21 MHz ( period = 2.948 ns )                    ; Counter[1]        ; Counter3[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.722 ns                ;
; N/A                                     ; 340.25 MHz ( period = 2.939 ns )                    ; ModCount[0]       ; ModCount[20]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.721 ns                ;
; N/A                                     ; 341.18 MHz ( period = 2.931 ns )                    ; ModCount[5]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 341.30 MHz ( period = 2.930 ns )                    ; ModCount[9]       ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; ModCount[7]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.687 ns                ;
; N/A                                     ; 344.35 MHz ( period = 2.904 ns )                    ; ModCount[8]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 345.30 MHz ( period = 2.896 ns )                    ; ModCount[25]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 345.42 MHz ( period = 2.895 ns )                    ; ModCount[21]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; ModCount[25]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 345.90 MHz ( period = 2.891 ns )                    ; ModCount[25]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 345.90 MHz ( period = 2.891 ns )                    ; ModCount[21]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; ModCount[21]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; Counter[2]        ; Counter3[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; Counter[2]        ; Counter3[1]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; Counter[2]        ; Counter3[2]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; ModCount[4]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; ModCount[19]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; ModCount[19]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 347.46 MHz ( period = 2.878 ns )                    ; ModCount[16]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; ModCount[0]       ; ModCount[19]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; ModCount[1]       ; ModCount[20]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; 349.28 MHz ( period = 2.863 ns )                    ; Counter[3]        ; state.Green1_Red2 ; clock_50   ; clock_50 ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; 349.65 MHz ( period = 2.860 ns )                    ; ModCount[5]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 349.77 MHz ( period = 2.859 ns )                    ; ModCount[17]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 350.26 MHz ( period = 2.855 ns )                    ; ModCount[17]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 350.39 MHz ( period = 2.854 ns )                    ; ModCount[17]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.644 ns                ;
; N/A                                     ; 350.51 MHz ( period = 2.853 ns )                    ; ModCount[6]       ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.635 ns                ;
; N/A                                     ; 350.75 MHz ( period = 2.851 ns )                    ; ModCount[7]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; 350.88 MHz ( period = 2.850 ns )                    ; ModCount[20]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 350.88 MHz ( period = 2.850 ns )                    ; ModCount[20]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 351.25 MHz ( period = 2.847 ns )                    ; ModCount[13]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.629 ns                ;
; N/A                                     ; 352.11 MHz ( period = 2.840 ns )                    ; ModCount[12]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; Counter[3]        ; state.Red1_Green2 ; clock_50   ; clock_50 ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 352.49 MHz ( period = 2.837 ns )                    ; ModCount[24]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.627 ns                ;
; N/A                                     ; 352.86 MHz ( period = 2.834 ns )                    ; ModCount[7]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.616 ns                ;
; N/A                                     ; 352.98 MHz ( period = 2.833 ns )                    ; ModCount[8]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 352.98 MHz ( period = 2.833 ns )                    ; ModCount[2]       ; ModCount[20]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 352.98 MHz ( period = 2.833 ns )                    ; ModCount[24]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 353.11 MHz ( period = 2.832 ns )                    ; ModCount[24]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; ModCount[7]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; ModCount1HZ[0]    ; OneHzMod          ; clock_50   ; clock_50 ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; ModCount[1]       ; ModCount[19]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.579 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; ModCount[23]      ; ModCount[10]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; ModCount[23]      ; ModCount[8]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 358.42 MHz ( period = 2.790 ns )                    ; ModCount[23]      ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; 358.55 MHz ( period = 2.789 ns )                    ; ModCount[5]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; 358.55 MHz ( period = 2.789 ns )                    ; ModCount[7]       ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; 358.81 MHz ( period = 2.787 ns )                    ; ModCount[18]      ; ModCount[10]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 358.81 MHz ( period = 2.787 ns )                    ; ModCount[18]      ; ModCount[8]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 359.32 MHz ( period = 2.783 ns )                    ; ModCount[18]      ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; ModCount[5]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; ModCount[6]       ; ModCount[24]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; ModCount1HZ[2]    ; OneHzMod          ; clock_50   ; clock_50 ; None                        ; None                      ; 1.205 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; ModCount[8]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 360.88 MHz ( period = 2.771 ns )                    ; ModCount[19]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 361.40 MHz ( period = 2.767 ns )                    ; ModCount[19]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 361.53 MHz ( period = 2.766 ns )                    ; ModCount[19]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.556 ns                ;
; N/A                                     ; 361.93 MHz ( period = 2.763 ns )                    ; ModCount[7]       ; ModCount[22]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; ModCount[8]       ; ModCount[23]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; ModCount[2]       ; ModCount[19]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; ModCount[2]       ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.548 ns                ;
; N/A                                     ; 362.19 MHz ( period = 2.761 ns )                    ; ModCount[3]       ; ModCount[20]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.543 ns                ;
; N/A                                     ; 362.84 MHz ( period = 2.756 ns )                    ; ModCount[13]      ; ModCount[25]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; ModCount[8]       ; ModCount[13]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.541 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; ModCount[11]      ; ModCount[18]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.537 ns                ;
; N/A                                     ; 363.37 MHz ( period = 2.752 ns )                    ; ModCount[11]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; 363.50 MHz ( period = 2.751 ns )                    ; ModCount[5]       ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.537 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; ModCount[10]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 363.90 MHz ( period = 2.748 ns )                    ; ModCount[6]       ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; ModCount[15]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; ModCount[15]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; ModCount[2]       ; ModCount[10]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; state.Amber_Red2  ; state.Amber_Red2  ; clock_50   ; clock_50 ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 364.96 MHz ( period = 2.740 ns )                    ; ModCount[22]      ; ModCount[21]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 364.96 MHz ( period = 2.740 ns )                    ; ModCount[22]      ; ModCount[17]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 364.96 MHz ( period = 2.740 ns )                    ; ModCount[2]       ; ModCount[8]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 365.50 MHz ( period = 2.736 ns )                    ; ModCount[20]      ; ModCount[7]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 365.63 MHz ( period = 2.735 ns )                    ; ModCount[0]       ; ModCount[10]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 366.03 MHz ( period = 2.732 ns )                    ; ModCount[20]      ; ModCount[5]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; 366.17 MHz ( period = 2.731 ns )                    ; ModCount[20]      ; ModCount[0]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 366.30 MHz ( period = 2.730 ns )                    ; ModCount[5]       ; ModCount[10]      ; clock_50   ; clock_50 ; None                        ; None                      ; 2.516 ns                ;
; N/A                                     ; 366.43 MHz ( period = 2.729 ns )                    ; ModCount[5]       ; ModCount[8]       ; clock_50   ; clock_50 ; None                        ; None                      ; 2.515 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                   ;                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+--------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                ; To Clock ;
+-------+--------------+------------+--------+-------------------+----------+
; N/A   ; None         ; 1.270 ns   ; sw[16] ; state.Green1_Red2 ; clock_50 ;
; N/A   ; None         ; 1.264 ns   ; sw[16] ; state.Red1_Green2 ; clock_50 ;
; N/A   ; None         ; 1.201 ns   ; sw[17] ; state.Green1_Red2 ; clock_50 ;
; N/A   ; None         ; 1.195 ns   ; sw[17] ; state.Red1_Green2 ; clock_50 ;
; N/A   ; None         ; -2.356 ns  ; sw[0]  ; state.Green1_Red2 ; clock_50 ;
; N/A   ; None         ; -2.362 ns  ; sw[0]  ; state.Red1_Green2 ; clock_50 ;
; N/A   ; None         ; -2.835 ns  ; sw[11] ; state.Red1_Green2 ; clock_50 ;
; N/A   ; None         ; -2.856 ns  ; sw[11] ; state.Green1_Red2 ; clock_50 ;
; N/A   ; None         ; -3.807 ns  ; sw[0]  ; Counter2[3]       ; clock_50 ;
; N/A   ; None         ; -3.809 ns  ; sw[0]  ; Counter2[2]       ; clock_50 ;
; N/A   ; None         ; -3.813 ns  ; sw[0]  ; Counter2[0]       ; clock_50 ;
; N/A   ; None         ; -3.813 ns  ; sw[0]  ; Counter2[1]       ; clock_50 ;
; N/A   ; None         ; -4.857 ns  ; sw[11] ; Counter3[3]       ; clock_50 ;
; N/A   ; None         ; -5.088 ns  ; sw[11] ; Counter3[0]       ; clock_50 ;
; N/A   ; None         ; -5.088 ns  ; sw[11] ; Counter3[1]       ; clock_50 ;
; N/A   ; None         ; -5.090 ns  ; sw[11] ; Counter3[2]       ; clock_50 ;
+-------+--------------+------------+--------+-------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To       ; From Clock ;
+-------+--------------+------------+-------------------+----------+------------+
; N/A   ; None         ; 15.807 ns  ; Counter[3]        ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 15.806 ns  ; Counter[3]        ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 15.464 ns  ; Counter[3]        ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 15.430 ns  ; Counter[3]        ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 15.276 ns  ; Counter[3]        ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 15.016 ns  ; state.Amber_Red2  ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 15.003 ns  ; Counter[3]        ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 14.899 ns  ; state.Green1_Red2 ; hex0[6]  ; clock_50   ;
; N/A   ; None         ; 14.778 ns  ; Counter[1]        ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 14.754 ns  ; Counter[1]        ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 14.745 ns  ; Counter[2]        ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 14.744 ns  ; Counter[2]        ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 14.602 ns  ; Counter[3]        ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 14.573 ns  ; Counter3[1]       ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 14.551 ns  ; Counter3[3]       ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 14.550 ns  ; Counter3[1]       ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 14.543 ns  ; Counter3[1]       ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 14.540 ns  ; Counter3[3]       ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 14.537 ns  ; Counter3[1]       ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 14.529 ns  ; Counter3[3]       ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 14.504 ns  ; Counter3[3]       ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 14.498 ns  ; Counter[0]        ; hex2[0]  ; clock_50   ;
; N/A   ; None         ; 14.497 ns  ; Counter[0]        ; hex2[3]  ; clock_50   ;
; N/A   ; None         ; 14.463 ns  ; Counter[1]        ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 14.436 ns  ; Counter[2]        ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 14.417 ns  ; Counter[1]        ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 14.413 ns  ; state.Green1_Red2 ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.397 ns  ; state.Amber_Red2  ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.383 ns  ; Counter3[0]       ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 14.378 ns  ; Counter[2]        ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 14.361 ns  ; Counter3[0]       ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 14.356 ns  ; Counter3[0]       ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 14.348 ns  ; Counter3[0]       ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 14.342 ns  ; Counter3[1]       ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 14.332 ns  ; Counter3[1]       ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 14.332 ns  ; Counter3[1]       ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 14.324 ns  ; Counter3[3]       ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 14.320 ns  ; Counter3[3]       ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 14.286 ns  ; Counter3[3]       ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 14.265 ns  ; Counter[1]        ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 14.258 ns  ; state.Red1_Amber  ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 14.256 ns  ; Counter3[2]       ; hex6[4]  ; clock_50   ;
; N/A   ; None         ; 14.240 ns  ; Counter3[2]       ; hex6[3]  ; clock_50   ;
; N/A   ; None         ; 14.235 ns  ; Counter3[2]       ; hex6[5]  ; clock_50   ;
; N/A   ; None         ; 14.229 ns  ; Counter3[2]       ; hex6[6]  ; clock_50   ;
; N/A   ; None         ; 14.224 ns  ; Counter[2]        ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 14.172 ns  ; Counter[0]        ; hex2[6]  ; clock_50   ;
; N/A   ; None         ; 14.152 ns  ; Counter3[0]       ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 14.143 ns  ; Counter3[0]       ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 14.142 ns  ; Counter3[0]       ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 14.138 ns  ; Counter2[2]       ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 14.134 ns  ; Counter[0]        ; hex2[1]  ; clock_50   ;
; N/A   ; None         ; 14.093 ns  ; Counter2[2]       ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 14.079 ns  ; Counter2[0]       ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 14.064 ns  ; Counter2[2]       ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 14.053 ns  ; Counter2[2]       ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 14.036 ns  ; Counter2[2]       ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 14.031 ns  ; Counter2[0]       ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 14.026 ns  ; Counter2[2]       ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 14.025 ns  ; Counter3[2]       ; hex6[1]  ; clock_50   ;
; N/A   ; None         ; 14.023 ns  ; Counter3[2]       ; hex6[0]  ; clock_50   ;
; N/A   ; None         ; 14.013 ns  ; Counter3[2]       ; hex6[2]  ; clock_50   ;
; N/A   ; None         ; 14.012 ns  ; Counter2[2]       ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.994 ns  ; Counter2[0]       ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 13.989 ns  ; Counter[1]        ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 13.985 ns  ; Counter2[0]       ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 13.983 ns  ; Counter2[0]       ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 13.981 ns  ; Counter[0]        ; hex2[2]  ; clock_50   ;
; N/A   ; None         ; 13.970 ns  ; Counter2[0]       ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 13.956 ns  ; Counter2[0]       ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.944 ns  ; Counter[2]        ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 13.931 ns  ; Counter2[1]       ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.879 ns  ; Counter2[1]       ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.847 ns  ; Counter2[1]       ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 13.839 ns  ; Counter2[1]       ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 13.837 ns  ; Counter2[1]       ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 13.834 ns  ; Counter2[1]       ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.831 ns  ; Counter2[3]       ; hex4[5]  ; clock_50   ;
; N/A   ; None         ; 13.823 ns  ; Counter2[1]       ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 13.783 ns  ; Counter2[3]       ; hex4[6]  ; clock_50   ;
; N/A   ; None         ; 13.756 ns  ; Counter2[3]       ; hex4[4]  ; clock_50   ;
; N/A   ; None         ; 13.746 ns  ; Counter2[3]       ; hex4[1]  ; clock_50   ;
; N/A   ; None         ; 13.734 ns  ; Counter2[3]       ; hex4[0]  ; clock_50   ;
; N/A   ; None         ; 13.730 ns  ; Counter2[3]       ; hex4[2]  ; clock_50   ;
; N/A   ; None         ; 13.718 ns  ; Counter2[3]       ; hex4[3]  ; clock_50   ;
; N/A   ; None         ; 13.705 ns  ; Counter[0]        ; hex2[5]  ; clock_50   ;
; N/A   ; None         ; 13.695 ns  ; state.Red1_Green2 ; ledg[7]  ; clock_50   ;
; N/A   ; None         ; 13.686 ns  ; state.Red1_Green2 ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.684 ns  ; state.Amber_Red2  ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.647 ns  ; state.Red1_Green2 ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 13.645 ns  ; state.Amber_Red2  ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 13.560 ns  ; Counter[1]        ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 13.557 ns  ; state.Green1_Red2 ; hex0[0]  ; clock_50   ;
; N/A   ; None         ; 13.546 ns  ; Counter[2]        ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 13.481 ns  ; state.Red1_Amber  ; ledr[11] ; clock_50   ;
; N/A   ; None         ; 13.469 ns  ; state.Red1_Green2 ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.467 ns  ; state.Amber_Red2  ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.433 ns  ; state.Red1_Green2 ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.431 ns  ; state.Amber_Red2  ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.415 ns  ; state.Red1_Green2 ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.340 ns  ; state.Green1_Red2 ; hex0[3]  ; clock_50   ;
; N/A   ; None         ; 13.329 ns  ; state.Green1_Red2 ; hex0[4]  ; clock_50   ;
; N/A   ; None         ; 13.306 ns  ; Counter[0]        ; hex2[4]  ; clock_50   ;
; N/A   ; None         ; 13.300 ns  ; state.Green1_Red2 ; hex0[2]  ; clock_50   ;
; N/A   ; None         ; 13.194 ns  ; state.Amber_Red2  ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.194 ns  ; state.Red1_Green2 ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 13.067 ns  ; state.Green1_Red2 ; hex0[5]  ; clock_50   ;
; N/A   ; None         ; 12.465 ns  ; state.Green1_Red2 ; ledg[8]  ; clock_50   ;
; N/A   ; None         ; 10.007 ns  ; TenHzMod          ; ledr[0]  ; clock_50   ;
; N/A   ; None         ; 9.258 ns   ; TenHzMod          ; ledr[11] ; clock_50   ;
+-------+--------------+------------+-------------------+----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+--------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                ; To Clock ;
+---------------+-------------+-----------+--------+-------------------+----------+
; N/A           ; None        ; 5.320 ns  ; sw[11] ; Counter3[2]       ; clock_50 ;
; N/A           ; None        ; 5.318 ns  ; sw[11] ; Counter3[0]       ; clock_50 ;
; N/A           ; None        ; 5.318 ns  ; sw[11] ; Counter3[1]       ; clock_50 ;
; N/A           ; None        ; 5.087 ns  ; sw[11] ; Counter3[3]       ; clock_50 ;
; N/A           ; None        ; 4.043 ns  ; sw[0]  ; Counter2[0]       ; clock_50 ;
; N/A           ; None        ; 4.043 ns  ; sw[0]  ; Counter2[1]       ; clock_50 ;
; N/A           ; None        ; 4.039 ns  ; sw[0]  ; Counter2[2]       ; clock_50 ;
; N/A           ; None        ; 4.037 ns  ; sw[0]  ; Counter2[3]       ; clock_50 ;
; N/A           ; None        ; 3.086 ns  ; sw[11] ; state.Green1_Red2 ; clock_50 ;
; N/A           ; None        ; 3.065 ns  ; sw[11] ; state.Red1_Green2 ; clock_50 ;
; N/A           ; None        ; 2.592 ns  ; sw[0]  ; state.Red1_Green2 ; clock_50 ;
; N/A           ; None        ; 2.586 ns  ; sw[0]  ; state.Green1_Red2 ; clock_50 ;
; N/A           ; None        ; -0.913 ns ; sw[17] ; state.Green1_Red2 ; clock_50 ;
; N/A           ; None        ; -0.934 ns ; sw[17] ; state.Red1_Green2 ; clock_50 ;
; N/A           ; None        ; -0.975 ns ; sw[16] ; state.Green1_Red2 ; clock_50 ;
; N/A           ; None        ; -0.996 ns ; sw[16] ; state.Red1_Green2 ; clock_50 ;
+---------------+-------------+-----------+--------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jul 17 16:46:08 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4_PartB -c Lab4_PartB --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TenHzMod" as buffer
    Info: Detected ripple clock "OneHzMod" as buffer
Info: Clock "clock_50" has Internal fmax of 271.74 MHz between source register "Counter3[0]" and destination register "Counter3[3]" (period= 3.68 ns)
    Info: + Longest register to register delay is 3.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'Counter3[0]'
        Info: 2: + IC(1.514 ns) + CELL(0.271 ns) = 1.785 ns; Loc. = LCCOMB_X8_Y15_N22; Fanout = 1; COMB Node = 'Add4~0'
        Info: 3: + IC(1.447 ns) + CELL(0.150 ns) = 3.382 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 1; COMB Node = 'Counter3~13'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.466 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 9; REG Node = 'Counter3[3]'
        Info: Total cell delay = 0.505 ns ( 14.57 % )
        Info: Total interconnect delay = 2.961 ns ( 85.43 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock_50" to destination register is 8.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'
            Info: 2: + IC(1.438 ns) + CELL(0.787 ns) = 3.224 ns; Loc. = LCFF_X28_Y15_N13; Fanout = 5; REG Node = 'TenHzMod'
            Info: 3: + IC(1.388 ns) + CELL(0.787 ns) = 5.399 ns; Loc. = LCFF_X29_Y4_N15; Fanout = 2; REG Node = 'OneHzMod'
            Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 6.682 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'
            Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 8.224 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 9; REG Node = 'Counter3[3]'
            Info: Total cell delay = 3.110 ns ( 37.82 % )
            Info: Total interconnect delay = 5.114 ns ( 62.18 % )
        Info: - Longest clock path from clock "clock_50" to source register is 8.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'
            Info: 2: + IC(1.438 ns) + CELL(0.787 ns) = 3.224 ns; Loc. = LCFF_X28_Y15_N13; Fanout = 5; REG Node = 'TenHzMod'
            Info: 3: + IC(1.388 ns) + CELL(0.787 ns) = 5.399 ns; Loc. = LCFF_X29_Y4_N15; Fanout = 2; REG Node = 'OneHzMod'
            Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 6.682 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'
            Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 8.224 ns; Loc. = LCFF_X18_Y11_N11; Fanout = 12; REG Node = 'Counter3[0]'
            Info: Total cell delay = 3.110 ns ( 37.82 % )
            Info: Total interconnect delay = 5.114 ns ( 62.18 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "state.Green1_Red2" (data pin = "sw[16]", clock pin = "clock_50") is 1.270 ns
    Info: + Longest pin to register delay is 9.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'sw[16]'
        Info: 2: + IC(5.563 ns) + CELL(0.398 ns) = 6.813 ns; Loc. = LCCOMB_X29_Y11_N8; Fanout = 2; COMB Node = 'Selector2~0'
        Info: 3: + IC(1.057 ns) + CELL(0.438 ns) = 8.308 ns; Loc. = LCCOMB_X29_Y4_N26; Fanout = 1; COMB Node = 'Selector2~1'
        Info: 4: + IC(0.730 ns) + CELL(0.420 ns) = 9.458 ns; Loc. = LCCOMB_X29_Y7_N4; Fanout = 1; COMB Node = 'Selector2~2'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.542 ns; Loc. = LCFF_X29_Y7_N5; Fanout = 9; REG Node = 'state.Green1_Red2'
        Info: Total cell delay = 2.192 ns ( 22.97 % )
        Info: Total interconnect delay = 7.350 ns ( 77.03 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50" to destination register is 8.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'
        Info: 2: + IC(1.438 ns) + CELL(0.787 ns) = 3.224 ns; Loc. = LCFF_X28_Y15_N13; Fanout = 5; REG Node = 'TenHzMod'
        Info: 3: + IC(1.388 ns) + CELL(0.787 ns) = 5.399 ns; Loc. = LCFF_X29_Y4_N15; Fanout = 2; REG Node = 'OneHzMod'
        Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 6.682 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'
        Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 8.236 ns; Loc. = LCFF_X29_Y7_N5; Fanout = 9; REG Node = 'state.Green1_Red2'
        Info: Total cell delay = 3.110 ns ( 37.76 % )
        Info: Total interconnect delay = 5.126 ns ( 62.24 % )
Info: tco from clock "clock_50" to destination pin "hex2[0]" through register "Counter[3]" is 15.807 ns
    Info: + Longest clock path from clock "clock_50" to source register is 8.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'
        Info: 2: + IC(1.438 ns) + CELL(0.787 ns) = 3.224 ns; Loc. = LCFF_X28_Y15_N13; Fanout = 5; REG Node = 'TenHzMod'
        Info: 3: + IC(1.388 ns) + CELL(0.787 ns) = 5.399 ns; Loc. = LCFF_X29_Y4_N15; Fanout = 2; REG Node = 'OneHzMod'
        Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 6.682 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'
        Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 8.224 ns; Loc. = LCFF_X18_Y11_N19; Fanout = 11; REG Node = 'Counter[3]'
        Info: Total cell delay = 3.110 ns ( 37.82 % )
        Info: Total interconnect delay = 5.114 ns ( 62.18 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N19; Fanout = 11; REG Node = 'Counter[3]'
        Info: 2: + IC(1.588 ns) + CELL(0.275 ns) = 1.863 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 1; COMB Node = 'SevenSegment:ShowCount3|Mux6~0'
        Info: 3: + IC(2.818 ns) + CELL(2.652 ns) = 7.333 ns; Loc. = PIN_AB23; Fanout = 0; PIN Node = 'hex2[0]'
        Info: Total cell delay = 2.927 ns ( 39.92 % )
        Info: Total interconnect delay = 4.406 ns ( 60.08 % )
Info: th for register "Counter3[2]" (data pin = "sw[11]", clock pin = "clock_50") is 5.320 ns
    Info: + Longest clock path from clock "clock_50" to destination register is 8.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'
        Info: 2: + IC(1.438 ns) + CELL(0.787 ns) = 3.224 ns; Loc. = LCFF_X28_Y15_N13; Fanout = 5; REG Node = 'TenHzMod'
        Info: 3: + IC(1.388 ns) + CELL(0.787 ns) = 5.399 ns; Loc. = LCFF_X29_Y4_N15; Fanout = 2; REG Node = 'OneHzMod'
        Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 6.682 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'OneHzMod~clkctrl'
        Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 8.224 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 10; REG Node = 'Counter3[2]'
        Info: Total cell delay = 3.110 ns ( 37.82 % )
        Info: Total interconnect delay = 5.114 ns ( 62.18 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'sw[11]'
        Info: 2: + IC(1.385 ns) + CELL(0.271 ns) = 2.655 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 4; COMB Node = 'Counter3[0]~10'
        Info: 3: + IC(0.281 ns) + CELL(0.150 ns) = 3.086 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 1; COMB Node = 'Counter3~14'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.170 ns; Loc. = LCFF_X18_Y11_N23; Fanout = 10; REG Node = 'Counter3[2]'
        Info: Total cell delay = 1.504 ns ( 47.44 % )
        Info: Total interconnect delay = 1.666 ns ( 52.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Sun Jul 17 16:46:13 2011
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


