// Seed: 3029197968
module module_0 (
    output tri1 id_0
);
  assign id_0 = id_2;
  supply1 id_3, id_4, id_5;
  assign id_5 = 1;
  assign id_4 = 1;
  assign id_4 = 1;
  assign module_1.type_0 = 0;
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][1] id_9;
  wire id_10;
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_17, id_18;
  wire id_19, id_20;
  module_2 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_4,
      id_6,
      id_6,
      id_6,
      id_16
  );
  always id_7 <= 1 == id_18 ? 1'b0 : 1;
  assign id_11 = 1;
  id_21 :
  assert property (@(posedge 1 or 1'd0) {id_2, id_19, 1, 1}) $display;
  assign id_18 = 1;
  wire id_22;
endmodule
