{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 13:01:41 2019 " "Info: Processing started: Thu May 23 13:01:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_ID_EX -c register_ID_EX " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_ID_EX -c register_ID_EX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ID_EX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_ID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ID_EX-Behavior " "Info: Found design unit 1: register_ID_EX-Behavior" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 register_ID_EX " "Info: Found entity 1: register_ID_EX" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_ID_EX " "Info: Elaborating entity \"register_ID_EX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isLW_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isLW_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSW_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isSW_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isPrintDigit_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isPrintDigit_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isReadDigit_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isReadDigit_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2Reg_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"R2Reg_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1AD_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"R1AD_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isR_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isR_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUFunc_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"ALUFunc_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate16_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"immediate16_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isMFPC_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isMFPC_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isEOR_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isEOR_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1Reg_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"R1Reg_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wasJumpOut_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"wasJumpOut_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isJump_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isJump_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isJR_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isJR_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isBranch_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"isBranch_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jumpShortAddr_IDEX register_ID_EX.vhd(33) " "Warning (10631): VHDL Process Statement warning at register_ID_EX.vhd(33): inferring latch(es) for signal or variable \"jumpShortAddr_IDEX\", which holds its previous value in one or more paths through the process" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R2AD_IDEX\[2\] register_ID_EX.vhd(26) " "Warning (10034): Output port \"R2AD_IDEX\[2\]\" at register_ID_EX.vhd(26) has no driver" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R2AD_IDEX\[1\] register_ID_EX.vhd(26) " "Warning (10034): Output port \"R2AD_IDEX\[1\]\" at register_ID_EX.vhd(26) has no driver" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R2AD_IDEX\[0\] register_ID_EX.vhd(26) " "Warning (10034): Output port \"R2AD_IDEX\[0\]\" at register_ID_EX.vhd(26) has no driver" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[3\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[3\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[4\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[4\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[5\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[5\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[6\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[6\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[7\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[7\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[8\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[8\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[9\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[9\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[10\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[10\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpShortAddr_IDEX\[11\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"jumpShortAddr_IDEX\[11\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isBranch_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isBranch_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJR_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isJR_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJump_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isJump_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wasJumpOut_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"wasJumpOut_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[3\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[3\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[4\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[4\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[5\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[5\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[6\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[6\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[7\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[7\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[8\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[8\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[9\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[9\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[10\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[10\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[11\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[11\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[12\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[12\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[13\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[13\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[14\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[14\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Reg_IDEX\[15\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1Reg_IDEX\[15\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isEOR_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isEOR_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isMFPC_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isMFPC_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[3\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[3\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[4\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[4\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[5\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[5\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[6\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[6\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[7\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[7\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[8\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[8\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[9\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[9\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[10\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[10\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[11\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[11\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[12\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[12\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[13\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[13\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[14\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[14\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate16_IDEX\[15\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"immediate16_IDEX\[15\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunc_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"ALUFunc_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunc_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"ALUFunc_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunc_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"ALUFunc_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFunc_IDEX\[3\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"ALUFunc_IDEX\[3\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isR_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isR_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1AD_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1AD_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1AD_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1AD_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1AD_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R1AD_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[0\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[0\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[1\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[1\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[2\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[2\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[3\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[3\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[4\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[4\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[5\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[5\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[6\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[6\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[7\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[7\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[8\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[8\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[9\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[9\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[10\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[10\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[11\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[11\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[12\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[12\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[13\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[13\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[14\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[14\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2Reg_IDEX\[15\] register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"R2Reg_IDEX\[15\]\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isReadDigit_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isReadDigit_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isPrintDigit_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isPrintDigit_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSW_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isSW_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isLW_IDEX register_ID_EX.vhd(33) " "Info (10041): Inferred latch for \"isLW_IDEX\" at register_ID_EX.vhd(33)" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isEOR_IDEX\$latch " "Warning: Latch isEOR_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isEOR " "Warning: Ports D and ENA on the latch are fed by the same signal isEOR" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "wasJumpOut_IDEX\$latch " "Warning: Latch wasJumpOut_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA wasJumpOut " "Warning: Ports D and ENA on the latch are fed by the same signal wasJumpOut" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isJump_IDEX\$latch " "Warning: Latch isJump_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isJump " "Warning: Ports D and ENA on the latch are fed by the same signal isJump" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isJR_IDEX\$latch " "Warning: Latch isJR_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isJR " "Warning: Ports D and ENA on the latch are fed by the same signal isJR" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isBranch_IDEX\$latch " "Warning: Latch isBranch_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isBranch " "Warning: Ports D and ENA on the latch are fed by the same signal isBranch" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isR_IDEX\$latch " "Warning: Latch isR_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isR " "Warning: Ports D and ENA on the latch are fed by the same signal isR" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isMFPC_IDEX\$latch " "Warning: Latch isMFPC_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isMFPC " "Warning: Ports D and ENA on the latch are fed by the same signal isMFPC" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isLW_IDEX\$latch " "Warning: Latch isLW_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isLW " "Warning: Ports D and ENA on the latch are fed by the same signal isLW" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isSW_IDEX\$latch " "Warning: Latch isSW_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isSW " "Warning: Ports D and ENA on the latch are fed by the same signal isSW" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isReadDigit_IDEX\$latch " "Warning: Latch isReadDigit_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isReadDigit " "Warning: Ports D and ENA on the latch are fed by the same signal isReadDigit" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isPrintDigit_IDEX\$latch " "Warning: Latch isPrintDigit_IDEX\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA isPrintDigit " "Warning: Ports D and ENA on the latch are fed by the same signal isPrintDigit" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 33 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "R2AD_IDEX\[0\] GND " "Warning (13410): Pin \"R2AD_IDEX\[0\]\" stuck at GND" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "R2AD_IDEX\[1\] GND " "Warning (13410): Pin \"R2AD_IDEX\[1\]\" stuck at GND" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "R2AD_IDEX\[2\] GND " "Warning (13410): Pin \"R2AD_IDEX\[2\]\" stuck at GND" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2AD\[0\] " "Warning (15610): No output dependent on input pin \"R2AD\[0\]\"" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2AD\[1\] " "Warning (15610): No output dependent on input pin \"R2AD\[1\]\"" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2AD\[2\] " "Warning (15610): No output dependent on input pin \"R2AD\[2\]\"" {  } { { "register_ID_EX.vhd" "" { Text "C:/altera/72/quartus/register_ID_EX/register_ID_EX.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Info: Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Info: Implemented 82 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Info: Implemented 81 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4432 " "Info: Allocated 4432 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 13:01:58 2019 " "Info: Processing ended: Thu May 23 13:01:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
