{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@407:458@HdlStmIf", "\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : up_req_eot;\n\n\ngenerate if (C_2D_TRANSFER == 1) begin\n\ndmac_2d_transfer #(\n\t.C_DMA_LENGTH_WIDTH(C_DMA_LENGTH_WIDTH),\n\t.BYTES_PER_BEAT_WIDTH_DEST(BYTES_PER_BEAT_WIDTH_DEST),\n\t.BYTES_PER_BEAT_WIDTH_SRC(BYTES_PER_BEAT_WIDTH_SRC)\n) i_2d_transfer (\n\t.req_aclk(s_axi_aclk),\n\t.req_aresetn(s_axi_aresetn),\n\n\t.req_eot(up_req_eot),\n\n\t.req_valid(up_dma_req_valid),\n\t.req_ready(up_dma_req_ready),\n\t.req_dest_address(up_dma_dest_address),\n\t.req_src_address(up_dma_src_address),\n\t.req_x_length(up_dma_x_length),\n\t.req_y_length(up_dma_y_length),\n\t.req_dest_stride(up_dma_dest_stride),\n\t.req_src_stride(up_dma_src_stride),\n\t.req_sync_transfer_start(up_dma_sync_transfer_start),\n\n\t.out_req_valid(dma_req_valid),\n\t.out_req_ready(dma_req_ready),\n\t.out_req_dest_address(dma_req_dest_address),\n\t.out_req_src_address(dma_req_src_address),\n\t.out_req_length(dma_req_length),\n\t.out_req_sync_transfer_start(dma_req_sync_transfer_start),\n\t.out_eot(dma_req_eot)\n);\n\nend else begin\n\nassign dma_req_valid = up_dma_req_valid;\nassign up_dma_req_ready = dma_req_ready;\nassign dma_req_dest_address = up_dma_dest_address;\nassign dma_req_src_address = up_dma_src_address;\nassign dma_req_length = up_dma_x_length;\nassign dma_req_sync_transfer_start = up_dma_sync_transfer_start;\nassign up_req_eot = dma_req_eot;\n\nend endgenerate\n\ndmac_request_arb #(\n\t.C_DMA_DATA_WIDTH_SRC(C_DMA_DATA_WIDTH_SRC),\n\t.C_DMA_DATA_WIDTH_DEST(C_DMA_DATA_WIDTH_DEST),\n\t.C_DMA_LENGTH_WIDTH(C_DMA_LENGTH_WIDTH),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[416, "\t.BYTES_PER_BEAT_WIDTH_DEST(BYTES_PER_BEAT_WIDTH_DEST),\n"], [417, "\t.BYTES_PER_BEAT_WIDTH_SRC(BYTES_PER_BEAT_WIDTH_SRC)\n"]], "Add": [[417, "\t.C_BYTES_PER_BEAT_WIDTH_DEST(BYTES_PER_BEAT_WIDTH_DEST),\n"], [417, "\t.C_BYTES_PER_BEAT_WIDTH_SRC(BYTES_PER_BEAT_WIDTH_SRC)\n"]]}}