 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Sat Apr 10 06:33:03 2021
****************************************

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[371] (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.06       0.06 f
  i_cmd[371] (in)                                         0.01       0.07 f
  U21311/ZN (NR2D3BWP30P140)                              0.01       0.08 r
  U21310/ZN (CKND2D4BWP30P140)                            0.01       0.09 f
  U19377/ZN (NR2OPTIBD6BWP30P140)                         0.01       0.10 r
  U23143/ZN (ND2OPTPAD4BWP30P140)                         0.01       0.12 f
  U17549/ZN (NR2OPTIBD6BWP30P140)                         0.01       0.13 r
  U19675/ZN (ND2OPTIBD12BWP30P140)                        0.01       0.14 f
  U20498/ZN (INVD9BWP30P140)                              0.01       0.15 r
  U23904/ZN (ND2OPTIBD4BWP30P140)                         0.01       0.16 f
  U17499/ZN (INVD4BWP30P140)                              0.02       0.18 r
  U22224/Z (AO22D1BWP30P140)                              0.03       0.21 r
  U15373/ZN (IND2D2BWP30P140)                             0.02       0.23 r
  U15374/ZN (NR2D2BWP30P140)                              0.01       0.24 f
  U20276/ZN (ND3D2BWP30P140)                              0.01       0.25 r
  U19323/ZN (NR3D1P5BWP30P140)                            0.01       0.25 f
  U23359/ZN (OAI21D2BWP30P140)                            0.01       0.26 r
  o_data_bus_reg_reg_127_/D (DFQD1BWP30P140)              0.00       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   0.30       0.30
  clock network delay (ideal)                             0.00       0.30
  clock uncertainty                                      -0.15       0.15
  o_data_bus_reg_reg_127_/CP (DFQD1BWP30P140)             0.00       0.15 r
  library setup time                                     -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
