
*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: synth_design -top system_top -part xcvu440-flga2892-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu440'
INFO: [Device 21-403] Loading part xcvu440-flga2892-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1762.719 ; gain = 254.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'system_top_patch_buffer' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_patch_buffer.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_patch_buffer_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_patch_buffer.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_patch_buffer_ram' (1#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_patch_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_patch_buffer' (2#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_patch_buffer.v:52]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:214]
INFO: [Synth 8-6157] synthesizing module 'system_top_pSlope' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_pSlope.v:35]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_pSlope.v:55]
INFO: [Synth 8-6157] synthesizing module 'system_top_pSlope_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_pSlope.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_pSlope_ram' (3#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_pSlope.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_pSlope' (4#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_pSlope.v:35]
INFO: [Synth 8-6157] synthesizing module 'system_top_shadow_bottomL_jR' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_shadow_bottomL_jR.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_shadow_bottomL_jR_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_shadow_bottomL_jR.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_shadow_bottomL_jR_ram' (5#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_shadow_bottomL_jR.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_shadow_bottomL_jR' (6#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_shadow_bottomL_jR.v:48]
INFO: [Synth 8-6157] synthesizing module 'system_top_z1_min' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_z1_min.v:37]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_z1_min_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_z1_min.v:6]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_z1_min_ram' (7#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_z1_min.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_z1_min' (8#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_z1_min.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:323]
INFO: [Synth 8-6157] synthesizing module 'system_top_a_corner_0' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_0.v:35]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'system_top_a_corner_0_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_0.v:6]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_a_corner_0_ram' (9#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_a_corner_0' (10#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_0.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:336]
INFO: [Synth 8-6157] synthesizing module 'system_top_a_corner_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_1.v:35]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'system_top_a_corner_1_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_a_corner_1_ram' (11#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_a_corner_1' (12#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_a_corner_1.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:362]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:375]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:388]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:401]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:414]
INFO: [Synth 8-6157] synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V.v:52]
	Parameter DataWidth bound to: 96 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V_ram' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V.v:6]
	Parameter DWIDTH bound to: 96 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V_ram' (13#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V' (14#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges_init_patch_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'system_top_alignedtoline_per_layer_loop3' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'system_top_alignedtoline_per_layer_loop3_get_radiiradii' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_alignedtoline_per_layer_loop3_get_radiiradii_rom' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './system_top_alignedtoline_per_layer_loop3_get_radiiradii_rom.dat' is read successfully [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v:21]
INFO: [Synth 8-6155] done synthesizing module 'system_top_alignedtoline_per_layer_loop3_get_radiiradii_rom' (15#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_alignedtoline_per_layer_loop3_get_radiiradii' (16#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3_get_radiiradii.v:39]
INFO: [Synth 8-6157] synthesizing module 'system_top_p_find_boundaries_and_starting_index_and_value6' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_boundaries_and_starting_index_and_value6.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_top_p_find_boundaries_and_starting_index_and_value_entry23' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_boundaries_and_starting_index_and_value_entry23.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'system_top_p_find_boundaries_and_starting_index_and_value_entry23' (17#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_boundaries_and_starting_index_and_value_entry23.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_top_p_find_left_and_right_boundaries8' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state19 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges_rom' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges_rom.dat' is read successfully [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges.v:21]
INFO: [Synth 8-6155] done synthesizing module 'system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges_rom' (18#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges' (19#1) [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8_get_trapezoid_edgestrapezoid_edges.v:39]
INFO: [Synth 8-6157] synthesizing module 'system_top_faddfsub_32ns_32ns_32_3_full_dsp_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_faddfsub_32ns_32ns_32_3_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_top_ap_faddfsub_1_full_dsp_32' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/ip/system_top_ap_faddfsub_1_full_dsp_32.v:60]
ERROR: [Synth 8-439] module 'floating_point_v7_1_11' not found [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/ip/system_top_ap_faddfsub_1_full_dsp_32.v:178]
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_PART bound to: xcvu11p-flga2577-1-e - type: string 
	Parameter C_HAS_ADD bound to: 32'sb00000000000000000000000000000001 
	Parameter C_HAS_SUBTRACT bound to: 32'sb00000000000000000000000000000001 
	Parameter C_HAS_MULTIPLY bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_DIVIDE bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_SQRT bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_COMPARE bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_FIX_TO_FLT bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_FLT_TO_FIX bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_FLT_TO_FLT bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_RECIP bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_RECIP_SQRT bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ABSOLUTE bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_LOGARITHM bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_EXPONENTIAL bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_FMA bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_FMS bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUMULATOR_A bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUMULATOR_S bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 32'sb00000000000000000000000000000000 
	Parameter C_A_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_A_FRACTION_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter C_B_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_B_FRACTION_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter C_C_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_C_FRACTION_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter C_RESULT_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 32'sb00000000000000000000000000011000 
	Parameter C_COMPARE_OPERATION bound to: 32'sb00000000000000000000000000001000 
	Parameter C_LATENCY bound to: 32'sb00000000000000000000000000000001 
	Parameter C_OPTIMIZATION bound to: 32'sb00000000000000000000000000000001 
	Parameter C_MULT_USAGE bound to: 32'sb00000000000000000000000000000010 
	Parameter C_BRAM_USAGE bound to: 32'sb00000000000000000000000000000000 
	Parameter C_RATE bound to: 32'sb00000000000000000000000000000001 
	Parameter C_ACCUM_INPUT_MSB bound to: 32'sb00000000000000000000000000100000 
	Parameter C_ACCUM_MSB bound to: 32'sb00000000000000000000000000100000 
	Parameter C_ACCUM_LSB bound to: 32'sb11111111111111111111111111100001 
	Parameter C_HAS_UNDERFLOW bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_OVERFLOW bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_INVALID_OP bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_ACLKEN bound to: 32'sb00000000000000000000000000000001 
	Parameter C_HAS_ARESETN bound to: 32'sb00000000000000000000000000000000 
	Parameter C_THROTTLE_SCHEME bound to: 32'sb00000000000000000000000000000011 
	Parameter C_HAS_A_TUSER bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_A_TLAST bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_B bound to: 32'sb00000000000000000000000000000001 
	Parameter C_HAS_B_TUSER bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_B_TLAST bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_C bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_C_TUSER bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_C_TLAST bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_OPERATION bound to: 32'sb00000000000000000000000000000001 
	Parameter C_HAS_OPERATION_TUSER bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_OPERATION_TLAST bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_RESULT_TUSER bound to: 32'sb00000000000000000000000000000000 
	Parameter C_HAS_RESULT_TLAST bound to: 32'sb00000000000000000000000000000000 
	Parameter C_TLAST_RESOLUTION bound to: 32'sb00000000000000000000000000000000 
	Parameter C_A_TDATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_A_TUSER_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter C_B_TDATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_B_TUSER_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter C_C_TDATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_C_TUSER_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter C_RESULT_TUSER_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_ap_faddfsub_1_full_dsp_32' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/ip/system_top_ap_faddfsub_1_full_dsp_32.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_faddfsub_32ns_32ns_32_3_full_dsp_1' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_faddfsub_32ns_32ns_32_3_full_dsp_1.v:8]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_p_find_left_and_right_boundaries8' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_left_and_right_boundaries8.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_p_find_boundaries_and_starting_index_and_value6' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_p_find_boundaries_and_starting_index_and_value6.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_alignedtoline_per_layer_loop3' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_alignedtoline_per_layer_loop3.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top_makePatches_ShadowQuilt_fromEdges' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top_makePatches_ShadowQuilt_fromEdges.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top' [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/export/hdl/verilog/system_top.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1820.852 ; gain = 312.609
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 12 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jul  9 12:42:55 2024...
