
Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis

# Written on Thu Oct 18 16:48:00 2018

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      "C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\designer\TOP\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_multicycle_path -setup_only 2 -from [get_cells { MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select* }]
	@E::"c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc":37:0:37:0|Parameter "-setup_only"  is not valid.
	@E::"c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc":37:0:37:0|param { value } must be defined
	@N::"c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc":37:0:37:0|Constraint will be disabled.



Clock Summary
*************

          Start                                                           Requested     Requested     Clock                                                              Clock                   Clock
Level     Clock                                                           Frequency     Period        Type                                                               Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                   160.0 MHz     6.250         declared                                                           default_clkgroup        1    
1 .         CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     111.1 MHz     9.000         generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        3    
2 ..          MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT1                       111.1 MHz     9.000         generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        22827
2 ..          MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT2                       444.4 MHz     2.250         generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        55   
2 ..          MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT3                       444.4 MHz     2.250         generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        2    
2 ..          MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT0                       444.4 MHz     2.250         generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        0    
                                                                                                                                                                                                      
0 -       System                                                          100.0 MHz     10.000        system                                                             system_clkgroup         0    
                                                                                                                                                                                                      
0 -       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                       100.0 MHz     10.000        inferred                                                           Inferred_clkgroup_1     351  
======================================================================================================================================================================================================


Clock Load Summary
******************

                                                              Clock     Source                                                                  Clock Pin                                                                                              Non-clock Pin                                                                Non-clock Pin                                                                                                                                      
Clock                                                         Load      Pin                                                                     Seq Example                                                                                            Seq Example                                                                  Comb Example                                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                 1         CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160.CLK(OSC_RC160MHZ)             CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.REF_CLK_0                                         -                                                                            CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160_INT.I(BUFG)                                                                                              
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     3         CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.OUT0(PLL)          MEMORY_0.DDR3_0.CCC_0.pll_inst_0.REF_CLK_0                                                             -                                                                            CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.clkint_0.I(BUFG)                                                                                         
MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT1                         22827     MEMORY_0.DDR3_0.CCC_0.pll_inst_0.OUT1(PLL)                              IO_0.GPIO_0.GPIO_0.xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\][7:0].C                               -                                                                            MEMORY_0.DDR3_0.CCC_0.clkint_4.I(BUFG)                                                                                                             
MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT2                         55        MEMORY_0.DDR3_0.CCC_0.pll_inst_0.OUT2(PLL)                              -                                                                                                      MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]     MEMORY_0.DDR3_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                                                                                    
MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT3                         2         MEMORY_0.DDR3_0.CCC_0.pll_inst_0.OUT3(PLL)                              -                                                                                                      MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.HS_IO_CLK[1]             MEMORY_0.DDR3_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                                                                                    
MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT0                         0         MEMORY_0.DDR3_0.CCC_0.pll_inst_0.OUT0(PLL)                              -                                                                                                      -                                                                            -                                                                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
System                                                        0         -                                                                       -                                                                                                      -                                                                            -                                                                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     351       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0.UDRCK(UJTAG)     PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dmiResetCatch.reset_n_catch_reg.reg_2.q.C     -                                                                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================
