
*** Running vivado
    with args -log ulp_shell_cmp_subsystem_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_shell_cmp_subsystem_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_shell_cmp_subsystem_0_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.805 ; gain = 89.953 ; free physical = 87015 ; free virtual = 110522
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_shell_cmp_subsystem_0_0
Command: synth_design -top ulp_shell_cmp_subsystem_0_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29513
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3452.016 ; gain = 353.758 ; free physical = 84318 ; free virtual = 107847
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.789; parent = 3457.957; children = 1135.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_shell_cmp_subsystem_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/synth/ulp_shell_cmp_subsystem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3f43' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3f43_axi_ic_ctrl_mgmt_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LZAOVP' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:505]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LZAOVP' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:505]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43_axi_ic_ctrl_mgmt_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:305]
INFO: [Synth 8-6157] synthesizing module 'bd_3f43_build_info_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_build_info_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43_build_info_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_build_info_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_3f43_user_debug_bridge_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_user_debug_bridge_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43_user_debug_bridge_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_user_debug_bridge_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_3f43_user_debug_hub_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_user_debug_hub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43_user_debug_hub_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/.Xil/Vivado-28816-wolverine.cs.ucr.edu/realtime/bd_3f43_user_debug_hub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_3f43' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/synth/bd_3f43.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_shell_cmp_subsystem_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/synth/ulp_shell_cmp_subsystem_0_0.v:53]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_LZAOVP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_LZAOVP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_LZAOVP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_LZAOVP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3525.930 ; gain = 427.672 ; free physical = 84136 ; free virtual = 107667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.168; parent = 3525.926; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3540.770 ; gain = 442.512 ; free physical = 84107 ; free virtual = 107637
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.012; parent = 3540.770; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3540.770 ; gain = 442.512 ; free physical = 84104 ; free virtual = 107633
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.012; parent = 3540.770; children = 1283.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3540.770 ; gain = 0.000 ; free physical = 84081 ; free virtual = 107611
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_0/bd_3f43_build_info_0/bd_3f43_build_info_0_in_context.xdc] for cell 'inst/build_info'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_0/bd_3f43_build_info_0/bd_3f43_build_info_0_in_context.xdc] for cell 'inst/build_info'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/bd_3f43_user_debug_bridge_0/bd_3f43_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_2/bd_3f43_user_debug_bridge_0/bd_3f43_user_debug_bridge_0_in_context.xdc] for cell 'inst/user_debug_bridge'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_3/bd_3f43_user_debug_hub_0/bd_3f43_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_0/ip/ip_3/bd_3f43_user_debug_hub_0/bd_3f43_user_debug_hub_0_in_context.xdc] for cell 'inst/user_debug_hub'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/synth/ulp_shell_cmp_subsystem_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/synth/ulp_shell_cmp_subsystem_0_0_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/synth/ulp_shell_cmp_subsystem_0_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_shell_cmp_subsystem_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_shell_cmp_subsystem_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_shell_cmp_subsystem_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_shell_cmp_subsystem_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3587.457 ; gain = 0.000 ; free physical = 83356 ; free virtual = 106894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3587.457 ; gain = 0.000 ; free physical = 83354 ; free virtual = 106892
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3587.457 ; gain = 489.199 ; free physical = 82717 ; free virtual = 106254
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4870.695; parent = 3587.453; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3587.457 ; gain = 489.199 ; free physical = 82704 ; free virtual = 106242
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4870.695; parent = 3587.453; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/build_info. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_ic_ctrl_mgmt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/user_debug_hub. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3587.457 ; gain = 489.199 ; free physical = 82688 ; free virtual = 106226
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4870.695; parent = 3587.453; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3587.457 ; gain = 489.199 ; free physical = 82638 ; free virtual = 106176
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4870.695; parent = 3587.453; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module bd_3f43_axi_ic_ctrl_mgmt_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3587.457 ; gain = 489.199 ; free physical = 82879 ; free virtual = 106422
Synthesis current peak Physical Memory [PSS] (MB): peak = 2552.582; parent = 2391.747; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4870.695; parent = 3587.453; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3911.609 ; gain = 813.352 ; free physical = 94179 ; free virtual = 117685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2976.803; parent = 2840.878; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5194.852; parent = 3911.609; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3911.609 ; gain = 813.352 ; free physical = 94177 ; free virtual = 117683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2976.901; parent = 2840.994; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5194.852; parent = 3911.609; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3930.637 ; gain = 832.379 ; free physical = 94237 ; free virtual = 117743
Synthesis current peak Physical Memory [PSS] (MB): peak = 2977.076; parent = 2841.186; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5213.883; parent = 3930.641; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97380 ; free virtual = 120887
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97373 ; free virtual = 120881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97363 ; free virtual = 120871
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97363 ; free virtual = 120871
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97360 ; free virtual = 120868
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97357 ; free virtual = 120865
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |bd_3f43_build_info_0        |         1|
|2     |bd_3f43_user_debug_bridge_0 |         1|
|3     |bd_3f43_user_debug_hub_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |bd_3f43_build_info        |     1|
|2     |bd_3f43_user_debug_bridge |     1|
|3     |bd_3f43_user_debug_hub    |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3936.578 ; gain = 838.320 ; free physical = 97355 ; free virtual = 120863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2987.739; parent = 2851.283; children = 160.835
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5219.820; parent = 3936.578; children = 1283.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3936.578 ; gain = 791.633 ; free physical = 97379 ; free virtual = 120887
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 3936.582 ; gain = 838.320 ; free physical = 97372 ; free virtual = 120880
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3936.582 ; gain = 0.000 ; free physical = 97358 ; free virtual = 120866
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4024.117 ; gain = 0.000 ; free physical = 96852 ; free virtual = 120360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7d32d102
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 4038.055 ; gain = 2083.684 ; free physical = 96730 ; free virtual = 120238
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/ulp_shell_cmp_subsystem_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_shell_cmp_subsystem_0_0, cache-ID = 89a77197b88e2ca8
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/ulp_shell_cmp_subsystem_0_0_synth_1/ulp_shell_cmp_subsystem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_shell_cmp_subsystem_0_0_utilization_synth.rpt -pb ulp_shell_cmp_subsystem_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:11:27 2023...
