
#define MAX_PLMN_LEN                  3
#define MAX_IMSI_LEN                  9

#define MAX_EQU_PLMNS_NUM             20

//optimize  process for sim and nv
#define MAX_PREV_USED_LTE_FREQ_LEN    20

// for nb-iot
#define MAX_BAINFO_LEN                300
#define MAX_POWER_ON_FREQ_LEN         10

#define MAX_APN_LEN                    100
#define MAX_PCO_LEN                    251
#define MAX_ADDRESSINFOR_LEN           20
#define MAX_PACKETFILTERLIST_LEN       254

#define MAX_PLMN_NOT_ALLOWED_GPRS_LEN  31 
#define MAX_LAI_NOT_ALLOWED_LEN        26
#define MAX_ROAMING_NOT_ALLOWED_LEN    26

 //moved from tgl_ps.hec
#define MAX_PLMN_NUM_MULTIMODE          16
#define MAX_TAILIST_LEN                 16
#define MAX_SEC_KEY_LEN                 16
#define MAX_TAI_LEN                     5

#define MAX_NSAPI_NUM                   16 
#define MAX_EBI_NUM                     16


// NB RF
#define RF_LTE_NV_DN_RAM1_LEN     96  
#define RF_LTE_NV_DN_RAM2_LEN     128 
#define RF_LTE_NV_DN_RAM3_LEN     32 

#define RF_LTE_NV_UP_RAM1_LEN     96  
#define RF_LTE_NV_UP_RAM2_LEN     128 
#define RF_LTE_NV_UP_RAM3_LEN     32 

#define RF_LTE_NV_RAM1_LEN        96  

#define RF_LTE_NV_RAM1_ACT_NUM_PER_EVT    10  
#define RF_LTE_NV_RAM2_ACT_NUM_PER_EVT    20  

#define RF_LTE_NV_FEM_INIT_NUM       40   


// 8910 v4 catm ∞Ê±æ∫≈∂®“Â
#define PhoneCodeVer      0x89120420
#define ScriptVer         0x89120420



<<1. NVM read>>

<1.1 Support_instruction?>
    cmd   AT+NVPC=?
    id    1
    true  OK
    false ERROR
    SendFlag 1
</1.1 Support_instruction?>


<1.2 STATIC_NV_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0      0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0      0..2              NV_read        |nochange;|
    offset         s32     s32      0      0..0xffffffff     offset         |input;|
    length         s32     s32      400    0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    datalen 1484
    packagesize 400
    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.1
</1.2 STATIC_NV_read>




<1.3 DYNAMIC_NV_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32     0     0..2              NV_read        |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset         |input;|
    length         s32     s32     400   0..0xffffffff     length         |input;|

    param         stringArray     begin
       
    param         stringArray     end 
   
    skipparams 4
    datalen 2128
    packagesize 400
    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.2
</1.3 DYNAMIC_NV_read>




<1.4 BA_Table_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              BA_Table             |nochange;|
    operationType  s32     s32     0     0..2              BA_Table_read        |nochange;|
    offset         s32     s32     80    0..0xffffffff     offset               |input;|
    length         s32     s32     40    0..0xffffffff     length               |input;|

    param         stringArray     begin
       
    param         stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.3
</1.4 BA_Table_read>




<2. NVM write>
   id 0
   HideFlag 1
</2. NVM write>


<2.1 STATIC_NV_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |input;|
    length         s32     s32     400   0..0xffffffff     length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
    
         crcdata        u16      u16      0              0..0xffff       crcdata         |input;|
         len            u16      u16      0              0..0xffff       len             |input;|
         nvmVersion     u32      u32      0x89100305     0..0xffffffff   NVM_Version     |input;|


            // T_NasCapability  nasCapability  --> u32 + u8 * 12 = 16 bytes
            nasCapability         struct       begin
                 
                 nasCapability       bitgroup      begin    u32
                      bit0        u32       u32       0        0..1        signallingPrioritySupport          |select;0:disabe;1:Enable;|
                      bit1        u32       u32       0        0..1        attachWithImsiSupport              |select;0:disabe;1:Enable;|
                      bit2        u32       u32       0        0..1        Timer_T3245_Support                |select;0:disabe;1:Enable;|
                      bit3        u32       u32       0        0..1        eabSupported                       |select;0:disabe;1:Enable;|
                      bit4        u32       u32       0        0..1        FastFirstHiPriPLMNSearch           |select;0:disabe;1:Enable;|
                      bit5        u32       u32       1        0..1        cp_ciot_support                    |select;0:disabe;1:Enable;|
                      bit6        u32       u32       1        0..1        up_ciot_support                    |select;0:disabe;1:Enable;|
                      bit7        u32       u32       0        0..1        emmRegWithoutPdnSupport            |select;0:disabe;1:Enable;|
                      bit8        u32       u32       1        0..1        emmRegWithoutPdnSupportOnly        |select;0:disabe;1:Enable;|
                      bit9        u32       u32       1        0..1        smsWithoutComAttSupport            |select;0:disabe;1:Enable;|
                      bit10       u32       u32       1        0..1        niddSupport                        |select;0:disabe;1:Enable;|
                      bit11       u32       u32       1        0..1        S1_U_DataTransferSupport           |select;0:disabe;1:Enable;|
                      bit12       u32       u32       1        0..1        cp_hc_support                      |select;0:disabe;1:Enable;|
                      bit13       u32       u32       1        0..1        cp_up_prefer_0                     |select;0:disabe;1:Enable;|
                      bit14       u32       u32       1        0..1        cp_up_prefer_1                     |select;0:disabe;1:Enable;|
                      bit15       u32       u32       1        0..1        ePCObit_support                    |select;0:disabe;1:Enable;|                                                                                          
                                                                                                             
                      bit16       u32       u32       1        0..1        ExcepDataReportAllowed             ||select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit17       u32       u32       1        0..1        psmSupport                         |select;0:disabe;1:Enable;|
                      bit18       u32       u32       1        0..1        eDrxSupport                        |select;0:disabe;1:Enable;|
                      bit19       u32       u32       1        0..1        lteUsageSetting                    |select;0:disabe;1:Enable;|
                      bit20       u32       u32       1        0..1        lteSmsPrefer                       |select;0:disabe;1:Enable;|
                      bit21       u32       u32       0        0..1        srvccSupport                       |select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit22       u32       u32       0        0..1        overrideSignallingPrioritySupport  |select;0:disabe;1:Enable;|
                      bit23       u32       u32       0        0..1        overrideEabSupported               |select;0:disabe;1:Enable;|
                      bit24       u32       u32       0        0..1        apnRateCtrl                        |select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit25       u32       u32       0        0..1        nonIpMTU                           |select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit26       u32       u32       0        0..1        ipv4MTU                            |select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit27       u32       u32       0        0..1        DataPdnAutoAct                     |select;0:NOT_SUPPORT;1:SUPPORT;|
                      bit28       u32       u32       0        0..1        reserv                             |select;0:disabe;1:Enable;|
                      bit29       u32       u32       0        0..1        reserv                             |select;0:disabe;1:Enable;|
                      bit30       u32       u32       0        0..1        reserv                             |select;0:disabe;1:Enable;|
                      bit31       u32       u32       0        0..1        reserv                             |select;0:disabe;1:Enable;|               
                 nasCapability       bitgroup      end
                 
                 
                 lteVoicePrefer                 u8        u8       0       0..0xFF       lteVoicePrefer                |input;|
                 MinimumPeriodicSearchTimer     u8        u8       0       0..0xFF       MinimumPeriodicSearchTimer    |input;|
                 SM_RetryWaitTime               u8        u8       0       0..0xFF       SM_RetryWaitTime              |input;|
                 RequiredT3412ExtendValue       u8        u8       54      0..0xFF       RequiredT3412ExtendValue      |input;|
                 RequiredT3324Value             u8        u8       0       0..0xFF       RequiredT3324Value            |input;|
                 RequiredExtendedDrx            u8        u8       0       0..0xFF       RequiredExtendedDrx           |input;|
                 LteRatType                     u8        u8       0       1,2,3         LteRatType                    |select;1:eMTC;2:NBIoT;3:eMTC&NBIoT;|
                                                                                        
                 eutranDisableForEmmCause15     u8        u8       0       0..0xFF       eutranDisableForEmmCause15    |input;|
                 smRetryAtRATChange             u8        u8       0       0..0xFF       smRetryAtRATChange            |input;|                 
                 ciotReport                     u8        u8       0       0..0xFF       ciotReport                    |input;|
                 PsDataOnlyPingAllowed          u8        u8       0       0..0xFF       PsDataOnlyPingAllowed         |input;|
                 reserved                       u8        u8       0xFF    0..0xFF       reserved                      |input;|

                 // T_DefaultPdnCfg     defaultApnCfg :  662Byttes
                 defaultApnCfg      struct      begin
                 
                      pdnType                     u8          u8     0       0..0xFF     pdnType                    |input;|
                      nSlpi                       u8          u8     0       0..0xFF     nSlpi                      |input;|

                
                      // u8 apn[4][MAX_APN_LEN+1] ---> MAX_APN_LEN = 100 
                      apn[4]       struct      begin                     
                          apn[0]      struct      begin
                              apn[101]         array       u8     0x00    0x00..0xFF     apn[0]         |multiedit;|                    
                          apn[0]      struct      end                                    
                                                                                         
                          apn[1]      struct      begin                                  
                              apn[101]         array       u8     0x00    0x00..0xFF     apn[1]         |multiedit;|                    
                          apn[1]      struct      end                                    
                                                                                         
                          apn[2]      struct      begin                                  
                              apn[101]         array       u8     0x00    0x00..0xFF     apn[2]         |multiedit;|                    
                          apn[2]      struct      end                                    
                                                                                         
                          apn[3]      struct      begin                                  
                              apn[101]         array       u8     0x00    0x00..0xFF     apn[3]         |multiedit;|                    
                          apn[3]      struct      end                                                                                               
                      apn[4]       struct      end
 

                      //u8 reserve[254];
                      // reserve[254]      array       u8     0x00  0x00..0xFF   reserve         |multiedit;|                    
                      reserve[2]      array       u8     0x00  0x00..0xFF   reserve         |multiedit;|                    
                 defaultApnCfg      struct      end
                 
                 
                 
                 // T_HccpCfg    defaultHccpCfg : 20 bytes
                 defaultHccpCfg      struct     begin                 
                     enable           u8          u8     0       0..0xFF      enable      |input;|
                     profile          u8          u8     0       0..0xFF      bitmap      |input;|
                     maxCid           u16         u16    0       1..16383     maxCid      |input;|
                    reserve[16]       array       u8     0x00    0..0xFF      reserve     |multiedit;|                                       
                 defaultHccpCfg      struct     end
                 
                 
                 
                 // H_PsDataOffCfg     psdataOffCfg: 4bytes
                 psdataOffCfg           struct     begin                 
                     enablePsDataOff           u8        u8       0       0..0xFF       enablePsDataOff           |input;|
                     reserved                  u8        u8       0       0..0xFF       reserved                  |input;|
                     exempted_service_type     u16       u16      0       0..0xFFFF     exempted_service_type     |input;|   
                 psdataOffCfg           struct     end
                 
                  //remove from R8909nb end
                  reserved1[32]      array       u8     0x00  0x00..0xFF    reserved1         |multiedit;|
                  
                  
                  // T_ImsParam    imsParam;
                  imsParam      struct       begin
                  
                      sip_mwiExpireSec        u32      u32     0      0..0xFFFFFFFF        sip_mwiExpireSec              |input;|
                      sip_mwiEventEnabled     u8       u8      0      0..0xFF              sip_mwiEventEnabled           |input;|
                      amr_codec_mode          u8       u8      0      0..0xFF              amr_codec_mode                |input;|
                 
                      reserved[26]            array    u8      0x00   0..0xFF              reserved                      |multiedit;|

                  imsParam      struct       end

                                                    
            nasCapability         struct       end
            
            
            // T_NVM_Static_PsCap_wb   nvmStaticPsCap_wb;
            nvmStaticPsCap_wb     struct      begin
           
               // T_UeCapabilityRequenstedLte_wb   eUtranCapability
               eUtranCapability        struct        begin
               
                    lteEqPout           u8          u8     0x17    0..0xFF      lteEqPout                    |input;|
                    lteRatSupport       u8          u8     0       0,1,2        lteRatSupport                |select;0:TDL&LTEFDD;1:TDL;2:LTEFDD;|                     
                    reserved[2]         array       u8     0x00  0x00..0xFF   reserved                          |multiedit;|

                    // T_RadioAccessCapabilityLte         radioAccessCapability;
                    radioAccessCapability       struct         begin
                 
                         release              u8         u8       0        0x00..0xFF       release           |select;0:rel8;1:rel9;2:rel10;3:rel11;4:rel12;5:rel13;6:spare2;7:spare1;|
                         ueCategory           u8         u8       0        0..5             ueCategory        |select;0;1;2;3;4;5;|
                         ueCategoryDL         u8         u8       0        0..1             ueCategoryDL      |input;|
                         ueCategoryUL         u8         u8       0        0..64            ueCategoryUL      |input;|
                                        
                         //T_PdcpParameters           pdcpParam;    --> u32
                         pdcpParam             bitgroup         begin       u32
                               bit0        u32       u32       0        0..1        rohcProfile0001                       |select;0:disabe;1:Enable;|
                               bit1        u32       u32       0        0..1        rohcProfile0002                       |select;0:disabe;1:Enable;|
                               bit2        u32       u32       0        0..1        rohcProfile0003                       |select;0:disabe;1:Enable;|
                               bit3        u32       u32       0        0..1        rohcProfile0004                       |select;0:disabe;1:Enable;|
                               bit4        u32       u32       0        0..1        rohcProfile0006                       |select;0:disabe;1:Enable;|
                               bit5        u32       u32       1        0..1        rohcProfile0101                       |select;0:disabe;1:Enable;|
                               bit6        u32       u32       1        0..1        rohcProfile0102                       |select;0:disabe;1:Enable;|
                               bit7        u32       u32       0        0..1        rohcProfile0103                       |select;0:disabe;1:Enable;|
                               bit8        u32       u32       1        0..1        rohcProfile0104                       |select;0:disabe;1:Enable;|
                               bit9        u32       u32       1        0..1        maxNumberROHC_ContextSessions_0       |select;0:disabe;1:Enable;|
                               bit10       u32       u32       1        0..1        maxNumberROHC_ContextSessions_1       |select;0:disabe;1:Enable;|
                               bit11       u32       u32       1        0..1        maxNumberROHC_ContextSessions_2       |select;0:disabe;1:Enable;|
                               bit12       u32       u32       1        0..1        maxNumberROHC_ContextSessions_3       |select;0:disabe;1:Enable;|
                               bit13       u32       u32       1        0..1        pdcp_SN_Extension                     |select;0:disabe;1:Enable;|
                               bit14       u32       u32       1        0..1        supportRohcContextContinue            |select;0:disabe;1:Enable;|
                               bit15       u32       u32       1        0..1        pdcp_SN_Extension_18bits_r13          |select;0:disabe;1:Enable;|
                                                        
                               bit16       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit17       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit18       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;| 
                               bit19       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit20       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit21       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit22       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit23       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit24       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|   
                               bit25       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit26       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit27       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit28       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit29       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit30       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|
                               bit31       u32       u32       1        0..1        reserved                              |select;0:disabe;1:Enable;|                     
                          pdcpParam             bitgroup         end
                       
                       
                     
                          //T_RlcParameters            rlcParam;         --> u32
                          rlcParam             bitgroup          begin         u32
                                bit0        u32       u32       0        0..1        extendedRlcLiField_r12                |select;0:disabe;1:Enable;|
                                bit1        u32       u32       0        0..1        extendedRlcSnSoField_r13              |select;0:disabe;1:Enable;|
                                bit2        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit3        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit4        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit5        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit6        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit7        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit8        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit9        u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit10       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit11       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit12       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit13       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit14       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|
                                bit15       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                                      
                                                         
                                bit16       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit17       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit18       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit19       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit20       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit21       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit22       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit23       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit24       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit25       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit26       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit27       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit28       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit29       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit30       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                      
                                bit31       u32       u32       0        0..1        reserved                              |select;0:disabe;1:Enable;|                                                
                          rlcParam             bitgroup          end
                                             
                       
                          // T_PhysicalLayerParameters  physicalLayerParam;     --> u32 * 4
                          physicalLayerParam           struct        begin
                      
                              Bit_Control_32Bit_0     bitgroup    begin    u32
                                    bit0        u32       u32       0        0..1        ue_TxAntennaSelectionSupported_fdd      |select;0:disabe;1:Enable;|
                                    bit1        u32       u32       0        0..1        ue_TxAntennaSelectionSupported_tdd      |select;0:disabe;1:Enable;|
                                    bit2        u32       u32       0        0..1        ue_SpecificRefSigsSupported             |select;0:disabe;1:Enable;|
                                    bit3        u32       u32       0        0..1        enhancedDualLayerFDD                    |select;0:disabe;1:Enable;|
                                    bit4        u32       u32       0        0..1        enhancedDualLayerTDD                    |select;0:disabe;1:Enable;|
                                    bit5        u32       u32       1        0..1        two_AntennaPortsForPUCCH_r10            |select;0:disabe;1:Enable;|
                                    bit6        u32       u32       1        0..1        tm9_With_8Tx_FDD_r10                    |select;0:disabe;1:Enable;|
                                    bit7        u32       u32       0        0..1        pmi_Disabling_r10_fdd                   |select;0:disabe;1:Enable;|
                                    bit8        u32       u32       1        0..1        pmi_Disabling_r10_tdd                   |select;0:disabe;1:Enable;|
                                    bit9        u32       u32       1        0..1        simultaneousPUCCH_PUSCH_r10_fdd         |select;0:disabe;1:Enable;|
                                    bit10       u32       u32       1        0..1        simultaneousPUCCH_PUSCH_r10_tdd         |select;0:disabe;1:Enable;|
                                    bit11       u32       u32       1        0..1        multiClusterPUSCH_WithinCC_r10_fdd      |select;0:disabe;1:Enable;|
                                    bit12       u32       u32       1        0..1        multiClusterPUSCH_WithinCC_r10_tdd      |select;0:disabe;1:Enable;|
                                    bit13       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                    bit14       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                    bit15       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                                     
                                    bit16       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit17       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit18       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit19       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit20       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit21       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit22       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit23       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit24       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit25       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit26       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit27       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit28       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit29       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit30       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                    bit31       u32       u32       0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                               Bit_Control_32Bit_0     bitgroup    end

                               nonContiguousUL_RA_WithinCC_Info_r10    u32    u32   0x00      0x0..0xFFFFFFFF   nonContiguousUL_RA_WithinCC_Info_r10        |input;|

                               Bit_Control_32Bit_1     bitgroup     begin    u32
                                     bit0        u32       u32      0        0..1        crs_InterfHandl_r11                           |select;0:disabe;1:Enable;|
                                     bit1        u32       u32      0        0..1        ePDCCH_r11_fdd                                |select;0:disabe;1:Enable;|
                                     bit2        u32       u32      0        0..1        ePDCCH_r11_tdd                                |select;0:disabe;1:Enable;|
                                     bit3        u32       u32      0        0..1        ss_CCH_InterfHandl_r11_fdd                    |select;0:disabe;1:Enable;|
                                     bit4        u32       u32      0        0..1        ss_CCH_InterfHandl_r11_tdd                    |select;0:disabe;1:Enable;|
                                     bit5        u32       u32      1        0..1        tdd_SpecialSubframe_r11                       |select;0:disabe;1:Enable;|
                                     bit6        u32       u32      1        0..1        ul_CoMP_r11                                   |select;0:disabe;1:Enable;|
                                     bit7        u32       u32      0        0..1        tm5_FDD                                       |select;0:disabe;1:Enable;|
                                     bit8        u32       u32      1        0..1        tm5_TDD                                       |select;0:disabe;1:Enable;|
                                     bit9        u32       u32      1        0..1        e_HARQ_Pattern_FDD_r12                        |select;0:disabe;1:Enable;|
                                     bit10       u32       u32      1        0..1        csi_SubframeSet_r12                           |select;0:disabe;1:Enable;|
                                     bit11       u32       u32      1        0..1        phy_TDD_ReConfig_FDD_PCell_r12                |select;0:disabe;1:Enable;|
                                     bit12       u32       u32      1        0..1        phy_TDD_ReConfig_TDD_PCell_r12                |select;0:disabe;1:Enable;|
                                     bit13       u32       u32      1        0..1        pusch_SRS_PowerControl_SubframeSet_r12        |select;0:disabe;1:Enable;|
                                     bit14       u32       u32      1        0..1        enhanced_4TxCodebook_r12                      |select;0:disabe;1:Enable;|
                                     bit15       u32       u32      1        0..1        pusch_FeedbackMode_r12                        |select;0:disabe;1:Enable;|                                      
                                                                                                                                  
                                     bit16       u32       u32      1        0..1        noResourceRestrictionForTTIBundling_r12       |select;0:disabe;1:Enable;|                      
                                     bit17       u32       u32      1        0..1        alternativeTBS_Indices_r12                    |select;0:disabe;1:Enable;|                      
                                     bit18       u32       u32      1        0..1        pucch_Format4_r13_fdd                         |select;0:disabe;1:Enable;|                      
                                     bit19       u32       u32      1        0..1        pucch_Format4_r13_tdd                         |select;0:disabe;1:Enable;|                      
                                     bit20       u32       u32      1        0..1        pucch_Format5_r13_fdd                         |select;0:disabe;1:Enable;|                      
                                     bit21       u32       u32      1        0..1        pucch_Format5_r13_tdd                         |select;0:disabe;1:Enable;|                      
                                     bit22       u32       u32      1        0..1        supportedBlindDecoding_r13                    |select;0:disabe;1:Enable;|                      
                                     bit23       u32       u32      1        0..1        pdcch_CandidateReductions_r13                 |select;0:disabe;1:Enable;|                      
                                     bit24       u32       u32      1        0..1        skipMonitoringDCI_Format0_1A_r13              |select;0:disabe;1:Enable;|                      
                                     bit25       u32       u32      1        0..1        crs_InterfMitigationTM10_r13                  |select;0:disabe;1:Enable;|                      
                                     bit26       u32       u32      1        0..1        pdsch_CollisionHandling_r13                   |select;0:disabe;1:Enable;|                      
                                     bit27       u32       u32      1        0..1        aperiodicCSI_Reporting_r13_0                  |select;0:disabe;1:Enable;|                      
                                     bit28       u32       u32      1        0..1        aperiodicCSI_Reporting_r13_1                  |select;0:disabe;1:Enable;|                      
                                     bit29       u32       u32      1        0..1        spatialBundling_HARQ_ACK_r13                  |select;0:disabe;1:Enable;|                      
                                     bit30       u32       u32      1        0..1        uci_PUSCH_Ext_r13                             |select;0:disabe;1:Enable;|                      
                                     bit31       u32       u32      1        0..1        cch_InterfMitigation_RefRecTypeA_r13          |select;0:disabe;1:Enable;|                     
                               Bit_Control_32Bit_1     bitgroup     end
                      
                      

                               Bit_Control_32Bit_2     bitgroup     begin    u32
                                     bit0        u32       u32      0        0..1        cch_InterfMitigation_RefRecTypeB_r13    |select;0:disabe;1:Enable;|
                                     bit1        u32       u32      0        0..1        ce_PUSCH_NB_MaxTBS_r14                  |select;0:disabe;1:Enable;|
                                     bit2        u32       u32      0        0..1        ce_HARQ_AckBundling_r14                 |select;0:disabe;1:Enable;|
                                     bit3        u32       u32      0        0..1        ce_PDSCH_TenProcesses_r14               |select;0:disabe;1:Enable;|
                                     bit4        u32       u32      0        0..1        ce_PDSCH_PUSCH_Enhancement_r14          |select;0:disabe;1:Enable;|
                                     bit5        u32       u32      0        0..1        ce_SchedulingEnhancement_r14            |select;0:disabe;1:Enable;|
                                     bit6        u32       u32      0        0..1        ce_SRS_Enhancement_r14                  |select;0:disabe;1:Enable;|
                                     bit7        u32       u32      0        0..1        ce_RetuningSymbols_r14_0                |select;0:disabe;1:Enable;|
                                     bit8        u32       u32      0        0..1        ce_RetuningSymbols_r14_1                |select;0:disabe;1:Enable;|
                                     bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                     bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                                     
                                     bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                     bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                               Bit_Control_32Bit_2     bitgroup     end                     
                      
                           physicalLayerParam           struct        end
                      
                      
                           // T_RfParameters             rfParam;         --> u32 * 1 + u16 * 10   
                           rfParam                      struct        begin
                      
                               rfParam         bitgroup     begin    u32                         
                                   bit0        u32       u32      0        0..1        supportBandNum_0                        |select;0:disabe;1:Enable;|
                                   bit1        u32       u32      0        0..1        supportBandNum_1                        |select;0:disabe;1:Enable;|
                                   bit2        u32       u32      0        0..1        supportBandNum_2                        |select;0:disabe;1:Enable;|
                                   bit3        u32       u32      0        0..1        supportBandNum_3                        |select;0:disabe;1:Enable;|
                                   bit4        u32       u32      0        0..1        supportBandNum_4                        |select;0:disabe;1:Enable;|
                                   bit5        u32       u32      1        0..1        supportBandNum_5                        |select;0:disabe;1:Enable;|
                                   bit6        u32       u32      1        0..1        supportBandNum_6                        |select;0:disabe;1:Enable;|
                                   bit7        u32       u32      0        0..1        freqBandPriorityAdjustment_r12          |select;0:disabe;1:Enable;|
                                   bit8        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                                   bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                                   
                                   bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                                   bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                         
                              rfParam          bitgroup     end
                                             
                      
                              //T_supportedBandEutra       supportedBandListEUTRA[EUTRAN_MAX_SUPPORT_BAND];  //< u16 * 10 --> 20
                              supportedBandListEUTRA[20]             struct           begin
                             
                                   supportedBandListEUTRA[0]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0              |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1              |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2              |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3              |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4              |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5              |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6              |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                        |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                     |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                    |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                    |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                    |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13      |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport            |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[0]     bitgroup     end
                                                          
                                                        
                                   supportedBandListEUTRA[1]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[1]     bitgroup     end
                                  
                                                            
                                   supportedBandListEUTRA[2]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[2]     bitgroup     end
                              
                              
                                                        
                                   supportedBandListEUTRA[3]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[3]     bitgroup     end
                                  
                                  
                                                            
                                   supportedBandListEUTRA[4]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport               |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[4]     bitgroup     end
                                  
                                                                                        
                                   supportedBandListEUTRA[5]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport               |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[5]     bitgroup     end
                                  
                                                            
                                   supportedBandListEUTRA[6]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[6]     bitgroup     end
                                                               
                                                            
                                   supportedBandListEUTRA[7]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[7]     bitgroup     end
                                                                
                                                            
                                   supportedBandListEUTRA[8]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[8]     bitgroup     end
                                                                
                                                            
                                   supportedBandListEUTRA[9]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[9]     bitgroup     end                          
          
                                     
                                   supportedBandListEUTRA[10]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[10]     bitgroup     end               

                                     
                                   supportedBandListEUTRA[11]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[11]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[12]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[12]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[13]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[13]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[14]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[14]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[15]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[15]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[16]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[16]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[17]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[17]     bitgroup     end                                        

                                     
                                   supportedBandListEUTRA[18]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[18]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[19]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[19]     bitgroup     end     
                          
                              supportedBandListEUTRA[20]             struct           end                         
                      
                          rfParam                      struct        end
                                            
                      
                          // T_MeasurementParameters    measurementParam;      --> u32
                          measurementParam    bitgroup    begin     u32
                              bit0        u32       u32       0        0..1        interFreqNeedForGap              |select;0:disabe;1:Enable;|
                              bit1        u32       u32       0        0..1        interRatNeedForGap               |select;0:disabe;1:Enable;|
                              bit2        u32       u32       0        0..1        rsrqMeasWideBand_fdd             |select;0:disabe;1:Enable;|
                              bit3        u32       u32       0        0..1        rsrqMeasWideBand_tdd             |select;0:disabe;1:Enable;|
                              bit4        u32       u32       0        0..1        benifitFromInterruption          |select;0:disabe;1:Enable;|
                              bit5        u32       u32       1        0..1        timerT312                        |select;0:disabe;1:Enable;|
                              bit6        u32       u32       1        0..1        alternativeTimeToTrigger         |select;0:disabe;1:Enable;|
                              bit7        u32       u32       0        0..1        incMonEutra                      |select;0:disabe;1:Enable;|
                              bit8        u32       u32       1        0..1        extendedMaxMeasId                |select;0:disabe;1:Enable;|
                              bit9        u32       u32       1        0..1        extendedRSRQLowerRange           |select;0:disabe;1:Enable;|
                              bit10       u32       u32       1        0..1        rsrqOnAllSymbols                 |select;0:disabe;1:Enable;|
                              bit11       u32       u32       1        0..1        crsDiscoverySignalMeas           |select;0:disabe;1:Enable;|
                              bit12       u32       u32       1        0..1        csirsDiscoverySignalMeas         |select;0:disabe;1:Enable;|
                              bit13       u32       u32       1        0..1        rsSINRMeas                       |select;0:disabe;1:Enable;|
                              bit14       u32       u32       1        0..1        supWhiteCellList                 |select;0:disabe;1:Enable;|
                              bit15       u32       u32       1        0..1        extendedMaxObjectId              |select;0:disabe;1:Enable;|
                                                       
                              bit16       u32       u32       1        0..1        ulPDCPDelay                      |select;0:disabe;1:Enable;|
                              bit17       u32       u32       1        0..1        extendedFreqPriorities           |select;0:disabe;1:Enable;|
                              bit18       u32       u32       1        0..1        multiBandInfoReport              |select;0:disabe;1:Enable;|
                              bit19       u32       u32       1        0..1        rssiChanlOccupReporting          |select;0:disabe;1:Enable;|
                              bit20       u32       u32       0        0..1        ceMeasurements_r14               |select;0:disabe;1:Enable;|
                              bit21       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit22       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit23       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit24       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit25       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit26       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit27       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit28       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|
                              bit29       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|                      
                              bit30       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|                      
                              bit31       u32       u32       0        0..1        reserved                         |select;0:disabe;1:Enable;|         
                          measurementParam    bitgroup    end
                   
                                                              
                          // T_GeneralParameters        generalParam;        --> u32
                          generalParam    bitgroup    begin     u32
                              bit0        u32       u32       0        0..1        deviceType         |select;0:disabe;1:Enable;|
                              bit1        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit2        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit3        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit4        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit5        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit6        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit7        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit8        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit9        u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit10       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit11       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit12       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit13       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit14       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit15       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                                                       
                              bit16       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit17       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit18       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit19       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit20       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit21       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit22       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit23       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit24       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit25       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit26       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit27       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit28       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit29       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit30       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                              bit31       u32       u32       0        0..1        reserved           |select;0:disabe;1:Enable;|
                          generalParam    bitgroup    end                      
                                            
                      
                          // T_NeighCellSiAcqPara       neighCellSiAcqParam;        --> u32
                          neighCellSiAcqParam    bitgroup    begin     u32
                              bit0        u32       u32       0        0..1        intraFreqSiAcqForHo_fdd        |select;0:disabe;1:Enable;|
                              bit1        u32       u32       0        0..1        intraFreqSiAcqForHo_tdd        |select;0:disabe;1:Enable;|
                              bit2        u32       u32       0        0..1        interFreqSiAcqForHo_fdd        |select;0:disabe;1:Enable;|
                              bit3        u32       u32       0        0..1        interFreqSiAcqForHo_tdd        |select;0:disabe;1:Enable;|
                              bit4        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit5        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit6        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit7        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit8        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit9        u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit10       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit11       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit12       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit13       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit14       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit15       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                                                                                                              
                              bit16       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit17       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit18       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit19       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit20       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit21       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit22       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit23       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit24       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit25       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit26       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit27       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit28       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit29       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit30       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                              bit31       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                          neighCellSiAcqParam    bitgroup    end
                   
                   
                                         
                          // T_MacParameters            macParam;       --> u32
                          macParam    bitgroup    begin     u32
                               bit0        u32       u32       0        0..1        longDRX_Command_r12                  |select;0:disabe;1:Enable;|
                               bit1        u32       u32       0        0..1        logicalChannelSR_ProhibitTimer_r12   |select;0:disabe;1:Enable;|
                               bit2        u32       u32       0        0..1        extendedMAC_LengthField_r13          |select;0:disabe;1:Enable;|
                               bit3        u32       u32       0        0..1        extendedLongDRX_r13                  |select;0:disabe;1:Enable;|
                               bit4        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit5        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit6        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit7        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit8        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit9        u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit10       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit11       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit12       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit13       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit14       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit15       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                                                                                                     
                               bit16       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit17       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit18       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit19       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit20       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit21       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit22       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit23       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit24       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit25       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit26       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit27       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit28       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit29       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit30       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                               bit31       u32       u32       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                          macParam    bitgroup    end
                                                               
                      
                          //T_EbfFdMimoparameters      mimoUeParaR13;
                     
                     
                          // T_CeParameters             ceParam;          --> u32
                          ceParam    bitgroup    begin     u32
                               bit0        u32       u32       0        0..1        ce_ModeA_r13                   |select;0:disabe;1:Enable;|
                               bit1        u32       u32       0        0..1        ce_ModeB_r13                   |select;0:disabe;1:Enable;|
                               bit2        u32       u32       0        0..1        intraFreqA3_CE_ModeA_r13       |select;0:disabe;1:Enable;|
                               bit3        u32       u32       0        0..1        intraFreqA3_CE_ModeB_r13       |select;0:disabe;1:Enable;|
                               bit4        u32       u32       0        0..1        intraFreqHO_CE_ModeA_r13       |select;0:disabe;1:Enable;|
                               bit5        u32       u32       1        0..1        intraFreqHO_CE_ModeB_r13       |select;0:disabe;1:Enable;|
                               bit6        u32       u32       1        0..1        ue_CE_NeedULGaps_r13           |select;0:disabe;1:Enable;|
                               bit7        u32       u32       0        0..1        unicastFrequencyHopping_r13    |select;0:disabe;1:Enable;|
                               bit8        u32       u32       0        0..1        tm6_CE_ModeA_r13_tdd           |select;0:disabe;1:Enable;|
                               bit9        u32       u32       0        0..1        tm6_CE_ModeA_r13_fdd           |select;0:disabe;1:Enable;|
                               bit10       u32       u32       0        0..1        tm9_CE_ModeA_r13_tdd           |select;0:disabe;1:Enable;|
                               bit11       u32       u32       0        0..1        tm9_CE_ModeA_r13_fdd           |select;0:disabe;1:Enable;|
                               bit12       u32       u32       0        0..1        tm9_CE_ModeB_r13_tdd           |select;0:disabe;1:Enable;|
                               bit13       u32       u32       0        0..1        tm9_CE_ModeB_r13_fdd           |select;0:disabe;1:Enable;|
                               bit14       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit15       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                                                                                                                   
                               bit16       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit17       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit18       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit19       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit20       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit21       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit22       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit23       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit24       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit25       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit26       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit27       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit28       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit29       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit30       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                               bit31       u32       u32       0        0..1        reserved                       |select;0:disabe;1:Enable;|
                           ceParam    bitgroup    end
                    
                     
                           // T_featureGroupInd           featureGroupIndicator;    --> U32 * 6
                           featureGroupIndicator        struct           begin
                         
                               // T_featureGroupIndicator    featureGroupIndicator_fdd --> u32 * 1
                               featureGroupIndicator_fdd    bitgroup    begin     u32
                                    bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                                    bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                                    bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                    bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                                    bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                                    bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                    bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                                    bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                                    bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                    bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                    bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                    bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                    bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                    bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                    bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                                    bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                   
                                    bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                                    bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                                    bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                                    bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                                    bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                                    bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                                    bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                                    bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                                    bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                                    bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                                    bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                                    bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                                    bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                                    bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                                    bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                                    bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                               featureGroupIndicator_fdd    bitgroup    end
                                            
                         
                               // T_featureGroupIndicator    featureGroupIndicator_tdd --> u32 * 1
                               featureGroupIndicator_tdd    bitgroup    begin     u32
                                    bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                                    bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                                    bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                    bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                                    bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                                    bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                    bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                                    bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                                    bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                    bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                    bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                    bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                    bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                    bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                    bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                                    bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                   
                                    bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                                    bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                                    bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                                    bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                                    bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                                    bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                                    bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                                    bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                                    bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                                    bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                                    bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                                    bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                                    bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                                    bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                                    bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                                    bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                               featureGroupIndicator_tdd    bitgroup    end                      
                         
                         
                               // T_featureGroupIndRel9Add   featureGroupIndRel9Add_fdd; --> u32 * 1
                               featureGroupIndRel9Add_fdd    bitgroup    begin     u32
                                     bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                                     bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                                     bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                     bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                                     bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                                     bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                     bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                                     bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                                     bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                     bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                     bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                     bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                     bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                     bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                     bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                                     bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                    
                                     bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                                     bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                                     bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                                     bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                                     bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                                     bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                                     bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                                     bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                                     bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                                     bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                                     bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                                     bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                                     bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                                     bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                                     bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                                     bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                                featureGroupIndRel9Add_fdd    bitgroup    end
                         
                         
                                               
                                // T_featureGroupIndRel9Add   featureGroupIndRel9Add_tdd; --> u32 * 1
                                featureGroupIndRel9Add_tdd    bitgroup    begin     u32
                                     bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                                     bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                                     bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                     bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                                     bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                                     bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                     bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                                     bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                                     bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                     bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                     bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                     bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                     bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                     bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                     bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                                     bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                    
                                     bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                                     bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                                     bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                                     bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                                     bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                                     bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                                     bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                                     bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                                     bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                                     bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                                     bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                                     bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                                     bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                                     bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                                     bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                                     bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                                featureGroupIndRel9Add_tdd    bitgroup    end                      
                         
                         
                                // T_featureGroupIndRel10     featureGroupIndRel10_fdd;  --> u32 * 1
                                featureGroupIndRel10_fdd    bitgroup    begin     u32
                                     bit0        u32       u32       0        0..1        bit0      |select;0:disabe;1:Enable;|
                                     bit1        u32       u32       0        0..1        bit1      |select;0:disabe;1:Enable;|
                                     bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                     bit3        u32       u32       0        0..1        bit3      |select;0:disabe;1:Enable;|
                                     bit4        u32       u32       0        0..1        bit4      |select;0:disabe;1:Enable;|
                                     bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                     bit6        u32       u32       1        0..1        bit6      |select;0:disabe;1:Enable;|
                                     bit7        u32       u32       0        0..1        bit7      |select;0:disabe;1:Enable;|
                                     bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                     bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                     bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                     bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                     bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                     bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                     bit14       u32       u32       1        0..1        bit14     |select;0:disabe;1:Enable;|
                                     bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                    
                                     bit16       u32       u32       1        0..1        bit16     |select;0:disabe;1:Enable;|
                                     bit17       u32       u32       1        0..1        bit17     |select;0:disabe;1:Enable;|
                                     bit18       u32       u32       1        0..1        bit18     |select;0:disabe;1:Enable;|
                                     bit19       u32       u32       1        0..1        bit19     |select;0:disabe;1:Enable;|
                                     bit20       u32       u32       1        0..1        bit20     |select;0:disabe;1:Enable;|
                                     bit21       u32       u32       1        0..1        bit21     |select;0:disabe;1:Enable;|
                                     bit22       u32       u32       1        0..1        bit22     |select;0:disabe;1:Enable;|
                                     bit23       u32       u32       1        0..1        bit23     |select;0:disabe;1:Enable;|
                                     bit24       u32       u32       1        0..1        bit24     |select;0:disabe;1:Enable;|
                                     bit25       u32       u32       1        0..1        bit25     |select;0:disabe;1:Enable;|
                                     bit26       u32       u32       1        0..1        bit26     |select;0:disabe;1:Enable;|
                                     bit27       u32       u32       1        0..1        bit27     |select;0:disabe;1:Enable;|
                                     bit28       u32       u32       1        0..1        bit28     |select;0:disabe;1:Enable;|
                                     bit29       u32       u32       1        0..1        bit29     |select;0:disabe;1:Enable;|
                                     bit30       u32       u32       1        0..1        bit30     |select;0:disabe;1:Enable;|
                                     bit31       u32       u32       1        0..1        bit31     |select;0:disabe;1:Enable;|
                                featureGroupIndRel10_fdd    bitgroup    end 
                          
                                                 
                          
                                // T_featureGroupIndRel10     featureGroupIndRel10_tdd;  --> u32 * 1
                                featureGroupIndRel10_tdd    bitgroup    begin     u32
                                     bit0        u32       u32       1        0..1        bit0      |select;0:disabe;1:Enable;|
                                     bit1        u32       u32       1        0..1        bit1      |select;0:disabe;1:Enable;|
                                     bit2        u32       u32       0        0..1        bit2      |select;0:disabe;1:Enable;|
                                     bit3        u32       u32       1        0..1        bit3      |select;0:disabe;1:Enable;|
                                     bit4        u32       u32       1        0..1        bit4      |select;0:disabe;1:Enable;|
                                     bit5        u32       u32       1        0..1        bit5      |select;0:disabe;1:Enable;|
                                     bit6        u32       u32       0        0..1        bit6      |select;0:disabe;1:Enable;|
                                     bit7        u32       u32       1        0..1        bit7      |select;0:disabe;1:Enable;|
                                     bit8        u32       u32       1        0..1        bit8      |select;0:disabe;1:Enable;|
                                     bit9        u32       u32       1        0..1        bit9      |select;0:disabe;1:Enable;|
                                     bit10       u32       u32       1        0..1        bit10     |select;0:disabe;1:Enable;|
                                     bit11       u32       u32       1        0..1        bit11     |select;0:disabe;1:Enable;|
                                     bit12       u32       u32       1        0..1        bit12     |select;0:disabe;1:Enable;|
                                     bit13       u32       u32       1        0..1        bit13     |select;0:disabe;1:Enable;|
                                     bit14       u32       u32       0        0..1        bit14     |select;0:disabe;1:Enable;|
                                     bit15       u32       u32       1        0..1        bit15     |select;0:disabe;1:Enable;|
                                                                                                    
                                     bit16       u32       u32       0        0..1        bit16     |select;0:disabe;1:Enable;|
                                     bit17       u32       u32       0        0..1        bit17     |select;0:disabe;1:Enable;|
                                     bit18       u32       u32       0        0..1        bit18     |select;0:disabe;1:Enable;|
                                     bit19       u32       u32       0        0..1        bit19     |select;0:disabe;1:Enable;|
                                     bit20       u32       u32       0        0..1        bit20     |select;0:disabe;1:Enable;|
                                     bit21       u32       u32       0        0..1        bit21     |select;0:disabe;1:Enable;|
                                     bit22       u32       u32       0        0..1        bit22     |select;0:disabe;1:Enable;|
                                     bit23       u32       u32       0        0..1        bit23     |select;0:disabe;1:Enable;|
                                     bit24       u32       u32       0        0..1        bit24     |select;0:disabe;1:Enable;|
                                     bit25       u32       u32       0        0..1        bit25     |select;0:disabe;1:Enable;|
                                     bit26       u32       u32       0        0..1        bit26     |select;0:disabe;1:Enable;|
                                     bit27       u32       u32       0        0..1        bit27     |select;0:disabe;1:Enable;|
                                     bit28       u32       u32       0        0..1        bit28     |select;0:disabe;1:Enable;|
                                     bit29       u32       u32       0        0..1        bit29     |select;0:disabe;1:Enable;|
                                     bit30       u32       u32       0        0..1        bit30     |select;0:disabe;1:Enable;|
                                     bit31       u32       u32       0        0..1        bit31     |select;0:disabe;1:Enable;|
                                featureGroupIndRel10_tdd    bitgroup    end 
                                                                   
                           featureGroupIndicator        struct           end                      
                                         
                    radioAccessCapability       struct         end
                    
                                                              
                    //T_SecurityCapability               securityCapbility;         --> u16 * 2
                    securityCapbility             struct       begin                
                         lteCipheringAlgorithmCap              u16    u16   0x0f   0..0xFFFF     lteCipheringAlgorithmCap              |input;|
                         lteIntegrityProtectionAlgorithmCap    u16    u16   0x0f   0..0xFFFF     lteIntegrityProtectionAlgorithmCap    |input;|
                    securityCapbility             struct       end
                
                eUtranCapability        struct        end
               
    
            
                // T_InterRatCapabilty           geranCapablity;     --> u32
                geranCapablity    bitgroup    begin     u32
                      bit0        u32       u32       0        0..1        supportGeran             |select;0:disabe;1:Enable;|
                      bit1        u32       u32       0        0..1        interratPsHoToGeran      |select;0:disabe;1:Enable;|
                      bit2        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit3        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit4        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit5        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit6        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit7        u32       u32       0        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit8        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit9        u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit10       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit11       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit12       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit13       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit14       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit15       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|                                                                                          
                      bit16       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit17       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit18       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit19       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit20       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit21       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit22       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit23       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit24       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit25       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit26       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit27       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit28       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit29       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit30       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                      bit31       u32       u32       1        0..1        reserved                 |select;0:disabe;1:Enable;|
                  geranCapablity    bitgroup    end
                        
              nvmStaticPsCap_wb     struct      end



              // T_NVM_Static_Eng        nvmStaticEng;              
              nvmStaticEng          struct       begin
                  versionControl       u8          u8     0       0..2        versionControl     |input;|
                  sleepFlag            u8          u8     0       0..1        sleepFlag          |input;|
                  comprehensFlag       u8          u8     0       0..1        comprehensFlag     |input;|
                  securityUsedFlag     u8          u8     0       0..0xFF     securityUsedFlag   |input;|

              
                  // T_NVM_FlowCtrlPara    flowCtrlPara;
                  flowCtrlPara     struct    begin                  
                       lteDIFlowCtrlOpen    u8        u8      85         1..100         lteDIFlowCtrlOpen     |input;|
                       lteDIFlowCtrlClose   u8        u8      60         1..100         lteDIFlowCtrlClose    |input;|
                       reserved[2]          array     u8      0x0000     0x00..0xFF     reserved              |multiedit;|
                  flowCtrlPara     struct    end

              
                  ceSearchEnable        u8          u8     0       0..0xFF          ceSearchEnable     |input;|

                  assertBitmap     bitgroup     begin     u8
                       bit00     u8     u8    1     0..1     TA≥¨ ±∂œ—‘        |select;0:disable;1:enable;|
                       bit01     u8     u8    1     0..1     TA≥¨ ±÷±Ω”∑µªÿ    |select;0:disable;1:enable;|
                       bit02     u8     u8    1     0..1     reserve           |select;0:disable;1:enable;|
                       bit03     u8     u8    0     0..1     reserve           |select;0:disable;1:enable;|
                       bit04     u8     u8    0     0..1     reserve           |select;0:disable;1:enable;|
                       bit05     u8     u8    0     0..1     reserve           |select;0:disable;1:enable;|
                       bit06     u8     u8    0     0..1     reserve           |select;0:disable;1:enable;|
                       bit07     u8     u8    0     0..1     reserve           |select;0:disable;1:enable;|
                  assertBitmap     bitgroup     end
                    
                  
                  lockLteCell           u16         u16    0       0..0xFFFF        lockLteCell        |input;|
                  resetFlag             u8          u8     0       0..2             resetFlag          |select;0:debug_assert;1:release_reset;|
                  barCellWhenSIFail     u8          u8     0       0..0xFF          barCellWhenSIFail  |input;|
                  PsFlowCtrlThresh      u16         u16    0x0000  0x00..0xFFFF     PsFlowCtrlThresh   |input;|                              
                  atUartControl         u32         u32    0       0..0xFFFFFFFF    atUartControl      |input;|

                  cSelUsingOperatorInfo     u8          u8     0       0..0xFF          cSelUsingOperatorInfo  |input;|
                  stackAutoStart            u8          u8     0       0..0xFF          stackAutoStart         |input;|
                  defaultRat                u8          u8     0       0..0xFF          defaultRat             |input;|
                  
                  audioPath       u8          u8      0       0..0xFF          audioPath                 |input;|
                  sleepControl    u32         u32     0       0..0xFFFFFFFF    sleepControl              |input;|
                             
                
                  // T_LocFrequencyinfo    lockLteFreqInfo;       //< u16 * 10
                  lockLteFreqInfo     struct      begin
                                    
                       freqNum          u16         u16    0       0..9        freqNum          |input;|               
                       reserved         u16         u16    0       0..0xFFFF   reserved         |input;|               
                 
                       freq[9]      struct     begin
                             freq[0]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[0]          |input;|               
                             freq[1]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[1]          |input;|               
                             freq[2]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[2]          |input;|               
                             freq[3]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[3]          |input;|               
                             freq[4]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[4]          |input;|               
                             freq[5]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[5]          |input;|               
                             freq[6]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[6]          |input;|               
                             freq[7]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[7]          |input;|               
                             freq[8]       u32         u32    0xFFFF   0..0xFFFFFFFF       freq[8]          |input;|               
                       freq[9]      struct     end
                                             
                  lockLteFreqInfo     struct      end
                  
                  
                  // T_imsiSimulation      imsiSimulation;
                  imsiSimulation     struct      begin

                       imsiValidFlag          u8          u8    0       0..0xFF        imsiValidFlag          |input;|               

                        reserved[2]     struct     begin
                              reserved[0]          u8          u8    0       0..0xFF        reserved          |input;|               
                              reserved[1]          u8          u8    0       0..0xFF        reserved          |input;|               
                        reserved[2]     struct     end


                        imsiContent[9]     struct     begin
                              imsiContent[0]          u8          u8    0       0..0xFF        imsiContent          |input;|               
                              imsiContent[1]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[2]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[3]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[4]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[5]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[6]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[7]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                              imsiContent[8]          u8          u8    0       0..0xFF        imsiContent          |input;| 
                        imsiContent[9]     struct     end
                                              
                  imsiSimulation     struct      end
                                                                     
                  
                  //#ifdef LTE_NBIOT_SUPPORT                     
                  //T_LocFrequencyinfo_NB lockLteFreqInfo_NB;    
                  lockLteFreqInfo_NB      struct      begin
                  
                       freqNum          u8          u8    0       0..9        freqNum          |input;|               
                       reserved[3]      array       u8    0       0..0xFF     reserved         |multiedit;|               

                       // T_NvCarrierFreqNB       freq[9];
                       freq[9]           struct       begin
                            
                            freq[0]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[0]       struct        end

                            
                            freq[1]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[1]       struct        end


                            freq[2]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[2]       struct        end


                            freq[3]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[3]       struct        end


                            freq[4]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[4]       struct        end


                            freq[5]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[5]       struct        end


                            freq[6]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[6]       struct        end


                            freq[7]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[7]       struct        end


                            freq[8]       struct        begin
                                 earfcn           u32      u32      0x00       0..262143   NB-IoT_carrier_frequency       |input;|
                                 offset           s8       s8       0          -20..18     NB-IoT_channel_number_offset   |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                                 reserved[3]      array    u8       0          0..0xFF     reserved                       |multiedit;|               
                            freq[8]       struct        end
                       
                       freq[9]           struct       end                       
                                        
                  lockLteFreqInfo_NB      struct      end
                                                   
                  abisCtrDetal        s16          s16    0       0..0xFFFF          abisCtrDetal       |input;|
                     
                  dchScellPeriod          u8          u8     0       0..0xFF         dchScellPeriod    |input;|
                  idlDetectPeriod         u8          u8     0       0..0xFF         idlDetectPeriod   |input;|              

                  // T_connMeasCtrl        connMeasCtrl; 
                  connMeasCtrl      struct     begin
                  
                        // T_reportEventPara    A1;
                        A1     struct      begin                                               
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|	                           
                        A1     struct      end


	                      // T_reportEventPara    A2;
                        A2     struct      begin                                    
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        A2     struct      end	                      
	                                  
	                      
	                      // T_reportEventPara    A3;
                        A3     struct      begin                                                
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        A3     struct      end	                      
	                      	                      
	                      
	                     // T_reportEventPara    A4;
                        A4     struct      begin                                                
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        A4     struct      end	                     
	                     
	                     
	                      // T_reportEventPara    A5;
                        A5     struct      begin                                                
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        A5     struct      end

                        
                        // T_reportEventPara    B1;	                      
                        B1     struct      begin                                                
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        B1     struct      end	                      
	   
	                      
	                      // T_reportEventPara    B2; 
                        B2     struct      begin                                                
                        	   validFlag        u8     u8          0   0..0xFF          validFlag      |input;| 
	                           hystersis        u8     u8          0   0..0xFF          hystersis      |input;|
	                           timeToTrigger    u16    u16         0   0..0xFFFF        timeToTrigger  |input;|
                        B2     struct      end	                      
	   	                                               
	   	                  // T_optimizedFeature			optimizedFeature;
	   	                  optimizedFeature       struct      begin
	   	                        optimizedFeatureBitMap        u8     u8      0   0..0xFF    optimizedFeatureBitMap        |input;| 
	   	                        allCellRsrpOffset             s8     s8      3   0..0xFF    allCellRsrpOffset             |input;| 
	   	                        pCellSinrThresold             u8     u8      47  0..0xFF    pCellSinrThresold             |input;| 
	   	                        betterNCellSinrOffsetThres1   u8     u8      6   0..0xFF    betterNCellSinrOffsetThres1   |input;| 
	   	                        betterNCellSinrOffsetWeight1  u8     u8      3   0..0xFF    betterNCellSinrOffsetWeight1  |input;| 

	   	                        worseNCellSinrOffsetThres1    u8     u8      6   0..0xFF    worseNCellSinrOffsetThres1    |input;| 
	   	                        worseNCellSinrOffsetWeight1   u8     u8      8   0..0xFF    worseNCellSinrOffsetWeight1    |input;| 

	   	                        emergencyMeasPCellSinrThresold    u8     u8      47   0..0xFF    emergencyMeasPCellSinrThresold    |input;| 
	   	                        emergencyMeasInterFreqNum         u8     u8      4   0..0xFF     emergencyMeasInterFreqNum         |input;| 

	   	                        interFreqTimerToTrigger           u8     u8      4   0..0xFF     interFreqTimerToTrigger           |input;| 

                              fasterReestPCellSinrThresold1         u8      u8   35       0..0xFF      fasterReestPCellSinrThresold1           |input;|
                              fasterReestPCellSinrThresold2         u8      u8   31       0..0xFF      fasterReestPCellSinrThresold2           |input;|
                              fasterReestSinrOffsetThresold1        u8      u8   6        0..0xFF      fasterReestSinrOffsetThresold1          |input;|
                              fasterReestSinrOffsetThresold2        u8      u8   10       0..0xFF      fasterReestSinrOffsetThresold2          |input;|
                              fasterReestConsecutiveEnterCounter    u8      u8   3        0..0xFF      fasterReestConsecutiveEnterCounter      |input;|

                              a4SinrThresold    u8      u8   0        0..0xFF      a4SinrThresold      |input;|
	
	                            // u8				reserved[8]
	                            reserved[8]      struct        begin
	                        	      reserved[0]        u8     u8          0   0..0xFF        reserved[0]       |input;| 
                        	        reserved[1]        u8     u8          0   0..0xFF        reserved[1]       |input;| 
                        	        reserved[2]        u8     u8          0   0..0xFF        reserved[2]       |input;| 
                        	        reserved[3]        u8     u8          0   0..0xFF        reserved[3]       |input;| 	                           
	                        	      reserved[4]        u8     u8          0   0..0xFF        reserved[4]       |input;| 
                        	        reserved[5]        u8     u8          0   0..0xFF        reserved[5]       |input;| 
                        	        reserved[6]        u8     u8          0   0..0xFF        reserved[6]       |input;| 
                        	        reserved[7]        u8     u8          0   0..0xFF        reserved[7]       |input;| 	                           
	                            reserved[8]      struct        end
	 	                  	   	                  
	   	                  optimizedFeature       struct      end
	   	                         
                  connMeasCtrl      struct     end


                  subBandSupBitman     bitgroup     begin    u16          
                     bit0        u16       u16       0        0..1        bit0       |select;0:≤ª¥Ê‘⁄band28A;1:¥Ê‘⁄band28A;|
                     bit1        u16       u16       0        0..1        bit1       |select;0:≤ª¥Ê‘⁄band28B;1:¥Ê‘⁄band28B;|
                     bit2        u16       u16       0        0..1        bit2       |select;0:≤ª¥Ê‘⁄band41N;1:¥Ê‘⁄band41N;|
                     bit3        u16       u16       0        0..1        bit3       |select;0:disabe;1:Enable;|
                     bit4        u16       u16       0        0..1        bit4       |select;0:disabe;1:Enable;|
                     bit5        u16       u16       1        0..1        bit5       |select;0:disabe;1:Enable;|
                     bit6        u16       u16       1        0..1        bit6       |select;0:disabe;1:Enable;|
                     bit7        u16       u16       0        0..1        bit7       |select;0:disabe;1:Enable;|
                     bit8        u16       u16       1        0..1        bit8       |select;0:disabe;1:Enable;|
                     bit9        u16       u16       1        0..1        bit9       |select;0:disabe;1:Enable;|
                     bit10       u16       u16       1        0..1        bit10      |select;0:disabe;1:Enable;|
                     bit11       u16       u16       1        0..1        bit11      |select;0:disabe;1:Enable;|
                     bit12       u16       u16       1        0..1        bit12      |select;0:disabe;1:Enable;|
                     bit13       u16       u16       1        0..1        bit13      |select;0:disabe;1:Enable;|
                     bit14       u16       u16       0        0..1        bit14      |select;0:disabe;1:Enable;|
                     bit15       u16       u16       0        0..1        bit15      |select;0:disabe;1:Enable;|
                  subBandSupBitman     bitgroup     end
                                    
                  baRoundCnt                  u8       u8       0        0..0xFF        BA±ÌFREQ_MEASµƒ≥¢ ‘¥Œ ˝      |input;|
                  highSpeedDetectPeriod       u8       u8       0        0..0xFF        highSpeedDetectPeriod        |input;|
                                                     
                  // T_IdleOptimizedFeature  idleOptimizedFeature;  
                  idleOptimizedFeature      struct      begin
                        optimizedFeatureBitMap               u8      u8      0       0..0xFF       optimizedFeatureBitMap           |input;|
                        betterSinrThreshold                  u8      u8      0       0..0xFF       betterSinrThreshold              |input;|
                        emergencyStateSinrThreshold1         u8      u8      0       0..0xFF       emergencyStateSinrThreshold1     |input;|
                        emergencyStateSinrThreshold2         u8      u8      0       0..0xFF       emergencyStateSinrThreshold2     |input;|
                        emergencyStateFastIddetWaitWin       u8      u8      0       0..0xFF       emergencyStateFastIddetWaitWin   |input;|
                        emergencyStatePenaltyTime            u8      u8      0       0..0xFF       emergencyStatePenaltyTime        |input;|

                        amendMeasResultSinrThreshold1        u8      u8      0       0..0xFF       amendMeasResultSinrThreshold1    |input;|
                        amendMeasResultSinrThreshold2        u8      u8      0       0..0xFF       amendMeasResultSinrThreshold2    |input;|
                        amendMeasResultSinrOffSet1           u8      u8      0       0..0xFF       amendMeasResultSinrOffSet1       |input;|
                        amendMeasResultSinrOffSet2           u8      u8      0       0..0xFF       amendMeasResultSinrOffSet2       |input;|
                        
                        sinrIntraSearchThsd        u8      u8      0       0..0xFF       sinrIntraSearchThsd    |input;|
                        sinrInterSearchThsd        u8      u8      0       0..0xFF       sinrInterSearchThsd    |input;|
                        interMeasThsd              u8      u8      0       0..0xFF       interMeasThsd          |input;|
                        interSinrDis               u8      u8      0       0..0xFF       interSinrDis           |input;|
                        
                        // u8  reserved[6] --> reserved[2]
                        reserved[2]    struct     begin
                            reserved[0]           u8      u8      0       0..0xFF       reserved[0]       |input;|
                            reserved[1]           u8      u8      0       0..0xFF       reserved[0]       |input;|
                        reserved[2]    struct     end
                                                  
                  idleOptimizedFeature      struct      end
                  
                  
                  

                  // T_TraceConfig         traceConfig;
                  traceConfig          struct            begin
                 
                      // traCategoryControl     u32
                      traCategoryControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     S1           |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     S2           |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     M1           |select;0:disable;1:enable;|
                           bit03     u32     u32    0     0..1     M2           |select;0:disable;1:enable;|
                           bit04     u32     u32    0     0..1     M3           |select;0:disable;1:enable;|
                           bit05     u32     u32    0     0..1     REVS         |select;0:disable;1:enable;|
                           bit06     u32     u32    0     0..1     RES          |select;0:disable;1:enable;|
                           bit07     u32     u32    0     0..1     BUFFER-A/B   |select;0:disable;1:enable;|
                           bit08     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                         
                           bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                         
                           bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                         
                           bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     
                      traCategoryControl     bitgroup     end
                     
                     
                     
                      //lteTraModuleControl    u32
                      lteTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                           bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                         
                           bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                         
                           bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                         
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     
                      lteTraModuleControl     bitgroup     end                
                     
                     
                      // ggeTraModuleControl    u32
                      ggeTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                           bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                           bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                           bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|
                          
                           bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                           bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                           bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                           bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                           bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                           bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                           bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                           bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                           bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                           bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|
                          
                           bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                           bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                           bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                           bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                           bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                           bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                           bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                           bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                           bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                           bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|
                          
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     
                      ggeTraModuleControl     bitgroup     end                                
                                    
                     
                      // pubTraModuleControl    u32
                      pubTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                           bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                           bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                           bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                          
                           bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                          
                           bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                          
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     
                      pubTraModuleControl     bitgroup     end                                
                                                   
                     
                      // phyModuleControl       u32
                      phyModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                           bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                           bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                           bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|
                         
                           bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                           bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                           bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                           bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                           bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                           bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                           bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                           bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                           bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                           bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|
                         
                           bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                           bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                           bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                         
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     
                      phyModuleControl     bitgroup     end                                                
                     
                      
                     traceFlowControl      u32         u32    0          0..0xFFFFFFFF     traceFlowControl    |input;|
                     tracePort             u32         u32    0          0..0xFFFFFFFF     tracePort           |select;0;1;|                   
                     reserved              u32         u32    0x00       0..0xffffffff     reserved            |input;|

   
                       // u32 phyMsgControl[32]
                       phyMsgControl[32]     struct     begin
                     
                          // phyMsgControl[0]    u32
                          phyMsgControl[0]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                        
                               bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                               bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                               
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[0]     bitgroup     end                                                
                                   
                                               
                          // phyMsgControl[1]    u32
                          phyMsgControl[1]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                        
                               bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[1]     bitgroup     end                                                
                                                        
                                              
                
                          // phyMsgControl[2]    u32
                          phyMsgControl[2]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                        
                               bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                  
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[2]     bitgroup     end                        
                         
                                                 
                         
                          // phyMsgControl[3]    u32
                          phyMsgControl[3]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                        
                               bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                 
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[3]     bitgroup     end                        
                         
     
                          // phyMsgControl[4]    u32
                          phyMsgControl[4]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                        
                               bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                   
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[4]     bitgroup     end                     
                         
     
                          // phyMsgControl[5]    u32
                          phyMsgControl[5]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                   
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[5]     bitgroup     end
                          
                          
                          // phyMsgControl[6]    u32
                          phyMsgControl[6]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                  
                               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                            
                               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                        
                          phyMsgControl[6]     bitgroup     end                     
                          
                          
                          
                          // phyMsgControl[7]    u32
                          phyMsgControl[7]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                  
                               bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                          
                               bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                        
                          phyMsgControl[7]     bitgroup     end                     
                          
                          
     
                          // phyMsgControl[8]    u32
                          phyMsgControl[8]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                               bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                               bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                          
                               bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                        
                          phyMsgControl[8]     bitgroup     end
     
     
     
                          // phyMsgControl[9]    u32
                          phyMsgControl[9]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                               bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                  
                               bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                          
                               bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                        
                          phyMsgControl[9]     bitgroup     end         
     
     
     
                          // phyMsgControl[10]    u32
                          phyMsgControl[10]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
     
                               bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                  
                               bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                          
                               bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                        
                          phyMsgControl[10]     bitgroup     end
     
     
     
                          // phyMsgControl[11]    u32
                          phyMsgControl[11]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|
     
                               bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                               bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                     
                               bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                          
                               bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                        
                          phyMsgControl[11]     bitgroup     end
                          
     
     
                          // phyMsgControl[12]    u32
                          phyMsgControl[12]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                                    
                               bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                        
                          phyMsgControl[12]     bitgroup     end
                          
     
     
                          // phyMsgControl[13]    u32
                          phyMsgControl[13]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                               bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                        
                          phyMsgControl[13]     bitgroup     end
     
     
                          // phyMsgControl[14]    u32
                          phyMsgControl[14]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                               bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                        
                          phyMsgControl[14]     bitgroup     end
     
     
     
                          // phyMsgControl[15]    u32
                          phyMsgControl[15]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                               bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                        
                          phyMsgControl[15]     bitgroup     end
     
     
     
                          // phyMsgControl[16]    u32
                          phyMsgControl[16]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                               bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                        
                          phyMsgControl[16]     bitgroup     end
     
     
     
                          // phyMsgControl[17]    u32
                          phyMsgControl[17]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                               bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                               bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                               bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                               bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                               bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                               bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                                  
                               bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                        
                          phyMsgControl[17]     bitgroup     end
     
     
                          // phyMsgControl[18]    u32
                          phyMsgControl[18]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                               bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                               bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                               bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                               bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                               bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                               bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                               bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                               bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                               bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                               bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                               bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                               bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                               bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                               bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                               bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                               bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                               bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                               bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                        
                          phyMsgControl[18]     bitgroup     end
     
     
     
                          // phyMsgControl[19]    u32
                          phyMsgControl[19]     bitgroup     begin     u32
                               bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                               bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                               bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                               bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                               bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                               bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                        
                               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                              
                               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                      
                               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                        
                            phyMsgControl[19]     bitgroup     end
       
       
       
                            // phyMsgControl[20]    u32
                            phyMsgControl[20]     bitgroup     begin     u32
                                 bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                                 bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                                 bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                                 bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                                 bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                                 bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                                 bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                                 bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                                 bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                                 bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                          
                                 bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                
                                 bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                        
                                 bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                 bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[20]     bitgroup     end
    
    
                         // phyMsgControl[21]    u32
                         phyMsgControl[21]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                              bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                              bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                              bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                              bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                     
                              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[21]     bitgroup     end
    
    
    
                         // phyMsgControl[22]    u32
                         phyMsgControl[22]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                              bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                              bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                     
                              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[22]     bitgroup     end
    
    
    
                         // phyMsgControl[23]    u32
                         phyMsgControl[23]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                              bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                              bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                              bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                              bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                              bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                              bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                     
                              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[23]     bitgroup     end
    
                         
    
                         // phyMsgControl[24]    u32
                         phyMsgControl[24]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                     
                              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[24]     bitgroup     end
    
    
                         // phyMsgControl[25]    u32
                         phyMsgControl[25]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     read_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     SI_read_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                     
                              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                       
                         phyMsgControl[25]     bitgroup     end
    
    
    
                         // phyMsgControl[26]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
    
                           phyMsgControl[26]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                         
                              bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                       
                         phyMsgControl[26]     bitgroup     end
    
                         
                         
                         // phyMsgControl[27]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                         phyMsgControl[27]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                         
                              bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                         phyMsgControl[27]     bitgroup     end
                         
                         
                         // phyMsgControl[28]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                         phyMsgControl[28]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                         
                              bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|                
                         phyMsgControl[28]     bitgroup     end
                         
                         
                         // phyMsgControl[29]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                         phyMsgControl[29]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                         
                              bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                       
                         phyMsgControl[29]     bitgroup     end
                         
                         
                         // phyMsgControl[30]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;| 
                         phyMsgControl[30]     bitgroup     begin     u32
                              bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                              bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                       
                              bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                              bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                             
                              bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                         
                              bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                              bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                       
                         phyMsgControl[30]     bitgroup     end
                        
                         
                         // phyMsgControl[31]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                         phyMsgControl[31]     bitgroup     begin     u32
                            bit00     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit01     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit02     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit03     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit04     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit05     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit06     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit07     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit08     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                            bit09     u32     u32    1     0..1     reserved          |select;0:disable;1:enable;|
                                                     
                            bit10     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit11     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit12     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit13     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit14     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit15     u32     u32    1     0..1     reserved           |select;0:disable;1:enable;|
                            bit16     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit17     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit18     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit19     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                           
                            bit20     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit21     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit22     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit23     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit24     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit25     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit26     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit27     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit28     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit29     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                                                                                       
                            bit30     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                            bit31     u32     u32    0     0..1     reserved           |select;0:disable;1:enable;|
                     
                         phyMsgControl[31]     bitgroup     end
                                           
                       
                       phyMsgControl[32]     struct     end
                  
   
   
                        //lteTraModuleControl    u32
                        lteTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                           bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                        lteTraModuleControl     bitgroup     end                
                      
                   
                        // ggeTraModuleControl    u32
                        ggeTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                           bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                           bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                           bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|
        
                           bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                           bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                           bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                           bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                           bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                           bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                           bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                           bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                           bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                           bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|
        
                           bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                           bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                           bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                           bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                           bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                           bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                           bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                           bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                           bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                           bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|
        
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                        ggeTraModuleControl     bitgroup     end                                
                                      
                      
                        // pubTraModuleControl    u32
                        pubTraModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                           bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                           bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                           bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                        pubTraModuleControl     bitgroup     end                                
                                                     
                      
                        // phyModuleControl       u32
                        phyModuleControl     bitgroup     begin     u32
                           bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                           bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                           bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                           bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                           bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                           bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                           bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                           bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                           bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                           bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|
        
                           bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                           bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                           bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                           bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                           bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                           bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                           bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                           bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                           bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                           bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|
        
                           bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                           bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                           bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                           bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                           bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                           bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
        
                        phyModuleControl     bitgroup     end                                                
                                          
                        reserved1[3]            array   u32    0x00     0..0xffffffff     reserved1[3]            |multiedit;|

                        // u16 ggeTraModuleBitMap[32];
                        ggeTraModuleBitMap[32]     struct    begin
                        
                             ggeTraModuleBitMap[0]     u16      u16    0 0..0xFFFF    SXR           |input;|
                             ggeTraModuleBitMap[1]     u16      u16    0 0..0xFFFF    PAL           |input;|
                             ggeTraModuleBitMap[2]     u16      u16    0 0..0xFFFF    L1A           |input;|
                             ggeTraModuleBitMap[3]     u16      u16    0 0..0xFFFF    L1S           |input;|
                             ggeTraModuleBitMap[4]     u16      u16    0 0..0xFFFF    LAP           |input;|
                             ggeTraModuleBitMap[5]     u16      u16    0 0..0xFFFF    RLU           |input;|
                             ggeTraModuleBitMap[6]     u16      u16    0 0..0xFFFF    RLD           |input;|
                             ggeTraModuleBitMap[7]     u16      u16    0 0..0xFFFF    LLC           |input;|
                             ggeTraModuleBitMap[8]     u16      u16    0 0..0xFFFF    MM            |input;|
                             ggeTraModuleBitMap[9]     u16      u16    0 0..0xFFFF    CC            |input;|
                                                                                                
                             ggeTraModuleBitMap[10]    u16      u16    0 0..0xFFFF    SS            |input;|
                             ggeTraModuleBitMap[11]    u16      u16    0 0..0xFFFF    SMS           |input;|
                             ggeTraModuleBitMap[12]    u16      u16    0 0..0xFFFF    SM            |input;|
                             ggeTraModuleBitMap[13]    u16      u16    0 0..0xFFFF    SND           |input;|
                             ggeTraModuleBitMap[14]    u16      u16    0 0..0xFFFF    API           |input;|
                             ggeTraModuleBitMap[15]    u16      u16    0 0..0xFFFF    MMI           |input;|
                             ggeTraModuleBitMap[16]    u16      u16    0 0..0xFFFF    SIM           |input;|
                             ggeTraModuleBitMap[17]    u16      u16    0 0..0xFFFF    AT            |input;|
                             ggeTraModuleBitMap[18]    u16      u16    0 0..0xFFFF    MSSC          |input;|
                             ggeTraModuleBitMap[19]    u16      u16    0 0..0xFFFF    RCO           |input;|
                                                                                                
                             ggeTraModuleBitMap[20]    u16      u16    0 0..0xFFFF    RRI           |input;|
                             ggeTraModuleBitMap[21]    u16      u16    0 0..0xFFFF    RRD           |input;|
                             ggeTraModuleBitMap[22]    u16      u16    0 0..0xFFFF    RLP           |input;|
                             ggeTraModuleBitMap[23]    u16      u16    0 0..0xFFFF    HAL           |input;|
                             ggeTraModuleBitMap[24]    u16      u16    0 0..0xFFFF    BCPU          |input;|
                             ggeTraModuleBitMap[25]    u16      u16    0 0..0xFFFF    CSW           |input;|
                             ggeTraModuleBitMap[26]    u16      u16    0 0..0xFFFF    EDRV          |input;|
                             ggeTraModuleBitMap[27]    u16      u16    0 0..0xFFFF    MCI           |input;|
                             ggeTraModuleBitMap[28]    u16      u16    0 0..0xFFFF    SVC1          |input;|
                             ggeTraModuleBitMap[29]    u16      u16    0 0..0xFFFF    SVC2          |input;|
                                                                                                
                             ggeTraModuleBitMap[30]    u16      u16    0 0..0xFFFF    WCPU          |input;|
                             ggeTraModuleBitMap[31]    u16      u16    0 0..0xFFFF    SXS_NB_ID     |input;|
                                                  
                        ggeTraModuleBitMap[32]     struct    end
                 
                  traceConfig          struct            end
                  
                  // æßÃÂ¿œªØŒ¬≤π∑Ω∞∏÷–C0–ﬁ’˝œ‡πÿ≤Œ ˝
                  // T_crystalTempCompParam  crystalTempCompParam; 
                  crystalTempCompParam     struct     begin
                         tempCompEnable    u8      u8    0 0..0xFF          tempCompEnable         |input;|
                         threshold0        u8      u8    0 0..0xFF          threshold0(Unit:db)    |input;|
                         threshold1        u16     u16   0 0..0xFFFF        threshold1             |input;|
                         mInMsec           u32     u32   0 0..0xFFFFFFFF    mInMsec                |input;|
                         nInMsec           u32     u32   0 0..0xFFFFFFFF    nInMsec                |input;|                  
                  crystalTempCompParam     struct     end
                  
                  // u8   reserved[64];
                  reserved[64]     array    u8    0    0..0xFF     reserved[64]         |multiedit;|                 
                     
         nvmStaticEng          struct       end

                  
         // -----------------------------------------------------------------------------------------------------------------
         //#ifdef LTE_NBIOT_SUPPORT
         //T_NVM_Static_PsCap      nvmStaticPsCap;
         nvmStaticPsCap        struct      begin
         
               lteEqPout            u8       u8    0x17     0..0xff     lteEqPout            |input;|
               reserved[3]          array    u8    0x00     0..0xff     reserved[3]          |multiedit;|

 
               // T_UeCapabilityRequenstedLte   eUtranCapability;
               eUtranCapability     struct      begin
               
                    // T_RadioAccessCapabilityLteNB       radioAccessCapability_NB;
                    radioAccessCapability_NB      struct      begin
                    
                         release                   u8       u8    0     0..0xff     release                   |select;0:rel-13;1:spare7;2:spare6;3:spare5;4:spare4;5:spare3;6:spare2;7:spare1;|
                         ueCategory                u8       u8    0     0..0xff     ueCategory                |select;0:nb1;1:spare7;2:spare6;3:spare5;4:spare4;5:spare3;6:spare2;7:spare1;|
                         multiDRBSupport           u8       u8    1     0..0xff     multiDRBSupport           |select;0:not_support;1:support;|
                         pdcpSupportROHC           u8       u8    0     0..0xff     pdcpSupportROHC           |select;0:not_support;1:support;|
                         pdcpMaxNumROHCSessions    u8       u8    0     0..0xff     pdcpMaxNumROHCSessions    |select;0:not_support;1:support;|

                         // phyParameters
                         multiToneSupport          u8       u8    0        0..1       multiToneSupport          |select;0:not_support;1:support;|
                         multiCarrierSupport       u8       u8    0        0..1       multiCarrierSupport       |select;0:not_support;1:support;|

                         // RF Para
                         supportBandNum           u8       u8    0x05     1..64       supportBandNum            |input;|
                        
    
                         // T_SupportedBandNB   supportedBandEutra[10]; --> 10 * 4
                         supportedBandEutra[10]       struct      begin
                         
                             supportedBandEutra[0]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[0]       struct      end


                             supportedBandEutra[1]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[1]       struct      end

 
                             supportedBandEutra[2]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[2]       struct      end
                          
                          
                             supportedBandEutra[3]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[3]       struct      end


                             supportedBandEutra[4]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[4]       struct      end
 

                             supportedBandEutra[5]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[5]       struct      end


                             supportedBandEutra[6]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[6]       struct      end


                             supportedBandEutra[7]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[7]       struct      end


                             supportedBandEutra[8]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[8]       struct      end
    

                             supportedBandEutra[9]       struct      begin                             
                                  freqBandIndicator       u16      u16   0x00   0..0xFF    freqBandIndicator      |input;|
                                  multiNSPmaxSupport      u8       u8    1      0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                                  reserved                u8       u8    0x00   0..0xFF     reserved              |input;|
                             supportedBandEutra[9]       struct      end
                             
                         supportedBandEutra[10]       struct      end
                         

                          multiNSPmaxSupport           u8       u8    0x05     0..1        multiNSPmaxSupport    |select;0:not_support;1:support;|
                          switchBs                     u8       u8    0x00     0..1        band_searchø™πÿ       |select;0:switch_off;1:swtich_on;|
                          reserved[2]                  array    u8    0x00     0..0xFF     reserved[2]           |multiedit;|
                       
                    radioAccessCapability_NB      struct      end

                       
                    // T_SecurityCapability               securityCapbility;
                    securityCapbility             struct       begin                
                         lteCipheringAlgorithmCap              u16    u16   0x0f   0..0xFFFF     lteCipheringAlgorithmCap              |input;|
                         lteIntegrityProtectionAlgorithmCap    u16    u16   0x0f   0..0xFFFF     lteIntegrityProtectionAlgorithmCap    |input;|
                    securityCapbility             struct       end
               
               eUtranCapability     struct      end
               
               
               // T_freqlist_for_poweron_NB     freqlist_for_poweron_NB;
               freqlist_for_poweron_NB     struct    begin
               
                      freq_num          u8         u8    0x00    0..9         freq_num         |input;|
                      reserved1[3]      array      u8    0x00    0..0xFF      reserved1[3]     |multiedit;|
                      
                      // T_NvCarrierFreqNB     freq[MAX_POWER_ON_FREQ_LEN] --> MAX_POWER_ON_FREQ_LEN = 10
                      freq[10]         struct       begin
                      
                          freq[0]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[0]         struct       end

                      
                          freq[1]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[1]         struct       end


                          freq[2]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[2]         struct       end
                          

                          freq[3]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[3]         struct       end
                          
                          
                          freq[4]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[4]         struct       end                          


                          freq[5]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[5]         struct       end

 
                          freq[6]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[6]         struct       end 


                          freq[7]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[7]         struct       end


                          freq[8]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[8]         struct       end


                          freq[9]         struct       begin
                               earfcn           u32        u32      0x00     0..262143     NB-IoT_carrier_frequency      |input;|
                               offset           s8         s8       0x00     -20..18       NB-IoT_channel_number_offset  |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                               reserved[3]      array      u8       0x00      0..0xFF      reserved[3]                   |multiedit;|                               
                          freq[9]         struct       end
                                                                          
                      freq[10]         struct       end
                      
                      reserved2[64]      array      u8    0x00    0..0xFF     reserved2[64]     |multiedit;|               
               
               freqlist_for_poweron_NB     struct    end
                           
               reserved1[60]         array    u8    0x00     0..0xff     reserved1[60]           |multiedit;|
         
         nvmStaticPsCap        struct      end
         
            
         // T_NVM_Static_Mtc        nvmStaticMTC;

         scrambleMode            u8       u8    0x00     0..0xff     scrambleMode                               |input;|
         rsrpOffset              s8       s8    0x00     -50..50     T√¸¡Óøÿ÷∆rsrpº”¥ÛªÚºı–°µƒ“ª∏ˆoffset        |input;|
         rrcRlsTimer10           u8       u8    0x00     0..0xff     rrcRlsTimer10                              |input;|
         pm                      u8       u8    0x00     0..0xff     PowerMode,»°÷µÕ¨NL1C_POWERSAVE_OPMODE_E    |input;|
         cpReestab               u8       u8    0x00     0..0xff     CP÷ÿΩ®                                     |select;0:≤ª÷ß≥÷CP÷ÿΩ®;1:÷ß≥÷CP÷ÿΩ®;|
         reserved[3]             array    u8    0x00     0..0xff     reserved[3]                                |multiedit;|    
         // --------------------------------------------------------------------------------------------------------------------
    
    
    param    stringArray     end
    
    true  OK
    false ERROR
    
    skipparams 4 
    datalen 1484
    packagesize 400
    combinationflag 1
    HideFlag 1

</2.1 STATIC_NV_write>
   




<2.2 DYNAMIC_NV_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM  |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |input;|
    length         s32     s32     400   0..0xffffffff     length       |input;|
        
    // T_NVM_Dynamic
    param      stringArray     begin
    
        crcdata       u16       u16    0x00    0..0xffff      crcdata     |input;|
        len           u16       u16    0x00    0..0xffff      len         |input;|

        //   T_NVM_Dynamic_PS    nvmDynamicPs;
        nvmDynamicPs      struct    begin
          
              // T_Imsi          imsi
              imsi          struct    begin
                  length          u8        u8    0x00     0x00..0xFF    length        |input;|
                  
                  // u8  imsiCon[MAX_IMSI_LEN-1]; -->MAX_IMSI_LEN = 9
                  imsiCon[8]      struct    begin
                       imsiCon[0]      u8     u8    0xFF     0..0xFF       imsiCon[0]    |input;|
                       imsiCon[1]      u8     u8    0xFF     0..0xFF       imsiCon[1]    |input;|
                       imsiCon[2]      u8     u8    0xFF     0..0xFF       imsiCon[2]    |input;|
                       imsiCon[3]      u8     u8    0xFF     0..0xFF       imsiCon[3]    |input;|
                       imsiCon[4]      u8     u8    0xFF     0..0xFF       imsiCon[4]    |input;|
                       imsiCon[5]      u8     u8    0xFF     0..0xFF       imsiCon[5]    |input;|
                       imsiCon[6]      u8     u8    0xFF     0..0xFF       imsiCon[6]    |input;|
                       imsiCon[7]      u8     u8    0xFF     0..0xFF       imsiCon[7]    |input;|
                  imsiCon[8]      struct    end
                     
                  fillByte        u8        u8    0xFF     0..0xFF       fillByte      |input;|
                  reserved        u16       u16   0x00     0..0xffff     reserved      |multiedit;|
              imsi          struct    end
              
              
              
             // T_Dynamic_nas         lteNas;
             lteNas      struct     begin
             
                 // T_EquvPlmnList  mmcequvPlmn; 
                 mmcequvPlmn   struct    begin
                         
                     // u8 rplmn[MAX_PLMN_LEN]   -->MAX_PLMN_LEN = 3
                     rplmn[3]         struct      begin
                          rplmn[0]   u8     u8   0x00   0x00..0xFF    rplmn[0]         |input;|
                          rplmn[1]   u8     u8   0x00   0x00..0xFF    rplmn[1]         |input;|
                          rplmn[2]   u8     u8   0x00   0x00..0xFF    rplmn[2]         |input;|
                     rplmn[3]         struct      end
                                           
                         
                     // u8   equvPlmnList[MAX_EQU_PLMNS_NUM* MAX_PLMN_LEN + 1]   --> 20*3 + 1     
                     equvPlmnList[61]      struct     begin
                           equvPlmnList[0]       u8     u8   0x00   0x00..0xFF    equvPlmnList[0]   |input;|
                           equvPlmnList[1]       u8     u8   0x00   0x00..0xFF    equvPlmnList[1]   |input;|
                           equvPlmnList[2]       u8     u8   0x00   0x00..0xFF    equvPlmnList[2]   |input;|
                           equvPlmnList[3]       u8     u8   0x00   0x00..0xFF    equvPlmnList[3]   |input;|
                           equvPlmnList[4]       u8     u8   0x00   0x00..0xFF    equvPlmnList[4]   |input;|
                           equvPlmnList[5]       u8     u8   0x00   0x00..0xFF    equvPlmnList[5]   |input;|
                           equvPlmnList[6]       u8     u8   0x00   0x00..0xFF    equvPlmnList[6]   |input;|
                           equvPlmnList[7]       u8     u8   0x00   0x00..0xFF    equvPlmnList[7]   |input;|
                           equvPlmnList[8]       u8     u8   0x00   0x00..0xFF    equvPlmnList[8]   |input;|
                           equvPlmnList[9]       u8     u8   0x00   0x00..0xFF    equvPlmnList[9]   |input;|
                                                                                                  
                           equvPlmnList[10]      u8     u8   0x00   0x00..0xFF    equvPlmnList[10]  |input;|
                           equvPlmnList[11]      u8     u8   0x00   0x00..0xFF    equvPlmnList[11]  |input;|
                           equvPlmnList[12]      u8     u8   0x00   0x00..0xFF    equvPlmnList[12]  |input;|
                           equvPlmnList[13]      u8     u8   0x00   0x00..0xFF    equvPlmnList[13]  |input;|
                           equvPlmnList[14]      u8     u8   0x00   0x00..0xFF    equvPlmnList[14]  |input;|
                           equvPlmnList[15]      u8     u8   0x00   0x00..0xFF    equvPlmnList[15]  |input;|
                           equvPlmnList[16]      u8     u8   0x00   0x00..0xFF    equvPlmnList[16]  |input;|
                           equvPlmnList[17]      u8     u8   0x00   0x00..0xFF    equvPlmnList[17]  |input;|
                           equvPlmnList[18]      u8     u8   0x00   0x00..0xFF    equvPlmnList[18]  |input;|
                           equvPlmnList[19]      u8     u8   0x00   0x00..0xFF    equvPlmnList[19]  |input;|
                                                                                                  
                           equvPlmnList[20]      u8     u8   0x00   0x00..0xFF    equvPlmnList[20]  |input;|
                           equvPlmnList[21]      u8     u8   0x00   0x00..0xFF    equvPlmnList[21]  |input;|
                           equvPlmnList[22]      u8     u8   0x00   0x00..0xFF    equvPlmnList[22]  |input;|
                           equvPlmnList[23]      u8     u8   0x00   0x00..0xFF    equvPlmnList[23]  |input;|
                           equvPlmnList[24]      u8     u8   0x00   0x00..0xFF    equvPlmnList[24]  |input;|
                           equvPlmnList[25]      u8     u8   0x00   0x00..0xFF    equvPlmnList[25]  |input;|
                           equvPlmnList[26]      u8     u8   0x00   0x00..0xFF    equvPlmnList[26]  |input;|
                           equvPlmnList[27]      u8     u8   0x00   0x00..0xFF    equvPlmnList[27]  |input;|
                           equvPlmnList[28]      u8     u8   0x00   0x00..0xFF    equvPlmnList[28]  |input;|
                           equvPlmnList[29]      u8     u8   0x00   0x00..0xFF    equvPlmnList[29]  |input;|
                                                                                                  
                           equvPlmnList[30]      u8     u8   0x00   0x00..0xFF    equvPlmnList[30]  |input;|
                           equvPlmnList[31]      u8     u8   0x00   0x00..0xFF    equvPlmnList[31]  |input;|
                           equvPlmnList[32]      u8     u8   0x00   0x00..0xFF    equvPlmnList[32]  |input;|
                           equvPlmnList[33]      u8     u8   0x00   0x00..0xFF    equvPlmnList[33]  |input;|
                           equvPlmnList[34]      u8     u8   0x00   0x00..0xFF    equvPlmnList[34]  |input;|
                           equvPlmnList[35]      u8     u8   0x00   0x00..0xFF    equvPlmnList[35]  |input;|
                           equvPlmnList[36]      u8     u8   0x00   0x00..0xFF    equvPlmnList[36]  |input;|
                           equvPlmnList[37]      u8     u8   0x00   0x00..0xFF    equvPlmnList[37]  |input;|
                           equvPlmnList[38]      u8     u8   0x00   0x00..0xFF    equvPlmnList[38]  |input;|
                           equvPlmnList[39]      u8     u8   0x00   0x00..0xFF    equvPlmnList[39]  |input;|
                                                                                                  
                           equvPlmnList[40]      u8     u8   0x00   0x00..0xFF    equvPlmnList[40]  |input;|
                           equvPlmnList[41]      u8     u8   0x00   0x00..0xFF    equvPlmnList[41]  |input;|
                           equvPlmnList[42]      u8     u8   0x00   0x00..0xFF    equvPlmnList[42]  |input;|
                           equvPlmnList[43]      u8     u8   0x00   0x00..0xFF    equvPlmnList[43]  |input;|
                           equvPlmnList[44]      u8     u8   0x00   0x00..0xFF    equvPlmnList[44]  |input;|
                           equvPlmnList[45]      u8     u8   0x00   0x00..0xFF    equvPlmnList[45]  |input;|
                           equvPlmnList[46]      u8     u8   0x00   0x00..0xFF    equvPlmnList[46]  |input;|
                           equvPlmnList[47]      u8     u8   0x00   0x00..0xFF    equvPlmnList[47]  |input;|
                           equvPlmnList[48]      u8     u8   0x00   0x00..0xFF    equvPlmnList[48]  |input;|
                           equvPlmnList[49]      u8     u8   0x00   0x00..0xFF    equvPlmnList[49]  |input;|
                                                                                                  
                           equvPlmnList[50]      u8     u8   0x00   0x00..0xFF    equvPlmnList[50]  |input;|
                           equvPlmnList[51]      u8     u8   0x00   0x00..0xFF    equvPlmnList[51]  |input;|
                           equvPlmnList[52]      u8     u8   0x00   0x00..0xFF    equvPlmnList[52]  |input;|
                           equvPlmnList[53]      u8     u8   0x00   0x00..0xFF    equvPlmnList[53]  |input;|
                           equvPlmnList[54]      u8     u8   0x00   0x00..0xFF    equvPlmnList[54]  |input;|
                           equvPlmnList[55]      u8     u8   0x00   0x00..0xFF    equvPlmnList[55]  |input;|
                           equvPlmnList[56]      u8     u8   0x00   0x00..0xFF    equvPlmnList[56]  |input;|
                           equvPlmnList[57]      u8     u8   0x00   0x00..0xFF    equvPlmnList[57]  |input;|
                           equvPlmnList[58]      u8     u8   0x00   0x00..0xFF    equvPlmnList[58]  |input;|
                           equvPlmnList[59]      u8     u8   0x00   0x00..0xFF    equvPlmnList[59]  |input;|
                                                                                                  
                           equvPlmnList[60]      u8     u8   0x00   0x00..0xFF    equvPlmnList[60]  |input;|
                        
                     equvPlmnList[61]      struct     end
                                       
                 mmcequvPlmn   struct    end
                 

                 // u16  mmcprevUsedLteFreq[MAX_PREV_USED_LTE_FREQ_LEN] --> MAX_PREV_USED_LTE_FREQ_LEN = 20-->10
                 // u16-->u32       20181013
                 mmcprevUsedLteFreq[10]      struct     begin 
                     mmcprevUsedLteFreq[0]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[0]     |input;|
                     mmcprevUsedLteFreq[1]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[1]     |input;|
                     mmcprevUsedLteFreq[2]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[2]     |input;|
                     mmcprevUsedLteFreq[3]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[3]     |input;|
                     mmcprevUsedLteFreq[4]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[4]     |input;|
                     mmcprevUsedLteFreq[5]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[5]     |input;|
                     mmcprevUsedLteFreq[6]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[6]     |input;|
                     mmcprevUsedLteFreq[7]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[7]     |input;|
                     mmcprevUsedLteFreq[8]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[8]     |input;|
                     mmcprevUsedLteFreq[9]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[9]     |input;|                                                                                                                 
                 mmcprevUsedLteFreq[10]      struct     end 
                                                                                                                                       
                          
                 // u8   ltePrevUsedBand[8]
                 ltePrevUsedBand[8]    struct    begin
                     ltePrevUsedBand[0]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[0]    |input;|
                     ltePrevUsedBand[1]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[1]    |input;|
                     ltePrevUsedBand[2]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[2]    |input;|
                     ltePrevUsedBand[3]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[3]    |input;|
                     ltePrevUsedBand[4]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[4]    |input;|
                     ltePrevUsedBand[5]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[5]    |input;|
                     ltePrevUsedBand[6]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[6]    |input;|
                     ltePrevUsedBand[7]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[7]    |input;|            
                 ltePrevUsedBand[8]    struct    end
                 
                 
                 //defaultPcoLen   u16     u16       0x00        0x00..0xFFFF    defaultPcoLen    |input;|

                 // u8  defaultPco[MAX_PCO_LEN + 2] --> MAX_PCO_LEN = 512
                 //defaultPco[514]    array    u8   0x00   0..0xFF    defaultPco     |multiedit;|
                 
                 
                 // T_EpsLoci        epsLoci;
                 epsLoci       struct      begin                 
                       guti[12]          array      u8      0xFF    0..0xFF        guti           |multiedit;|
                       regTai[5]         array      u8      0xFF    0..0xFF        regTai         |multiedit;|
                       updateStatus      u8         u8      0xff    0..0xFF        updateStatus   |input;|
                       reserved[34]      array      u8      0xFF    0..0xFF        reserved       |multiedit;|
                 epsLoci       struct      end
                 
                 
                 // T_EpsNSC         epsNsc;
                 epsNsc        struct      begin
                       length             u8         u8      0x00    0..0xFF        length         |input;|
                       epsNsc[64]         array      u8      0xFF    0..0xFF        epsNsc         |multiedit;|
                       reserved[67]       array      u8      0xFF    0..0xFF        reserved       |multiedit;|                
                 epsNsc        struct      end
                 
                 
                 // T_NasTimerBackup nasTimer;  
                 nasTimer     struct     begin
                                                     
                        t3245RemainLen       u32      u32     0x00   0..0xFFFFFFFF     t3245RemainLen       |input;|
                        t3346RemainLen       u32      u32     0x00   0..0xFFFFFFFF     t3346RemainLen       |input;|
                        t3346StartPlmn[3]    array    u8      0xFF   0..0xFF           t3346StartPlmn       |multiedit;|
                        t3346ExceptionData   u8       u8      0x00   0x00..0xFF        t3346ExceptionData   |input;|
                        t3346LowPriority     u8       u8      0x00   0x00..0xFF        t3346LowPriority     |input;|
                        t3396bakupNum        u8       u8      0x00   0x00..0xFF        t3396bakupNum        |input;|
                        reserved[2]          array    u8      0xFF   0..0xFF           reserved             |multiedit;|

                        // T_T3396_BakupInfo   t3396BakupInfo[MAX_T3396_BACKUP_NUM] -->MAX_T3396_BACKUP_NUM = 4
                        t3396BakupInfo[4]        struct      begin
                        
                             t3396BakupInfo[0]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                 // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[0]        struct      end

                             
                             t3396BakupInfo[1]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[1]        struct      end                             


                             t3396BakupInfo[2]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[2]        struct      end


                             t3396BakupInfo[3]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[3]        struct      end
                        
                        t3396BakupInfo[4]        struct      end
                        
                        
                        // T_EmmT3402Info      emmT3402Info
                        emmT3402Info          struct      begin
                              t3402Value        u32     u32     0x00    0..0xFFFFFFFF       t3402Value         |input;|
                              rejPlmn[3]        array   u8      0xFF    0..0xFF             rejPlmn[3]         |multiedit;|                                  
                              reserved          u8      u8      0x00    0..0xFF             reserved           |input;|
                        emmT3402Info          struct      end
                        
                     
                        reserved1[128]       array   u8      0xFF    0..0xFF       reserved1[128]        |multiedit;|                                  
                        
                 nasTimer     struct     end



                 GsmBaNb           u8      u8      0x00    0x00..0xFF          GsmBaNb           |input;|
                 GsmBaBandList     u8      u8      0x00    0x00..0xFF          GsmBaBandList     |input;|
                 
                 // u16              GsmBa[MAX_PREV_USED_GSM_BA_NUM ]  --> 16 + 1-->33
                 GsmBa       struct      begin
                 
                      GsmBa[0]           u16     u16       0x00    0x00..0xFFFF        GsmBa[0]           |input;|
                      GsmBa[1]           u16     u16       0x00    0x00..0xFFFF        GsmBa[1]           |input;|
                      GsmBa[2]           u16     u16       0x00    0x00..0xFFFF        GsmBa[2]           |input;|
                      GsmBa[3]           u16     u16       0x00    0x00..0xFFFF        GsmBa[3]           |input;|
                      GsmBa[4]           u16     u16       0x00    0x00..0xFFFF        GsmBa[4]           |input;|
                      GsmBa[5]           u16     u16       0x00    0x00..0xFFFF        GsmBa[5]           |input;|
                      GsmBa[6]           u16     u16       0x00    0x00..0xFFFF        GsmBa[6]           |input;|
                      GsmBa[7]           u16     u16       0x00    0x00..0xFFFF        GsmBa[7]           |input;|
                      GsmBa[8]           u16     u16       0x00    0x00..0xFFFF        GsmBa[8]           |input;|
                      GsmBa[9]           u16     u16       0x00    0x00..0xFFFF        GsmBa[9]           |input;|
                                                                                                
                      GsmBa[10]          u16     u16       0x00    0x00..0xFFFF        GsmBa[10]          |input;|
                      GsmBa[11]          u16     u16       0x00    0x00..0xFFFF        GsmBa[11]          |input;|
                      GsmBa[12]          u16     u16       0x00    0x00..0xFFFF        GsmBa[12]          |input;|
                      GsmBa[13]          u16     u16       0x00    0x00..0xFFFF        GsmBa[13]          |input;|
                      GsmBa[14]          u16     u16       0x00    0x00..0xFFFF        GsmBa[14]          |input;|
                      GsmBa[15]          u16     u16       0x00    0x00..0xFFFF        GsmBa[15]          |input;|
                      GsmBa[16]          u16     u16       0x00    0x00..0xFFFF        GsmBa[16]          |input;|
                      GsmBa[17]          u16     u16       0x00    0x00..0xFFFF        GsmBa[17]          |input;|
                      GsmBa[18]          u16     u16       0x00    0x00..0xFFFF        GsmBa[18]          |input;|
                      GsmBa[19]          u16     u16       0x00    0x00..0xFFFF        GsmBa[19]          |input;|

                      GsmBa[20]          u16     u16       0x00    0x00..0xFFFF        GsmBa[20]          |input;|
                      GsmBa[21]          u16     u16       0x00    0x00..0xFFFF        GsmBa[21]          |input;|
                      GsmBa[22]          u16     u16       0x00    0x00..0xFFFF        GsmBa[22]          |input;|
                      GsmBa[23]          u16     u16       0x00    0x00..0xFFFF        GsmBa[23]          |input;|
                      GsmBa[24]          u16     u16       0x00    0x00..0xFFFF        GsmBa[24]          |input;|
                      GsmBa[25]          u16     u16       0x00    0x00..0xFFFF        GsmBa[25]          |input;|
                      GsmBa[26]          u16     u16       0x00    0x00..0xFFFF        GsmBa[26]          |input;|
                      GsmBa[27]          u16     u16       0x00    0x00..0xFFFF        GsmBa[27]          |input;|
                      GsmBa[28]          u16     u16       0x00    0x00..0xFFFF        GsmBa[28]          |input;|
                      GsmBa[29]          u16     u16       0x00    0x00..0xFFFF        GsmBa[29]          |input;|

                      GsmBa[30]          u16     u16       0x00    0x00..0xFFFF        GsmBa[30]          |input;|
                      GsmBa[31]          u16     u16       0x00    0x00..0xFFFF        GsmBa[31]          |input;|
                      GsmBa[32]          u16     u16       0x00    0x00..0xFFFF        GsmBa[32]          |input;|

                 GsmBa       struct      end
                  
                 
                         
             lteNas      struct     end
             
             
             // ------------------------------------------------------------------------
             // #ifdef  LTE_NBIOT_SUPPORT
             // T_Dynamic_nas         nbnas;
             nbnas         struct       begin
             
                 // T_EquvPlmnList  mmcequvPlmn; 
                 mmcequvPlmn   struct    begin
                         
                     // u8 rplmn[MAX_PLMN_LEN]   -->MAX_PLMN_LEN = 3
                     rplmn[3]         struct      begin
                          rplmn[0]   u8     u8   0x00   0x00..0xFF    rplmn[0]         |input;|
                          rplmn[1]   u8     u8   0x00   0x00..0xFF    rplmn[1]         |input;|
                          rplmn[2]   u8     u8   0x00   0x00..0xFF    rplmn[2]         |input;|
                     rplmn[3]         struct      end
                                           
                         
                     // u8   equvPlmnList[MAX_EQU_PLMNS_NUM* MAX_PLMN_LEN + 1]   --> 20*3 + 1     
                     equvPlmnList[61]      struct     begin
                             equvPlmnList[0]       u8     u8   0x00   0x00..0xFF    equvPlmnList[0]   |input;|
                             equvPlmnList[1]       u8     u8   0x00   0x00..0xFF    equvPlmnList[1]   |input;|
                             equvPlmnList[2]       u8     u8   0x00   0x00..0xFF    equvPlmnList[2]   |input;|
                             equvPlmnList[3]       u8     u8   0x00   0x00..0xFF    equvPlmnList[3]   |input;|
                             equvPlmnList[4]       u8     u8   0x00   0x00..0xFF    equvPlmnList[4]   |input;|
                             equvPlmnList[5]       u8     u8   0x00   0x00..0xFF    equvPlmnList[5]   |input;|
                             equvPlmnList[6]       u8     u8   0x00   0x00..0xFF    equvPlmnList[6]   |input;|
                             equvPlmnList[7]       u8     u8   0x00   0x00..0xFF    equvPlmnList[7]   |input;|
                             equvPlmnList[8]       u8     u8   0x00   0x00..0xFF    equvPlmnList[8]   |input;|
                             equvPlmnList[9]       u8     u8   0x00   0x00..0xFF    equvPlmnList[9]   |input;|
                                                                                                    
                             equvPlmnList[10]      u8     u8   0x00   0x00..0xFF    equvPlmnList[10]  |input;|
                             equvPlmnList[11]      u8     u8   0x00   0x00..0xFF    equvPlmnList[11]  |input;|
                             equvPlmnList[12]      u8     u8   0x00   0x00..0xFF    equvPlmnList[12]  |input;|
                             equvPlmnList[13]      u8     u8   0x00   0x00..0xFF    equvPlmnList[13]  |input;|
                             equvPlmnList[14]      u8     u8   0x00   0x00..0xFF    equvPlmnList[14]  |input;|
                             equvPlmnList[15]      u8     u8   0x00   0x00..0xFF    equvPlmnList[15]  |input;|
                             equvPlmnList[16]      u8     u8   0x00   0x00..0xFF    equvPlmnList[16]  |input;|
                             equvPlmnList[17]      u8     u8   0x00   0x00..0xFF    equvPlmnList[17]  |input;|
                             equvPlmnList[18]      u8     u8   0x00   0x00..0xFF    equvPlmnList[18]  |input;|
                             equvPlmnList[19]      u8     u8   0x00   0x00..0xFF    equvPlmnList[19]  |input;|
                                                                                                    
                             equvPlmnList[20]      u8     u8   0x00   0x00..0xFF    equvPlmnList[20]  |input;|
                             equvPlmnList[21]      u8     u8   0x00   0x00..0xFF    equvPlmnList[21]  |input;|
                             equvPlmnList[22]      u8     u8   0x00   0x00..0xFF    equvPlmnList[22]  |input;|
                             equvPlmnList[23]      u8     u8   0x00   0x00..0xFF    equvPlmnList[23]  |input;|
                             equvPlmnList[24]      u8     u8   0x00   0x00..0xFF    equvPlmnList[24]  |input;|
                             equvPlmnList[25]      u8     u8   0x00   0x00..0xFF    equvPlmnList[25]  |input;|
                             equvPlmnList[26]      u8     u8   0x00   0x00..0xFF    equvPlmnList[26]  |input;|
                             equvPlmnList[27]      u8     u8   0x00   0x00..0xFF    equvPlmnList[27]  |input;|
                             equvPlmnList[28]      u8     u8   0x00   0x00..0xFF    equvPlmnList[28]  |input;|
                             equvPlmnList[29]      u8     u8   0x00   0x00..0xFF    equvPlmnList[29]  |input;|
                                                                                                    
                             equvPlmnList[30]      u8     u8   0x00   0x00..0xFF    equvPlmnList[30]  |input;|
                             equvPlmnList[31]      u8     u8   0x00   0x00..0xFF    equvPlmnList[31]  |input;|
                             equvPlmnList[32]      u8     u8   0x00   0x00..0xFF    equvPlmnList[32]  |input;|
                             equvPlmnList[33]      u8     u8   0x00   0x00..0xFF    equvPlmnList[33]  |input;|
                             equvPlmnList[34]      u8     u8   0x00   0x00..0xFF    equvPlmnList[34]  |input;|
                             equvPlmnList[35]      u8     u8   0x00   0x00..0xFF    equvPlmnList[35]  |input;|
                             equvPlmnList[36]      u8     u8   0x00   0x00..0xFF    equvPlmnList[36]  |input;|
                             equvPlmnList[37]      u8     u8   0x00   0x00..0xFF    equvPlmnList[37]  |input;|
                             equvPlmnList[38]      u8     u8   0x00   0x00..0xFF    equvPlmnList[38]  |input;|
                             equvPlmnList[39]      u8     u8   0x00   0x00..0xFF    equvPlmnList[39]  |input;|
                                                                                                    
                             equvPlmnList[40]      u8     u8   0x00   0x00..0xFF    equvPlmnList[40]  |input;|
                             equvPlmnList[41]      u8     u8   0x00   0x00..0xFF    equvPlmnList[41]  |input;|
                             equvPlmnList[42]      u8     u8   0x00   0x00..0xFF    equvPlmnList[42]  |input;|
                             equvPlmnList[43]      u8     u8   0x00   0x00..0xFF    equvPlmnList[43]  |input;|
                             equvPlmnList[44]      u8     u8   0x00   0x00..0xFF    equvPlmnList[44]  |input;|
                             equvPlmnList[45]      u8     u8   0x00   0x00..0xFF    equvPlmnList[45]  |input;|
                             equvPlmnList[46]      u8     u8   0x00   0x00..0xFF    equvPlmnList[46]  |input;|
                             equvPlmnList[47]      u8     u8   0x00   0x00..0xFF    equvPlmnList[47]  |input;|
                             equvPlmnList[48]      u8     u8   0x00   0x00..0xFF    equvPlmnList[48]  |input;|
                             equvPlmnList[49]      u8     u8   0x00   0x00..0xFF    equvPlmnList[49]  |input;|
                                                                                                    
                             equvPlmnList[50]      u8     u8   0x00   0x00..0xFF    equvPlmnList[50]  |input;|
                             equvPlmnList[51]      u8     u8   0x00   0x00..0xFF    equvPlmnList[51]  |input;|
                             equvPlmnList[52]      u8     u8   0x00   0x00..0xFF    equvPlmnList[52]  |input;|
                             equvPlmnList[53]      u8     u8   0x00   0x00..0xFF    equvPlmnList[53]  |input;|
                             equvPlmnList[54]      u8     u8   0x00   0x00..0xFF    equvPlmnList[54]  |input;|
                             equvPlmnList[55]      u8     u8   0x00   0x00..0xFF    equvPlmnList[55]  |input;|
                             equvPlmnList[56]      u8     u8   0x00   0x00..0xFF    equvPlmnList[56]  |input;|
                             equvPlmnList[57]      u8     u8   0x00   0x00..0xFF    equvPlmnList[57]  |input;|
                             equvPlmnList[58]      u8     u8   0x00   0x00..0xFF    equvPlmnList[58]  |input;|
                             equvPlmnList[59]      u8     u8   0x00   0x00..0xFF    equvPlmnList[59]  |input;|
                                                                                                    
                             equvPlmnList[60]      u8     u8   0x00   0x00..0xFF    equvPlmnList[60]  |input;|
                        
                     equvPlmnList[61]      struct     end
                                       
                 mmcequvPlmn   struct    end
                 

                 // u16  mmcprevUsedLteFreq[MAX_PREV_USED_LTE_FREQ_LEN] --> MAX_PREV_USED_LTE_FREQ_LEN = 20-->10
                 // u16-->u32       20181013
                 mmcprevUsedLteFreq[10]      struct     begin 
                     mmcprevUsedLteFreq[0]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[0]     |input;|
                     mmcprevUsedLteFreq[1]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[1]     |input;|
                     mmcprevUsedLteFreq[2]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[2]     |input;|
                     mmcprevUsedLteFreq[3]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[3]     |input;|
                     mmcprevUsedLteFreq[4]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[4]     |input;|
                     mmcprevUsedLteFreq[5]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[5]     |input;|
                     mmcprevUsedLteFreq[6]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[6]     |input;|
                     mmcprevUsedLteFreq[7]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[7]     |input;|
                     mmcprevUsedLteFreq[8]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[8]     |input;|
                     mmcprevUsedLteFreq[9]     u32     u32   0x00   0x00..0xffffffff     mmcprevUsedLteFreq[9]     |input;|                                                                                                                 
                 mmcprevUsedLteFreq[10]      struct     end                                                                                                                                                                                                         
                          
                 // u8   ltePrevUsedBand[8]
                 ltePrevUsedBand[8]    struct    begin
                     ltePrevUsedBand[0]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[0]    |input;|
                     ltePrevUsedBand[1]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[1]    |input;|
                     ltePrevUsedBand[2]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[2]    |input;|
                     ltePrevUsedBand[3]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[3]    |input;|
                     ltePrevUsedBand[4]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[4]    |input;|
                     ltePrevUsedBand[5]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[5]    |input;|
                     ltePrevUsedBand[6]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[6]    |input;|
                     ltePrevUsedBand[7]   u8     u8      0x00        0x00..0xFF    ltePrevUsedBand[7]    |input;|            
                 ltePrevUsedBand[8]    struct    end
                 
                 
                 // defaultPcoLen   u16     u16       0x00        0x00..0xFFFF    defaultPcoLen    |input;|

                 // u8  defaultPco[MAX_PCO_LEN + 2] --> MAX_PCO_LEN = 512
                 // defaultPco[514]    array    u8   0x00   0..0xFF    defaultPco     |multiedit;|
                 
                 
                 // T_EpsLoci        epsLoci;
                 epsLoci       struct      begin                 
                       guti[12]          array      u8      0xFF    0..0xFF        guti           |multiedit;|
                       regTai[5]         array      u8      0xFF    0..0xFF        regTai         |multiedit;|
                       updateStatus      u8         u8      0xff    0..0xFF        updateStatus   |input;|
                       reserved[34]      array      u8      0xFF    0..0xFF        reserved       |multiedit;|
                 epsLoci       struct      end
                 
                 
                 // T_EpsNSC         epsNsc;
                 epsNsc        struct      begin
                       length             u8         u8      0x00    0..0xFF        length         |input;|
                       epsNsc[64]         array      u8      0xFF    0..0xFF        epsNsc         |multiedit;|
                       reserved[67]       array      u8      0xFF    0..0xFF        reserved       |multiedit;|                
                 epsNsc        struct      end
                 
                 
                 // T_NasTimerBackup nasTimer;  
                 nasTimer     struct     begin
                                                     
                        t3245RemainLen       u32      u32     0x00   0..0xFFFFFFFF     t3245RemainLen       |input;|
                        t3346RemainLen       u32      u32     0x00   0..0xFFFFFFFF     t3346RemainLen       |input;|
                        t3346StartPlmn[3]    array    u8      0xFF   0..0xFF           t3346StartPlmn       |multiedit;|
                        t3346ExceptionData   u8       u8      0x00   0x00..0xFF        t3346ExceptionData   |input;|
                        t3346LowPriority     u8       u8      0x00   0x00..0xFF        t3346LowPriority     |input;|
                        t3396bakupNum        u8       u8      0x00   0x00..0xFF        t3396bakupNum        |input;|
                        reserved[2]          array    u8      0xFF   0..0xFF           reserved             |multiedit;|

                        // T_T3396_BakupInfo   t3396BakupInfo[MAX_T3396_BACKUP_NUM] -->MAX_T3396_BACKUP_NUM = 4
                        t3396BakupInfo[4]        struct      begin
                        
                             t3396BakupInfo[0]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[0]        struct      end

                             
                             t3396BakupInfo[1]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[1]        struct      end                             


                             t3396BakupInfo[2]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[2]        struct      end


                             t3396BakupInfo[3]        struct      begin                        
                                 t3396RemainLen        u32     u32     0x00    0..0xFFFFFFFF       t3396RemainLen         |input;|
                                 apnLen                u8      u8      0x00    0x00..0xFF          apnLen                 |input;|
                                 StartPlmn[3]          array   u8      0xFF    0..0xFF             StartPlmn              |multiedit;|
                                   
                                  // u8    [MAX_BACKUP_APN_LEN] ---> MAX_BACKUP_APN_LEN = 32
                                 t3396Apn[32]          array   u8      0xFF    0..0xFF             t3396Apn              |multiedit;|
                                 BackOffProc           u8      u8      0x00    0x00..0xFF          BackOffProc           |input;|
                                 lowPrioInd            u8      u8      0x00    0x00..0xFF          lowPrioInd            |input;|
                                 reserved[2]           array   u8      0xFF    0..0xFF             reserved[2]           |multiedit;|                                  
                             t3396BakupInfo[3]        struct      end
                        
                        t3396BakupInfo[4]        struct      end
                        
                        
                        // T_EmmT3402Info      emmT3402Info
                        emmT3402Info          struct      begin
                              t3402Value        u32     u32     0x00    0..0xFFFFFFFF       t3402Value         |input;|
                              rejPlmn[3]        array   u8      0xFF    0..0xFF             rejPlmn[3]         |multiedit;|                                  
                              reserved          u8      u8      0x00    0..0xFF             reserved           |input;|
                        emmT3402Info          struct      end
                        
                     
                        reserved1[128]       array   u8      0xFF    0..0xFF       reserved1[128]        |multiedit;|                                  
                        
                 nasTimer     struct     end


                 
                 GsmBaNb           u8      u8      0x00    0x00..0xFF          GsmBaNb           |input;|
                 GsmBaBandList     u8      u8      0x00    0x00..0xFF          GsmBaBandList     |input;|
                 
                 // u16              GsmBa[MAX_PREV_USED_GSM_BA_NUM ]  --> 16 + 1-->33
                 GsmBa       struct      begin
                 
                      GsmBa[0]           u16     u16       0x00    0x00..0xFFFF        GsmBa[0]           |input;|
                      GsmBa[1]           u16     u16       0x00    0x00..0xFFFF        GsmBa[1]           |input;|
                      GsmBa[2]           u16     u16       0x00    0x00..0xFFFF        GsmBa[2]           |input;|
                      GsmBa[3]           u16     u16       0x00    0x00..0xFFFF        GsmBa[3]           |input;|
                      GsmBa[4]           u16     u16       0x00    0x00..0xFFFF        GsmBa[4]           |input;|
                      GsmBa[5]           u16     u16       0x00    0x00..0xFFFF        GsmBa[5]           |input;|
                      GsmBa[6]           u16     u16       0x00    0x00..0xFFFF        GsmBa[6]           |input;|
                      GsmBa[7]           u16     u16       0x00    0x00..0xFFFF        GsmBa[7]           |input;|
                      GsmBa[8]           u16     u16       0x00    0x00..0xFFFF        GsmBa[8]           |input;|
                      GsmBa[9]           u16     u16       0x00    0x00..0xFFFF        GsmBa[9]           |input;|
                                                                                                
                      GsmBa[10]          u16     u16       0x00    0x00..0xFFFF        GsmBa[10]          |input;|
                      GsmBa[11]          u16     u16       0x00    0x00..0xFFFF        GsmBa[11]          |input;|
                      GsmBa[12]          u16     u16       0x00    0x00..0xFFFF        GsmBa[12]          |input;|
                      GsmBa[13]          u16     u16       0x00    0x00..0xFFFF        GsmBa[13]          |input;|
                      GsmBa[14]          u16     u16       0x00    0x00..0xFFFF        GsmBa[14]          |input;|
                      GsmBa[15]          u16     u16       0x00    0x00..0xFFFF        GsmBa[15]          |input;|
                      GsmBa[16]          u16     u16       0x00    0x00..0xFFFF        GsmBa[16]          |input;|
                      GsmBa[17]          u16     u16       0x00    0x00..0xFFFF        GsmBa[17]          |input;|
                      GsmBa[18]          u16     u16       0x00    0x00..0xFFFF        GsmBa[18]          |input;|
                      GsmBa[19]          u16     u16       0x00    0x00..0xFFFF        GsmBa[19]          |input;|

                      GsmBa[20]          u16     u16       0x00    0x00..0xFFFF        GsmBa[20]          |input;|
                      GsmBa[21]          u16     u16       0x00    0x00..0xFFFF        GsmBa[21]          |input;|
                      GsmBa[22]          u16     u16       0x00    0x00..0xFFFF        GsmBa[22]          |input;|
                      GsmBa[23]          u16     u16       0x00    0x00..0xFFFF        GsmBa[23]          |input;|
                      GsmBa[24]          u16     u16       0x00    0x00..0xFFFF        GsmBa[24]          |input;|
                      GsmBa[25]          u16     u16       0x00    0x00..0xFFFF        GsmBa[25]          |input;|
                      GsmBa[26]          u16     u16       0x00    0x00..0xFFFF        GsmBa[26]          |input;|
                      GsmBa[27]          u16     u16       0x00    0x00..0xFFFF        GsmBa[27]          |input;|
                      GsmBa[28]          u16     u16       0x00    0x00..0xFFFF        GsmBa[28]          |input;|
                      GsmBa[29]          u16     u16       0x00    0x00..0xFFFF        GsmBa[29]          |input;|

                      GsmBa[30]          u16     u16       0x00    0x00..0xFFFF        GsmBa[30]          |input;|
                      GsmBa[31]          u16     u16       0x00    0x00..0xFFFF        GsmBa[31]          |input;|
                      GsmBa[32]          u16     u16       0x00    0x00..0xFFFF        GsmBa[32]          |input;|
                                    
                 GsmBa       struct      end
                          
                                                     
             nbnas         struct       end            
             // ------------------------------------------------------------------------
                          
             randSand       u32    u32       0      0.0xFFFFFFFF     randSand    |input;|
       

             // T_EasStoredInfo       easStoredInfo
             easStoredInfo    struct     begin
                   arfcnNum     u8     u8      0      0.0xFF    arfcnNum     |input;|
                   
                   reserved[3]   struct    begin
                      reserved[0]     u8      u8       0      0.0xFF     reserved[0]    |input;|
                      reserved[1]     u8      u8       0      0.0xFF     reserved[1]    |input;|
                      reserved[2]     u8      u8       0      0.0xFF     reserved[2]    |input;|           
                   reserved[3]   struct    end
                   
                 
                   // T_StoredArfcnInfo arfcnInfo[MAX_STORED_EARFCN_NUM] --> 30;
                   arfcnInfo[30]      struct       begin
                   
                       // T_StoredArfcnInfo arfcnInfo
                       arfcnInfo[0]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[0]      struct       end
                         
                       arfcnInfo[1]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[1]      struct       end
                       
                       arfcnInfo[2]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[2]      struct       end                       
                       
                       arfcnInfo[3]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[3]      struct       end
                        
                       arfcnInfo[4]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[4]      struct       end

                       arfcnInfo[5]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[5]      struct       end

                       arfcnInfo[6]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[6]      struct       end
 
                       arfcnInfo[7]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[7]      struct       end
 
                       arfcnInfo[8]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[8]      struct       end

                       arfcnInfo[9]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[9]      struct       end

                       arfcnInfo[10]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[10]      struct       end
                         
                       arfcnInfo[11]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[11]      struct       end
                       
                       arfcnInfo[12]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[12]      struct       end                       
                       
                       arfcnInfo[13]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[13]      struct       end
                        
                       arfcnInfo[14]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[14]      struct       end

                       arfcnInfo[15]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[15]      struct       end

                       arfcnInfo[16]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[16]      struct       end
 
                       arfcnInfo[17]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[17]      struct       end
 
                       arfcnInfo[18]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[18]      struct       end

                       arfcnInfo[19]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[19]      struct       end
  
                       arfcnInfo[20]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[20]      struct       end
                         
                       arfcnInfo[21]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[21]      struct       end
                       
                       arfcnInfo[22]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[22]      struct       end                       
                       
                       arfcnInfo[23]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[23]      struct       end
                        
                       arfcnInfo[24]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[24]      struct       end

                       arfcnInfo[25]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[25]      struct       end

                       arfcnInfo[26]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[26]      struct       end
 
                       arfcnInfo[27]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[27]      struct       end
 
                       arfcnInfo[28]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[28]      struct       end

                       arfcnInfo[29]      struct       begin
                              arfcn       u32     u32      0      0.0xFFFFFFFF     arfcn      |input;|
                              plmnNum     u8      u8       0      0.0xFF          plmnNum     |input;|
                              plmn[19]    array   u8    0x00      0..0xFF            plmn     |multiedit;|
                       arfcnInfo[29]      struct       end
                                               
                   arfcnInfo[30]      struct       end
             
             easStoredInfo    struct     end
             
             
        nvmDynamicPs      struct    end
        
    param      stringArray     end 
   
    true  OK
    false ERROR
    HideFlag 1
    datalen 2128
    packagesize 400
    combinationflag 1   
</2.2 DYNAMIC_NV_write>


// u16   mmcprevUsedLteFreq[MAX_PREV_USED_LTE_FREQ_LEN];
// u16--->u32   2018.10.13
<2.3 BA_Table_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               BA_Table  |nochange;|
    operationType  s32     s32     1     0..2               BA_Table_write     |nochange;|
    offset         s32     s32     80    0..0xffffffff     offset       |input;|
    length         s32     s32     40    0..0xffffffff       length       |input;|
        
    param      stringArray     begin

        FreqNum      u16      u16      9    0..9           FreqNum       |select;0;1;2;3;4;5;6;7;8;9;|
        reserved     u16      u16      0    0..0xFFFF      reserved      |input;|
        
        Freq[9]        struct       begin
        
           Freq[0]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[0]        struct       end

           Freq[1]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[1]        struct       end

           Freq[2]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[2]        struct       end
        
           Freq[3]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[3]        struct       end
        
           Freq[4]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
          Freq[4]        struct       end

           Freq[5]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[5]        struct       end
        
           Freq[6]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[6]        struct       end
        
           Freq[7]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|  
           Freq[7]        struct       end

           Freq[8]        struct       begin
              Frequency     u16      u16      0    0..0xFFFF      Frequency      |input;|
              CellID        u16      u16      0    0..0xFFFF      CellID         |input;|
           Freq[8]        struct       end
                                        
        Freq[9]        struct       end
       
       
    param      stringArray     end 
   
    true  OK
    false ERROR
    HideFlag 1

</2.3 BA_Table_write>






<<3. TraceConfig read>>


<3.1 TraceConfig_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      0        0..0xffffffff     offset         |input;|
    length         s32     s32      252      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.1
</3.1 TraceConfig_read>



<3.2 traCategoryControl-A_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      0        0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.2
</3.2 traCategoryControl-A_read>




<3.3 lteTraModuleControl-A_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      4        0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.3
</3.3 lteTraModuleControl-A_read>


<3.4 ggeTraModuleControl-A>
    id    1
</3.4 ggeTraModuleControl-A>    

<3.4.1 ggeTraModuleControl-A_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      8        0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.1
</3.4.1 ggeTraModuleControl-A_read>


<3.4.2 ggeTraSubModuleControl>
    id    2
</3.4.2 ggeTraSubModuleControl>    


<3.4.2.1 ModuleControl[0]_SXR_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      188      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.1
</3.4.2.1 ModuleControl[0]_SXR_read>


<3.4.2.2 ModuleControl[1]_PAL_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      190      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.2
</3.4.2.2 ModuleControl[1]_PAL_read>


<3.4.2.3 ModuleControl[2]_L1A_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      192      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.3
</3.4.2.3 ModuleControl[2]_L1A_read>


<3.4.2.4 ModuleControl[3]_L1S_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      194      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.4
</3.4.2.4 ModuleControl[3]_L1S_read>


<3.4.2.5 ModuleControl[4]_LAP_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      196      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.5
</3.4.2.5 ModuleControl[4]_LAP_read>


<3.4.2.6 ModuleControl[5]_RLU_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      198      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.6
</3.4.2.6 ModuleControl[5]_RLU_read>



<3.4.2.7 ModuleControl[6]_RLD_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      200      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.7
</3.4.2.7 ModuleControl[6]_RLD_read>


<3.4.2.8 ModuleControl[7]_LLC_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      202      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.8
</3.4.2.8 ModuleControl[7]_LLC_read>



<3.4.2.9 ModuleControl[8]_MM_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      204      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.9
</3.4.2.9 ModuleControl[8]_MM_read>


<3.4.2.10 ModuleControl[9]_CC_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      206      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.10
</3.4.2.10 ModuleControl[9]_CC_read>


<3.4.2.11 ModuleControl[10]_SS_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      208      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.11
</3.4.2.11 ModuleControl[10]_SS_read>


<3.4.2.12 ModuleControl[11]_SMS_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      210      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.12
</3.4.2.12 ModuleControl[11]_SMS_read>


<3.4.2.13 ModuleControl[12]_SM_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      212      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.13
</3.4.2.13 ModuleControl[12]_SM_read>



<3.4.2.14 ModuleControl[13]_SND_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      214      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.14
</3.4.2.14 ModuleControl[13]_SND_read>


<3.4.2.15 ModuleControl[14]_API_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      216      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.15
</3.4.2.15 ModuleControl[14]_API_read>


<3.4.2.16 ModuleControl[15]_MMI_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      218      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.16
</3.4.2.16 ModuleControl[15]_MMI_read>


<3.4.2.17 ModuleControl[16]_SIM_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      220      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.17
</3.4.2.17 ModuleControl[16]_SIM_read>



<3.4.2.18 ModuleControl[17]_AT_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      222      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.18
</3.4.2.18 ModuleControl[17]_AT_read>



<3.4.2.19 ModuleControl[18]_MSSC_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      224      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.19
</3.4.2.19 ModuleControl[18]_MSSC_read>


<3.4.2.20 ModuleControl[19]_RCO_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      226      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.20
</3.4.2.20 ModuleControl[19]_RCO_read>


<3.4.2.21 ModuleControl[20]_RRI_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      228      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.21
</3.4.2.21 ModuleControl[20]_RRI_read>


<3.4.2.22 ModuleControl[21]_RRD_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      230      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.22
</3.4.2.22 ModuleControl[21]_RRD_read>


<3.4.2.23 ModuleControl[22]_RLP_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      232      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.23
</3.4.2.23 ModuleControl[22]_RLP_read>



<3.4.2.24 ModuleControl[23]_HAL_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      234      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.24
</3.4.2.24 ModuleControl[23]_HAL_read>


<3.4.2.25 ModuleControl[24]_BCPU_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      236      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.25
</3.4.2.25 ModuleControl[24]_BCPU_read>


<3.4.2.26 ModuleControl[25]_CSW_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      238      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.26
</3.4.2.26 ModuleControl[25]_CSW_read>


<3.4.2.27 ModuleControl[26]_EDRV_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      240      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.27
</3.4.2.27 ModuleControl[26]_EDRV_read>


<3.4.2.28 ModuleControl[27]_MCI_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      242      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.28
</3.4.2.28 ModuleControl[27]_MCI_read>


<3.4.2.29 ModuleControl[28]_SVC1_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      244      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.29
</3.4.2.29 ModuleControl[28]_SVC1_read>


<3.4.2.30 ModuleControl[29]_SVC2_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      246      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.30
</3.4.2.30 ModuleControl[29]_SVC2_read>


<3.4.2.31 ModuleControl[30]_WCPU_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      248      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.31
</3.4.2.31 ModuleControl[30]_WCPU_read>



<3.4.2.32 ModuleControl[31]_SXS_NB_ID_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      250      0..0xffffffff     offset         |input;|
    length         s32     s32      2        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4.2.32
</3.4.2.32 ModuleControl[31]_SXS_NB_ID_read>




<3.5 pubTraModuleControl-A_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      12       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.5
</3.5 pubTraModuleControl-A_read>


<3.6 phyModuleControl-A>
    id    1
</3.6 phyModuleControl-A>


<3.6.1 phyModuleControl-A_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      16       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.1
</3.6.1 phyModuleControl-A_read>


<3.6.2 phySubModuleControl-A>
    id    2
</3.6.2 phySubModuleControl-A>


/// u32 [32]ø™ º
<3.6.2.1 [0](L1CC_LTE_L1_MSG_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      32       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.1
</3.6.2.1 [0](L1CC_LTE_L1_MSG_ID_BASE)_read>



<3.6.2.2 [1](L1CC_LTE_FCP_MSG_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      36       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.2
</3.6.2.2 [1](L1CC_LTE_FCP_MSG_ID_BASE)_read>




<3.6.2.3 [2](L1CC_LTE_DATAPRO_MSG_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      40       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.3
</3.6.2.3 [2](L1CC_LTE_DATAPRO_MSG_ID_BASE)_read>





<3.6.2.4 [3](L1CC_LTE_POSTL1_MSG_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      44       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.4
</3.6.2.4 [3](L1CC_LTE_POSTL1_MSG_ID_BASE)_read>



<3.6.2.5 [4](L1CC_LTE_BM_MSG_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      48       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.5
</3.6.2.5 [4](L1CC_LTE_BM_MSG_ID_BASE)_read>



<3.6.2.6 [5](L1CC_LTE_L1_TASK_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      52       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.6
</3.6.2.6 [5](L1CC_LTE_L1_TASK_ID_BASE)_read>



<3.6.2.7 [6](L1CC_LTE_L1_TASK_ID_BASE_1)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      56       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.7
</3.6.2.7 [6](L1CC_LTE_L1_TASK_ID_BASE_1)_read>



<3.6.2.8 [7](L1CC_LTE_FCP_TASK_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      60       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.8
</3.6.2.8 [7](L1CC_LTE_FCP_TASK_ID_BASE)_read>




<3.6.2.9 [8](L1CC_LTE_DATAPRO_TASK_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      64       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.9
</3.6.2.9 [8](L1CC_LTE_DATAPRO_TASK_ID_BASE)_read>




<3.6.2.10 [9](L1CC_LTE_POSTL1_TASK_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      68       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.10
</3.6.2.10 [9](L1CC_LTE_POSTL1_TASK_ID_BASE)_read>





<3.6.2.11 [10](L1CC_LTE_BM_TASK_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      72       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.11
</3.6.2.11 [10](L1CC_LTE_BM_TASK_ID_BASE)_read>



<3.6.2.12 [11](L1CC_LTE_RF_TRACE_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      76       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.12
</3.6.2.12 [11](L1CC_LTE_RF_TRACE_ID_BASE)_read>




<3.6.2.13 [12](ALGO_LTE_LDTC_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      80       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.13
</3.6.2.13 [12](ALGO_LTE_LDTC_ID_BASE)_read>



<3.6.2.14 [13](ALGO_LTE_TXRX_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      84       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.14
</3.6.2.14 [13](ALGO_LTE_TXRX_ID_BASE)_read>



<3.6.2.15 [14](ALGO_LTE_DLFFT_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      88      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.15
</3.6.2.15 [14](ALGO_LTE_DLFFT_ID_BASE)_read>



<3.6.2.16 [15](ALGO_LTE_COEFF_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      92       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.16
</3.6.2.16 [15](ALGO_LTE_COEFF_ID_BASE)_read>




<3.6.2.17 [16](ALGO_LTE_PUSCH_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      96       0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.17
</3.6.2.17 [16](ALGO_LTE_PUSCH_ID_BASE)_read>



<3.6.2.18 [17](ALGO_LTE_ULDFT_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      100      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.18
</3.6.2.18 [17](ALGO_LTE_ULDFT_ID_BASE)_read>



<3.6.2.19 [18](ALGO_LTE_ULPC_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      104      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.19
</3.6.2.19 [18](ALGO_LTE_ULPC_ID_BASE)_read>



<3.6.2.20 [19](ALGO_LTE_MEASPWR_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      108      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.20
</3.6.2.20 [19](ALGO_LTE_MEASPWR_ID_BASE)_read>




<3.6.2.21 [20](L1CC_LTE_PHY_IP_STUB_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      112      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.21
</3.6.2.21 [20](L1CC_LTE_PHY_IP_STUB_ID_BASE)_read>




<3.6.2.22 [21](ALGO_LTE_IDDET_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      116      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.22
</3.6.2.22 [21](ALGO_LTE_IDDET_ID_BASE)_read>


<3.6.2.23 [22](ALGO_LTE_AXIDMA_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      120      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.23
</3.6.2.23 [22](ALGO_LTE_AXIDMA_ID_BASE)_read>



<3.6.2.24 [23](ALGO_LTE_CSI_ID_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      124      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.24
</3.6.2.24 [23](ALGO_LTE_CSI_ID_BASE)_read>



<3.6.2.25 [24](L1CC_LTE_TRACE_INFO_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      128      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.25
</3.6.2.25 [24](L1CC_LTE_TRACE_INFO_BASE)_read>





<3.6.2.26 [25](L1CC_LTE_PLOT_INFO_BASE)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      132      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.26
</3.6.2.26 [25](L1CC_LTE_PLOT_INFO_BASE)_read>


<3.6.2.27 [26](L1CC_LTE_DATAPRO_TASK_ID_BASE_1)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      136      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.27
</3.6.2.27 [26](L1CC_LTE_DATAPRO_TASK_ID_BASE_1)_read>



<3.6.2.28 [27](TRA_MPHY_CATM_DYN)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      140      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.28
</3.6.2.28 [27](TRA_MPHY_CATM_DYN)_read>



<3.6.2.29 [28](TRA_MPHY_CATM_SYS)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      144      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.29
</3.6.2.29 [28](TRA_MPHY_CATM_SYS)_read>




<3.6.2.30 [29](TRA_MPHY_CATM_TRACE_INFO_1)_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      148      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.30
</3.6.2.30 [29]_TRA_MPHY_CATM_TRACE_INFO_1_read>



<3.6.2.31 [30]_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      152      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.31
</3.6.2.31 [30]_read>




<3.6.2.32 [31]_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      156      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6.2.32
</3.6.2.32 [31]_read>





<3.7 lteTraModuleBuff-B_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      160      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.7
</3.7 lteTraModuleBuff-B_read>



<3.8 ggeTraModuleBuff-B_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      164      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.8
</3.8 ggeTraModuleBuff-B_read>





<3.9 pubTraModuleBuff-B_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      168      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.9
</3.9 6ubTraModuleBuff-B_read>



<3.10 phyModuleBuff-B_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      3        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      172      0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.10
</3.10 phyModuleBuff-B_read>



<4. TraceConfig write>
    id 0
    HideFlag 1
</4. TraceConfig write>


<4.1 TraceConfig_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |input;|
    length         s32     s32     252   0..0xffffffff      length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
 
           // T_TraceConfig         traceConfig;
           traceConfig      struct     begin
                   
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1      πƒ‹À´∏˙◊Ÿ              |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end




                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                


                
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                
                
                
                // pubTraModuleControl    u32
                pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                pubTraModuleControl     bitgroup     end                                
                
                
                
                
                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                

                traceFlowControl      u32         u32    0          0..0xFFFFFFFF     traceFlowControl    |input;|
                tracePort             u32         u32    0          0..0xFFFFFFFF     tracePort           |select;0;1;|                   
                reserved              u32         u32    0x00       0..0xffffffff     reserved            |input;|


                // u32 [32]
                phyMsgControl[32]     struct     begin
                
                     // [0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                          
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end                                                
                              
                     
                     
                     
                     // [1]    u32
                     phyMsgControl[1]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[1]     bitgroup     end                                                
                                                   
                                       
                     // [2]    u32
                     phyMsgControl[2]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[2]     bitgroup     end                        
                    
                    
                    
                    
                     // [3]    u32
                     phyMsgControl[3]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                            
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[3]     bitgroup     end                        
                    

                     // [4]    u32
                     phyMsgControl[4]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[4]     bitgroup     end                     
                    

                     // [5]    u32
                     phyMsgControl[5]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[5]     bitgroup     end
                     
                     
                     // [6]    u32
                     phyMsgControl[6]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[6]     bitgroup     end                     
                     
                     
                     
                     // [7]    u32
                     phyMsgControl[7]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[7]     bitgroup     end                     
                     
                     



                     // [8]    u32
                     phyMsgControl[8]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[8]     bitgroup     end



                     // [9]    u32
                     phyMsgControl[9]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[9]     bitgroup     end         



                     // [10]    u32
                     phyMsgControl[10]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[10]     bitgroup     end



                     // [11]    u32
                     phyMsgControl[11]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|

                          bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[11]     bitgroup     end
                     



                     // [12]    u32
                     phyMsgControl[12]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                               
                          bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                   
                     phyMsgControl[12]     bitgroup     end
                     


                     // [13]    u32
                     phyMsgControl[13]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[13]     bitgroup     end


                     // [14]    u32
                     phyMsgControl[14]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[14]     bitgroup     end



                     // [15]    u32
                     phyMsgControl[15]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[15]     bitgroup     end



                     // [16]    u32
                     phyMsgControl[16]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[16]     bitgroup     end




                     // [17]    u32
                     phyMsgControl[17]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                        
                          bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                          bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                   
                     phyMsgControl[17]     bitgroup     end


                     // [18]    u32
                     phyMsgControl[18]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                          bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                          bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                          bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                          bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                          bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                          bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                          bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                   
                     phyMsgControl[18]     bitgroup     end



                     // [19]    u32
                     phyMsgControl[19]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[19]     bitgroup     end




                     // [20]    u32
                     phyMsgControl[20]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[20]     bitgroup     end


                     // [21]    u32
                     phyMsgControl[21]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[21]     bitgroup     end



                     // [22]    u32
                     phyMsgControl[22]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[22]     bitgroup     end



                     // [23]    u32
                     phyMsgControl[23]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[23]     bitgroup     end

                     

                     // [24]    u32
                     phyMsgControl[24]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[24]     bitgroup     end


                     // [25]    u32
                     phyMsgControl[25]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     read_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     SI_read_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[25]     bitgroup     end



                     phyMsgControl[26]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[27]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[28]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[29]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     
                     phyMsgControl[30]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                     phyMsgControl[31]    u32     u32    0x00     0..0xffffffff     phyMsgControl     |input;|
                phyMsgControl[32]     struct     end


               // u32 lteTraModuleBuff; //µ± BUFFER-A/B”––ß ±£¨√øBITŒªøÿ÷∆∂‘”¶ƒ£øÈµƒLOGª∫¥ÊBUFF£¨0:buffer A,1:buffer-B
               lteTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     EMAC         |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     ERLC         |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     EPDC         |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     ERRC         |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     EDT          |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     EL3          |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     EMEA         |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
              lteTraModuleBuff     bitgroup     end

 
 
               // u32 ggeTraModuleBuff; 
                ggeTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     SXR          |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     PAL          |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     L1A          |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     L1S          |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     LAP          |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     RLU          |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     RLD          |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     LLC          |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     MM           |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     CC           |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     SS           |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     SMS          |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     SM           |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     SND          |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     API          |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     MMI          |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     SIM          |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     AT           |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     M2A/MSSC     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     STT/RCO      |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     RRI          |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     RRD          |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     RLP          |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     HAL          |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     BCPU         |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     CSW          |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     EDRV         |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     MCI          |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     SVC1         |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     SVC2         |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
               ggeTraModuleBuff     bitgroup     end

               
               
               // u32 pubTraModuleBuff;   
               pubTraModuleBuff     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     SYS          |select;0:disable;1:enable;|
                     bit01     u32     u32    0     0..1     NAS          |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     NASU         |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     PA           |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     EUSIM        |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SI           |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP          |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV        |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                              
                     bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                    
                     bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                          
                     bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
               pubTraModuleBuff     bitgroup     end
               
                
               // u32 phyModuleBuff; 
               phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     TRA_MPHY_MSG                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     TRA_MPHY_FCP_MSG                |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_L1C_MSG                |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_DATAPRO                |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     TRA_MPHY_POSTL1                 |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     TRA_MPHY_RF                     |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_LDTC                   |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_TXRX                   |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_DLFFT                  |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_COEFF                  |select;0:disable;1:enable;|
                                                               
                     bit10     u32     u32    0     0..1     TRA_MPHY_MEASPWR                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_IDDET                  |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_AXIDMA                 |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_PUSCH                  |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_ULDFT                  |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_ULPC                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     TRA_MPHY_BM                     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_DATAPRO_DL             |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_LDTC_INPUT             |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_LDTC_OUTPUT            |select;0:disable;1:enable;|
                                                               
                     bit20     u32     u32    0     0..1     TRA_MPHY_PHY_BASE               |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_GET_DATA               |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_SYS                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_MEASPWR_CHA            |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     TRA_MPHY_TIMING_TRACE           |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     TRA_MPHY_BHV_PRIVATE            |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_STUB_PARA              |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     TRACE_INFO_BASE                 |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end         
               
               
                // u32 reserved1[3]; 
                reserved1[3]     struct      begin
                     reserved1[0]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                     reserved1[1]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                     reserved1[2]    u32      u32    0 0..0xFFFFFFFF    reserved1    |input;|
                reserved1[3]     struct      end

               
                // u16 ggeTraModuleBitMap[32];
                ggeTraModuleBitMap[32]     struct    begin
                
                     ggeTraModuleBitMap[0]     u16      u16    0 0..0xFFFF    SXR           |input;|
                     ggeTraModuleBitMap[1]     u16      u16    0 0..0xFFFF    PAL           |input;|
                     ggeTraModuleBitMap[2]     u16      u16    0 0..0xFFFF    L1A           |input;|
                     ggeTraModuleBitMap[3]     u16      u16    0 0..0xFFFF    L1S           |input;|
                     ggeTraModuleBitMap[4]     u16      u16    0 0..0xFFFF    LAP           |input;|
                     ggeTraModuleBitMap[5]     u16      u16    0 0..0xFFFF    RLU           |input;|
                     ggeTraModuleBitMap[6]     u16      u16    0 0..0xFFFF    RLD           |input;|
                     ggeTraModuleBitMap[7]     u16      u16    0 0..0xFFFF    LLC           |input;|
                     ggeTraModuleBitMap[8]     u16      u16    0 0..0xFFFF    MM            |input;|
                     ggeTraModuleBitMap[9]     u16      u16    0 0..0xFFFF    CC            |input;|
                                                                                        
                     ggeTraModuleBitMap[10]    u16      u16    0 0..0xFFFF    SS            |input;|
                     ggeTraModuleBitMap[11]    u16      u16    0 0..0xFFFF    SMS           |input;|
                     ggeTraModuleBitMap[12]    u16      u16    0 0..0xFFFF    SM            |input;|
                     ggeTraModuleBitMap[13]    u16      u16    0 0..0xFFFF    SND           |input;|
                     ggeTraModuleBitMap[14]    u16      u16    0 0..0xFFFF    API           |input;|
                     ggeTraModuleBitMap[15]    u16      u16    0 0..0xFFFF    MMI           |input;|
                     ggeTraModuleBitMap[16]    u16      u16    0 0..0xFFFF    SIM           |input;|
                     ggeTraModuleBitMap[17]    u16      u16    0 0..0xFFFF    AT            |input;|
                     ggeTraModuleBitMap[18]    u16      u16    0 0..0xFFFF    MSSC          |input;|
                     ggeTraModuleBitMap[19]    u16      u16    0 0..0xFFFF    RCO           |input;|
                                                                                        
                     ggeTraModuleBitMap[20]    u16      u16    0 0..0xFFFF    RRI           |input;|
                     ggeTraModuleBitMap[21]    u16      u16    0 0..0xFFFF    RRD           |input;|
                     ggeTraModuleBitMap[22]    u16      u16    0 0..0xFFFF    RLP           |input;|
                     ggeTraModuleBitMap[23]    u16      u16    0 0..0xFFFF    HAL           |input;|
                     ggeTraModuleBitMap[24]    u16      u16    0 0..0xFFFF    BCPU          |input;|
                     ggeTraModuleBitMap[25]    u16      u16    0 0..0xFFFF    CSW           |input;|
                     ggeTraModuleBitMap[26]    u16      u16    0 0..0xFFFF    EDRV          |input;|
                     ggeTraModuleBitMap[27]    u16      u16    0 0..0xFFFF    MCI           |input;|
                     ggeTraModuleBitMap[28]    u16      u16    0 0..0xFFFF    SVC1          |input;|
                     ggeTraModuleBitMap[29]    u16      u16    0 0..0xFFFF    SVC2          |input;|
                                                                                        
                     ggeTraModuleBitMap[30]    u16      u16    0 0..0xFFFF    WCPU          |input;|
                     ggeTraModuleBitMap[31]    u16      u16    0 0..0xFFFF    SXS_NB_ID     |input;|
                                          
                ggeTraModuleBitMap[32]     struct    end
                
           traceConfig      struct     end           


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    

</4.1 TraceConfig_write>



<4.2 traCategoryControl-A_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length      |input;|
    
    param    stringArray     begin
    
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     Double_Buffer           |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
</4.2 traCategoryControl-A_write>




<4.3 lteTraModuleControl-A_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     4     0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     EIPC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     EL1C                    |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     ELCD                    |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
        
</4.3 lteTraModuleControl-A_write>


<4.4 ggeTraModuleControl-A_write>
    id    1
    HideFlag 1    
</4.4 ggeTraModuleControl-A_write>



<4.4.1 ggeTraModuleControl-A_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     8     0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
       // ggeTraModuleControl    u32
       ggeTraModuleControl     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     SXR           |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     PAL           |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     L1A           |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     L1S           |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     LAP           |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     RLU           |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     RLD           |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     LLC           |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     MM            |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     CC            |select;0:disable;1:enable;|

            bit10     u32     u32    1     0..1     SS            |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     SMS           |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     SM            |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     SND           |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     API           |select;0:disable;1:enable;|
            bit15     u32     u32    1     0..1     MMI           |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     SIM           |select;0:disable;1:enable;|
            bit17     u32     u32    1     0..1     AT            |select;0:disable;1:enable;|
            bit18     u32     u32    1     0..1     MSSC          |select;0:disable;1:enable;|
            bit19     u32     u32    1     0..1     RCO           |select;0:disable;1:enable;|

            bit20     u32     u32    1     0..1     RRI           |select;0:disable;1:enable;|
            bit21     u32     u32    1     0..1     RRD           |select;0:disable;1:enable;|
            bit22     u32     u32    1     0..1     RLP           |select;0:disable;1:enable;|
            bit23     u32     u32    1     0..1     HAL           |select;0:disable;1:enable;|
            bit24     u32     u32    1     0..1     BCPU          |select;0:disable;1:enable;|
            bit25     u32     u32    1     0..1     CSW           |select;0:disable;1:enable;|
            bit26     u32     u32    1     0..1     EDRV          |select;0:disable;1:enable;|
            bit27     u32     u32    1     0..1     MCI           |select;0:disable;1:enable;|
            bit28     u32     u32    1     0..1     SVC1          |select;0:disable;1:enable;|
            bit29     u32     u32    1     0..1     SVC2          |select;0:disable;1:enable;|

            bit30     u32     u32    1     0..1     WCPU          |select;0:disable;1:enable;|
            bit31     u32     u32    1     0..1     SXS_NB_ID     |select;0:disable;1:enable;|

       ggeTraModuleControl     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.1 ggeTraModuleContro-A_write>



<4.4.2 ggeTraSubModuleControl-A_write>
    id    2
    HideFlag 1 
</4.4.2 ggeTraSubModuleControl-A_write>


<4.4.2.1 ModuleControl[0]_SXR_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     188   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SXR     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SXR     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.1 ModuleControl[0]_SXR_write>



<4.4.2.2 ModuleControl[1]_PAL_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     190   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        PAL     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        PAL     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.2 ModuleControl[1]_PAL_write>



<4.4.2.3 ModuleControl[2]_L1A_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     192   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        L1A     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        L1A     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.3 ModuleControl[2]_L1A_write>


<4.4.2.4 ModuleControl[3]_L1S_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     194   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        L1S     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        L1S     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.4 ModuleControl[3]_L1S_write>


<4.4.2.5 ModuleControl[4]_LAP_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     196   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        LAP     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        LAP     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.5 ModuleControl[4]_LAP_write>


<4.4.2.6 ModuleControl[5]_RLU_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     198   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        RLU     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RLU     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.6 ModuleControl[5]_RLU_write>


<4.4.2.7 ModuleControl[6]_RLD_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     200   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        RLD     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RLD     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.7 ModuleControl[6]_RLD_write>


<4.4.2.8 ModuleControl[7]_LLC_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     202   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        LLC     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        LLC     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.8 ModuleControl[7]_LLC_write>



<4.4.2.9 ModuleControl[8]_MM_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     204   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        MM     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        MM     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.9 ModuleControl[8]_MM_write>


<4.4.2.10 ModuleControl[9]_CC_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     206   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        CC     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        CC     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.10 ModuleControl[9]_CC_write>


<4.4.2.11 ModuleControl[10]_SS_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     208   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SS     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SS     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.11 ModuleControl[10]_SS_write>



<4.4.2.12 ModuleControl[11]_SMS_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     210   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SMS     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SMS     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.12 ModuleControl[11]_SMS_write>


<4.4.2.13 ModuleControl[12]_SM_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     212   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SM     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SM     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.13 ModuleControl[12]_SM_write>


<4.4.2.14 ModuleControl[13]_SND_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     214   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SND     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SND     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.14 ModuleControl[13]_SND_write>


<4.4.2.15 ModuleControl[14]_API_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     216   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        API     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        API     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.15 ModuleControl[14]_API_write>



<4.4.2.16 ModuleControl[15]_MMI_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     218   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        MMI     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        MMI     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.16 ModuleControl[15]_MMI_write>



<4.4.2.17 ModuleControl[16]_SIM_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     220   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        SIM     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SIM     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.17 ModuleControl[16]_SIM_write>



<4.4.2.18 ModuleControl[17]_AT_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     222   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        AT     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        AT     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.18 ModuleControl[17]_AT_write>



<4.4.2.19 ModuleControl[18]_MSSC_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     224   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        MSSC     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        MSSC     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.19 ModuleControl[18]_MSSC_write>


<4.4.2.20 ModuleControl[19]_RCO_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     226   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
        RCO     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RCO     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.20 ModuleControl[19]_RCO_write>


<4.4.2.21 ModuleControl[20]_RRI_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     228   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        RRI     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RRI     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.21 ModuleControl[20]_RRI_write>



<4.4.2.22 ModuleControl[21]_RRD_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     230   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        RRD     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RRD     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.22 ModuleControl[21]_RRD_write>


<4.4.2.23 ModuleControl[22]_RLP_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     232   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        RLP     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        RLP     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.23 ModuleControl[22]_RLP_write>


<4.4.2.24 ModuleControl[23]_HAL_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     234   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        HAL     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        HAL     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.24 ModuleControl[23]_HAL_write>



<4.4.2.25 ModuleControl[24]_BCPU_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     236   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        BCPU     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        BCPU     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.25 ModuleControl[24]_BCPU_write>



<4.4.2.26 ModuleControl[25]_CSW_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     238   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        CSW     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        CSW     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.26 ModuleControl[25]_CSW_write>



<4.4.2.27 ModuleControl[26]_EDRV_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     240   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        EDRV     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        EDRV     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.27 ModuleControl[26]_EDRV_write>



<4.4.2.28 ModuleControl[27]_MCI_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     242   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        MCI     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        MCI     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.28 ModuleControl[27]_MCI_write>


<4.4.2.29 ModuleControl[28]_SVC1_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     244   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        SVC1     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SVC1     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.29 ModuleControl[28]_SVC1_write>


<4.4.2.30 ModuleControl[29]_SVC2_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     246   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        SVC2     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SVC2     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.30 ModuleControl[29]_SVC2_write>


<4.4.2.31 ModuleControl[30]_WCPU_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     248   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        WCPU     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        WCPU     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.31 ModuleControl[30]_WCPU_write>


<4.4.2.32 ModuleControl[31]_SXS_NB_ID_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     250   0..0xffffffff     offset       |input;|
    length         s32     s32     2     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
        SXS_NB_ID     bitgroup     begin     u16
             bit00     u16     u16    1     0..1     bit00          |select;0:disable;1:enable;|
             bit01     u16     u16    1     0..1     bit01          |select;0:disable;1:enable;|
             bit02     u16     u16    1     0..1     bit02          |select;0:disable;1:enable;|
             bit03     u16     u16    1     0..1     bit03          |select;0:disable;1:enable;|
             bit04     u16     u16    1     0..1     bit04          |select;0:disable;1:enable;|
             bit05     u16     u16    1     0..1     bit05          |select;0:disable;1:enable;|
             bit06     u16     u16    1     0..1     bit06          |select;0:disable;1:enable;|
             bit07     u16     u16    1     0..1     bit07          |select;0:disable;1:enable;|
             bit08     u16     u16    1     0..1     bit08          |select;0:disable;1:enable;|
             bit09     u16     u16    1     0..1     bit09          |select;0:disable;1:enable;|
             bit10     u16     u16    1     0..1     bit10          |select;0:disable;1:enable;|
             bit11     u16     u16    1     0..1     bit11          |select;0:disable;1:enable;|
             bit12     u16     u16    1     0..1     bit12          |select;0:disable;1:enable;|
             bit13     u16     u16    1     0..1     bit13          |select;0:disable;1:enable;|
             bit14     u16     u16    1     0..1     bit14          |select;0:disable;1:enable;|
             bit15     u16     u16    1     0..1     bit15          |select;0:disable;1:enable;|
        SXS_NB_ID     bitgroup     end                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4.2.32 ModuleControl[31]_SXS_NB_ID_write>




<4.5 pubTraModuleControl-A_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     12    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // pubTraModuleControl    u32
       pubTraModuleControl     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

       pubTraModuleControl     bitgroup     end                                
                
               
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.5 pubTraModuleControl-A_write>



<4.6 phyModuleControl-A>
    id    1
    HideFlag 1
</4.6 phyModuleControl-A>   


<4.6.1 phyModuleControl-A_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     16    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

      // phyModuleControl       u32
      phyModuleControl     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRA_MPHY_CATM_L1_MSG              |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_MSG             |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     TRA_MPHY_CATM_DATAPRO_MSG         |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     TRA_MPHY_CATM_POSTL1_MSG          |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     TRA_MPHY_CATM_BM_MSG              |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK             |select;0:disable;1:enable;|
           bit06     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK_1           |select;0:disable;1:enable;|
           bit07     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_TASK            |select;0:disable;1:enable;|
           bit08     u32     u32    1     0..1     TRA_MPHY_CATM_DATAPRO_TASK        |select;0:disable;1:enable;|
           bit09     u32     u32    1     0..1     TRA_MPHY_CATM_POSTL1_TASK         |select;0:disable;1:enable;|
                                                     
           bit10     u32     u32    1     0..1     TRA_MPHY_CATM_BM_TASK             |select;0:disable;1:enable;|
           bit11     u32     u32    1     0..1     TRA_MPHY_CATM_RF_TRACE            |select;0:disable;1:enable;|
           bit12     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_LDTC           |select;0:disable;1:enable;|
           bit13     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_TXRX           |select;0:disable;1:enable;|
           bit14     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_DLFFT          |select;0:disable;1:enable;|
           bit15     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_COEFF          |select;0:disable;1:enable;|
           bit16     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PUSCH          |select;0:disable;1:enable;|
           bit17     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_ULDFT          |select;0:disable;1:enable;|
           bit18     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_ULPC           |select;0:disable;1:enable;|
           bit19     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_MEASPWR        |select;0:disable;1:enable;|
                                                                                    
           bit20     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB    |select;0:disable;1:enable;|
           bit21     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_IDDET          |select;0:disable;1:enable;|
           bit22     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_AXIDMA         |select;0:disable;1:enable;|
           bit23     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_CSI            |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO          |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     TRA_MPHY_CATM_PLOT_INFO           |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1      |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                 |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                 |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO_1        |select;0:disable;1:enable;|

           bit30     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

      phyModuleControl     bitgroup     end                                                
      
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.1 phyModuleControl-A_write>


<4.6.2 phySubModuleControl>
    id 2
    HideFlag 1
</4.6.2 phySubModuleControl>



/// [32]–¥ø™ º
<4.6.2.1 [0](TRA_MPHY_CATM_L1_MSG)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     32    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [0]    u32
         TRA_MPHY_CATM_L1_MSG     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_DIRECT_IND              |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_MIB_DATA_IND            |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_SIB1_DATA_IND           |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_SI_DATA_IND             |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_RAR_DATA_IND            |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PDSCH_IND               |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PDCCH_ORDER_DCI_IND     |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_DL_HARQ_INFO_IND        |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_UL_HARQ_INFO_IND        |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     MSG_LTE_FCP_L1_SR_REPT_IND                 |select;0:disable;1:enable;|
                                                                                               
               bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RADIOLINK_SYNC_IND       |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RESYNC_RESULT_IND        |select;0:disable;1:enable;|
               bit12     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_POWER_SWEEP_CNF          |select;0:disable;1:enable;|
               bit13     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_FREQ_MEAS_CNF            |select;0:disable;1:enable;|
               bit14     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_CELL_SEARCH_CNF          |select;0:disable;1:enable;|
               bit15     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_GAP_END_IND              |select;0:disable;1:enable;|
               bit16     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_PROT_GAP_END_IND         |select;0:disable;1:enable;|
               bit17     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_DCH_MEAS_IND             |select;0:disable;1:enable;|
               bit18     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_IDL_MEAS_IND             |select;0:disable;1:enable;|
               bit19     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_RESET_IND                |select;0:disable;1:enable;|
                                                                                                 
               bit20     u32     u32    1     0..1     MSG_LTE_DATAPRO_L1_PAGING_DATA_IND         |select;0:disable;1:enable;|
               bit21     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_BHV_CTRL                 |select;0:disable;1:enable;|
               bit22     u32     u32    1     0..1     MSG_LTE_POSTL1_L1_BAND_SCAN_CNF            |select;0:disable;1:enable;|
               bit23     u32     u32    1     0..1     MSG_LTE_FCP_L1_GAP_END_IND                 |select;0:disable;1:enable;|
               bit24     u32     u32    1     0..1     MSG_LTE_FCP_L1_GAP_ABORT_IND               |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                  
               bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|             
          TRA_MPHY_CATM_L1_MSG     bitgroup     end 
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.1 [0](TRA_MPHY_CATM_L1_MSG)_write>



<4.6.2.2 [1](TRA_MPHY_CATM_FCP_MSG)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     36    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

        // [1]    u32
       TRA_MPHY_CATM_FCP_MSG     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_ISR_LTE_SUBFRAME_INT_FCP_IND                  |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
                                                                                                    
             bit10     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                                          |select;0:disable;1:enable;|
                                                                                                      
             bit20     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                                                                                                      
             bit30     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
     
       TRA_MPHY_CATM_FCP_MSG     bitgroup     end      
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.2 [1](TRA_MPHY_CATM_FCP_MSG)_write>



<4.6.2.3 [2](TRA_MPHY_CATM_DATAPRO_MSG)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     40    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

      // [2]    u32
      TRA_MPHY_CATM_DATAPRO_MSG     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_START_IND                |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND    |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     MSG_ISR_DATAPRO_DECODE_INT_IND               |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_DATAPRO_IND                |select;0:disable;1:enable;|
            bit04     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit05     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                              
            bit10     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                             
            bit20     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                         
            bit30     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
    
      TRA_MPHY_CATM_DATAPRO_MSG     bitgroup     end                        
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.3 [2](TRA_MPHY_CATM_DATAPRO_MSG)_write>



<4.6.2.4 [3](TRA_MPHY_CATM_POSTL1_MSG)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     44    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [3]    u32
        TRA_MPHY_CATM_POSTL1_MSG     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     MSG_LTE_FCP_POSTL1_PERIOD_IND                |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     MSG_LTE_FCP_POSTL1_NCELL_PERIOD_IND          |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_POSTL1_AGC_IND             |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     MSG_ISR_POSTL1_MEASPWR_INT_IND               |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     MSG_ISR_POSTL1_IDDET_INT_IND                 |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     MSG_LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID   |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                             
           bit10     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                           
           bit20     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                           
           bit30     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
      
        TRA_MPHY_CATM_POSTL1_MSG     bitgroup     end          
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.4 [3](TRA_MPHY_CATM_POSTL1_MSG)_write>



<4.6.2.5 [4](TRA_MPHY_CATM_BM_MSG)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     48    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // [4]    u32
       TRA_MPHY_CATM_BM_MSG     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_LTE_L1_BM_APPEND_BHV                  |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_BHV                     |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     MSG_LTE_L1_BM_MODIFY_BHV                  |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_ALL_BHV                 |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_BHV                 |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_ALL_BHV             |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_APPEND_BHV              |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_BHV                 |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_MODIFY_BHV              |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_ALL_BHV             |select;0:disable;1:enable;|
                                                                                               
             bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_BHV            |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_ALL_BHV        |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               
             bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                          
             bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|        
       TRA_MPHY_CATM_BM_MSG     bitgroup     end                     
                                   
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.5 [4](TRA_MPHY_CATM_BM_MSG)_write>



<4.6.2.6 [5](TRA_MPHY_CATM_L1_TASK)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     52    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

      // [5]    u32
      TRA_MPHY_CATM_L1_TASK    bitgroup     begin     u32
               bit00     u32     u32    1     0..1     TRACE_LTE_PRACH_SEND_REQ                 |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     TRACE_LTE_SI_read_REQ                    |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     TRACE_LTE_CGI_MEAS_REQ                   |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     TRACE_LTE_CHN_COMM_CONFIG_REQ            |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_FREQ_INFO              |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_CB_PARA                |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     TRACE_LTE_L1_MEAS_GAP_INFO               |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     TRACE_LTE_L1_APPLY_GAP_INFO              |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     TRACE_LTE_L1_EXP_EL1C_GAP_INFO_REQ       |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     TRACE_LTE_L1_EXP_EL1C_PROT_GAP_INFO_REQ  |select;0:disable;1:enable;|
                                                                                              
               bit10     u32     u32    1     0..1     TRACE_LTE_L1_EXP_IDL_ABORT_GAP_REQ       |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     TRACE_LTE_L1_EXP_ABORT_PROT_GAP_REQ      |select;0:disable;1:enable;|
               bit12     u32     u32    0     0..1     TRACE_LTE_L1_NCELL_MEAS_CELL_LIST        |select;0:disable;1:enable;|
               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                   
               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                            
               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                              
      TRA_MPHY_CATM_L1_TASK     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.6 [5](TRA_MPHY_CATM_L1_TASK)_write>




<4.6.2.7 [6](TRA_MPHY_CATM_L1_TASK_1)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     56    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // [6]    u32
      TRA_MPHY_CATM_L1_TASK_1     bitgroup     begin     u32
           bit00     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit01     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit02     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit03     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit04     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit05     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|

           bit10     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
                               
           bit20     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
                                                                        
           bit30     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved              |select;0:disable;1:enable;|
    
      TRA_MPHY_CATM_L1_TASK_1     bitgroup     end

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.7 [6](TRA_MPHY_CATM_L1_TASK_1)_write>





<4.6.2.8 [7](TRA_MPHY_CATM_FCP_TASK)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     60    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

        // [7]    u32
        TRA_MPHY_CATM_FCP_TASK     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_BHV_IND          |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_BHV_IND          |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_EVENT_IND        |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_EVENT_IND        |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_BHV_IND       |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_BHV_IND       |select;0:disable;1:enable;|
           bit06     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_BHV_IND       |select;0:disable;1:enable;|
           bit07     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_BHV_IND       |select;0:disable;1:enable;|
           bit08     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_EVENT_IND     |select;0:disable;1:enable;|
           bit09     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_EVENT_IND     |select;0:disable;1:enable;|

           bit10     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_EVENT_IND     |select;0:disable;1:enable;|
           bit11     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_EVENT_IND     |select;0:disable;1:enable;|
           bit12     u32     u32    1     0..1     TRACE_LTE_FCP_CTRL_PARA_UPDATE         |select;0:disable;1:enable;|
           bit13     u32     u32    1     0..1     TRACE_LTE_FCP_DATAPRO_IND              |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                              
           bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                        
           bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|     
        TRA_MPHY_CATM_FCP_TASK     bitgroup     end         
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.8 [7](TRA_MPHY_CATM_FCP_TASK)_write>




<4.6.2.9 [8](TRA_MPHY_CATM_DATAPRO_TASK)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     64    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // [8]    u32
       [TRA_MPHY_CATM_DATAPRO_TASK    bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_LTE_IPUPDATEDATAPRO_CTRL                     |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_INFO                           |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_PUSCH_SEND_INFO                |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_POWER_CTRL                     |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_CSI_CTRL                       |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_DL_HARQ_CTRL                   |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_COM_CTRL                    |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_MPDCCH_CTRL                 |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PDSCH_CTRL                  |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PBCH_CTRL                   |select;0:disable;1:enable;|
                                                                                                     
             bit10     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_OUT                |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDSCH_OUT               |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULDCI_OUT               |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DLDCI_OUT               |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT       |select;0:disable;1:enable;|
             bit15     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT          |select;0:disable;1:enable;|
             bit16     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DIRECTDCI_OUT           |select;0:disable;1:enable;|
             bit17     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA          |select;0:disable;1:enable;|
             bit18     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL          |select;0:disable;1:enable;|
             bit19     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO     |select;0:disable;1:enable;|
                                                                                                        
             bit20     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO   |select;0:disable;1:enable;|
             bit21     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_CTRL               |select;0:disable;1:enable;|
             bit22     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M2             |select;0:disable;1:enable;|
             bit23     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M2           |select;0:disable;1:enable;|
             bit24     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M3             |select;0:disable;1:enable;|
             bit25     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M3           |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     TRACE_LTE_DLDATAPRO_MPDCCH_OUT_INFO                |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     TRACE_LTE_SYNCDATAPRO_CTRL                         |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     TRACE_LTE_RXINT_IPUPDATEDATAPRO_CTRL               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     TRACE_LTE_IPUPDATEDATAPRO_CLR                      |select;0:disable;1:enable;|
                                                                                                        
             bit30     u32     u32    0     0..1     reserved                                           |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                           |select;0:disable;1:enable;|
          
       TRA_MPHY_CATM_DATAPRO_TASK     bitgroup     end      
               
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.9 [8](TRA_MPHY_CATM_DATAPRO_TASK)_write>





<4.6.2.10 [9](TRA_MPHY_CATM_POSTL1_TASK)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     68    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin


        // [9]    u32
        TRA_MPHY_CATM_POSTL1_TASK     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_LTE_MEAS_REPORT_CTRL           |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_LTE_CELL_GROUP_LIST            |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_INFO             |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_SCHEDULE         |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_RSP_IND        |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_LTE_ICS_PWR_SWEEP_CTRL         |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_LTE_ICS_FREQ_MEAS_CTRL         |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_LTE_ICS_CELL_SEARCH_CTRL       |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_OUT            |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_LTE_ICS_RESYNC_CTRL            |select;0:disable;1:enable;|
                                                                                       
            bit10     u32     u32    1     0..1     TRACE_LTE_IDL_MEAS_IND               |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_LTE_DCH_MEAS_IND               |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_LTE_SYNC_OFFSET_CAL_PARA       |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_INIT_INFO        |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_LTE_MEAS_RX_START_TIME         |select;0:disable;1:enable;|
            bit15     u32     u32    1     0..1     TRACE_LTE_FREQ_IDDET_OUT_INFO        |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     TRACE_LTE_FREQ_MEAS_OUT_INFO         |select;0:disable;1:enable;|
            bit17     u32     u32    1     0..1     TRACE_LTE_NCELL_SUBSTATE_POST_PROC   |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                    
            bit20     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                         
            bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
            
        TRA_MPHY_CATM_POSTL1_TASK     bitgroup     end       

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.10 [9](TRA_MPHY_CATM_POSTL1_TASK)_write>





<4.6.2.11 [10](TRA_MPHY_CATM_BM_TASK)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     72    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [10]    u32
         TRA_MPHY_CATM_BM_TASK     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_DEACTIVE_ALL_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_CELL_SEARCH_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_CELL_RESYNC_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_SCELL_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_TCELL_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_read_PAGING_BHV_PRIVATE_PARA_MPDCCH  |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_SI_read_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_BG_SI_read_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_CGI_SI_read_BHV_PRIVATE_PARA         |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG1             |select;0:disable;1:enable;|
                                                                                               
             bit10     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_MPDCCH         |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_UL_CNNT_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA    |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_UL_SR_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_PERIODIC_CSI_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit15     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_MPDCCH      |select;0:disable;1:enable;|
             bit16     u32     u32    1     0..1     TRACE_APERIODIC_SRS_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
             bit17     u32     u32    1     0..1     TRACE_PERIODIC_SRS_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
             bit18     u32     u32    1     0..1     TRACE_NCELL_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
             bit19     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_PDSCH       |select;0:disable;1:enable;|
                                                                                                
             bit20     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_PDSCH          |select;0:disable;1:enable;|
             bit21     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_PDSCH       |select;0:disable;1:enable;|
             bit22     u32     u32    1     0..1     TRACE_read_PAGING_BHV_PRIVATE_PARA_PDSCH   |select;0:disable;1:enable;|
             bit23     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_MPDCCH      |select;0:disable;1:enable;|
             bit24     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG3             |select;0:disable;1:enable;|
             bit25     u32     u32    1     0..1     TRACE_BG_CELL_SEARCH_BHV_PRIVATE           |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                
             bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
       
         TRA_MPHY_CATM_BM_TASK    bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.11 [10](TRA_MPHY_CATM_BM_TASK)_write>




<4.6.2.12 [11](TRA_MPHY_CATM_RF_TRACE)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     76    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // [11]    u32
       TRA_MPHY_CATM_RF_TRACE     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_RF_DRIVER_RX_EVENT_REQ           |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_RF_DRIVER_TX_EVENT_REQ           |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_RX_DATA_REQ        |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_TX_DATA_REQ        |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_STOP         |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_DEL          |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                           
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
     
       TRA_MPHY_CATM_RF_TRACE     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.12 [11](TRA_MPHY_CATM_RF_TRACE)_write>



<4.6.2.13 [12](TRA_MPHY_CATM_ALGO_LDTC)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     80    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // [12]    u32
       TRA_MPHY_CATM_ALGO_LDTC     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_COMM_OUT          |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PBCH_OUT          |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_MPDCCH_OUT        |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_OUT         |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_TB_OUT      |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PMI_OUT           |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_SERVER         |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_TARGET         |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_BASE_PARA       |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PBCH_PARA       |select;0:disable;1:enable;|
                                                                                           
            bit10     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_MPDCCH_PARA     |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_CHE_PARA        |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PDSCH_PARA      |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_SI_PDSCH_PARA   |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_LDTC_IP_PDSCH_HARQ_BUFF_INFO_PARA |select;0:disable;1:enable;|
            bit15     u32     u32    1     0..1     TRACE_LDTC_IP_RNTI_INFO_PARA            |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_UPDATE_SF_CTRL        |select;0:disable;1:enable;|
            bit17     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_DHI_SERVER            |select;0:disable;1:enable;|
            bit18     u32     u32    1     0..1     TRACE_LDTC_IP_CAL_DHI_TARGET            |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                       
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
     
       TRA_MPHY_CATM_ALGO_LDTC     bitgroup     end
  
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
   
</4.6.2.13 [12](TRA_MPHY_CATM_ALGO_LDTC)_write>




<4.6.2.14 [13](TRA_MPHY_CATM_ALGO_TXRX)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     84    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [13]    u32
        TRA_MPHY_CATM_ALGO_TXRX     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_TX_CAL_PARA_REQ                   |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_RX_CAL_PARA_REQ                   |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_RX_COM_CAL_PARA_REQ               |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_RX_DL_CAL_PARA_REQ                |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_RX_MEAS_CAL_PARA_REQ              |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_RX_NCELL_CAL_PARA_REQ             |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_RX_SYNC_CAL_PARA_REQ              |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_SF_PARA_REQ          |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_RX_AGC_MSG                        |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_RX_INT_MASK_MSG                   |select;0:disable;1:enable;|
                                                                                         
            bit10     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RXPRE_CFG_PARA       |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RSSI_CFG_PARA        |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_TX_IP_UPDATE_SF_PARA              |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_RX_INT_OUT_PARA                   |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_RX_OFDMLEN_OFFSET_CAL_PARA_REQ    |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                       
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
       
        TRA_MPHY_CATM_ALGO_TXRX     bitgroup     end
  
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.14 [13](TRA_MPHY_CATM_ALGO_TXRX)_write>




<4.6.2.15 [14](TRA_MPHY_CATM_ALGO_DLFFT)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     88    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [14]    u32
        TRA_MPHY_CATM_ALGO_DLFFT     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_UPDATE_SF_CTRL       |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_SF_REQ            |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_DHI_REQ_SERVER    |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_DHI_REQ_TARGET    |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_TXPORT_REQ        |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_DHI_SERVER           |select;0:disable;1:enable;|
              bit06     u32     u32    1     0..1     TRACE_DLFFT_IP_CAL_DHI_TARGET           |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                        
             bit10     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                        
             bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
      
       TRA_MPHY_CATM_ALGO_DLFFT     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.15 [14](TRA_MPHY_CATM_ALGO_DLFFT)_write>




<4.6.2.16 [15](TRA_MPHY_CATM_ALGO_COEFF)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     92    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [15]    u32
         TRA_MPHY_CATM_ALGO_COEFF     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_COEFF_SEVER_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_COEFF_BG_CGI_CELL_CAL_PARA_REQ   |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_COEFF_IP_UPDATE_REQ              |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
   
                                       
              bit10     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
                                                                                    
              bit20     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
                                                                                            
              bit30     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                              |select;0:disable;1:enable;|
       
         TRA_MPHY_CATM_ALGO_COEFF     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.16 [15](TRA_MPHY_CATM_ALGO_COEFF)_write>




<4.6.2.17 [16](TRA_MPHY_CATM_ALGO_PUSCH)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     96    0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

     // [16]    u32
     TRA_MPHY_CATM_ALGO_PUSCH     bitgroup     begin     u32
          bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_PUSCH_IP        |select;0:disable;1:enable;|
          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                   
          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                         
          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                 
          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
   
      TRA_MPHY_CATM_ALGO_PUSCH     bitgroup     end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.17 [16](TRA_MPHY_CATM_ALGO_PUSCH)_write>





<4.6.2.18 [17](TRA_MPHY_CATM_ALGO_ULDFT)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     100   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin


        // [17]    u32
       TRA_MPHY_CATM_ALGO_ULDFT     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_ULDFT_IP   |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                    
             bit10     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                                              
             bit20     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                               
             bit30     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
      
        TRA_MPHY_CATM_ALGO_ULDFT     bitgroup     end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.18 [17](TRA_MPHY_CATM_ALGO_ULDFT)_write>




<4.6.2.19 [18](TRA_MPHY_CATM_ALGO_ULPC)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     104   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [18]    u32
         TRA_MPHY_CATM_ALGO_ULPC     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_ALGO_LTE_ULPC_IP    |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                    
             bit10     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                                                              
             bit20     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                                               
             bit30     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
         TRA_MPHY_CATM_ALGO_ULPC    bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.19 [18](TRA_MPHY_CATM_ALGO_ULPC)_write>




<4.6.2.20 [19](TRA_MPHY_CATM_ALGO_MEASPWR)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     108   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

         // [19]    u32
         TRA_MPHY_CATM_ALGO_MEASPWR     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_MEASPWR_SYS_REG_PARA                 |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_MEASPWR_ID1_DHI_REG_PARA             |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_MEASPWR_ID2_DHI_REG_PARA             |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_MEASPWR_ID1_SF_REG_PARA              |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_MEASPWR_ID2_SF_REG_PARA              |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_MEASPWR_ID1_OUT_REG_PARA             |select;0:disable;1:enable;|
              bit06     u32     u32    1     0..1     TRACE_MEASPWR_ID2_OUT_REG_PARA             |select;0:disable;1:enable;|
              bit07     u32     u32    1     0..1     TRACE_MEASPWR_NB_INDEX_REG_PARA            |select;0:disable;1:enable;|
              bit08     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_SF_REG_PARA            |select;0:disable;1:enable;|
              bit09     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_SF_PARA_UPDATA         |select;0:disable;1:enable;|                                       
                                                                                               
              bit10     u32     u32    1     0..1     TRACE_MEASPWR_ID3_8_OUT_REG_PARA           |select;0:disable;1:enable;|
              bit11     u32     u32    1     0..1     TRACE_MEASPWR_ID1_IA3R_ADJOPT_PARA         |select;0:disable;1:enable;|
              bit12     u32     u32    1     0..1     TRACE_MEASPWR_ID1_SDTS_ADJOPT_PARA         |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|                             
                                                                                                 
              bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
       
         TRA_MPHY_CATM_ALGO_MEASPWR     bitgroup     end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.20 [19](TRA_MPHY_CATM_ALGO_MEASPWR)_write>




<4.6.2.21 [20](TRA_MPHY_CATM_ALGO_PHY_IP_STUB)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     112   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
          // [20]    u32
          TRA_MPHY_CATM_ALGO_PHY_IP_STUB     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_PHY_IP_STUB_TIMER_TRIG_PARA    |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit10     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit20     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
        TRA_MPHY_CATM_ALGO_PHY_IP_STUB     bitgroup     end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.21 [20](TRA_MPHY_CATM_ALGO_PHY_IP_STUB)_write>




<4.6.2.22 [21](TRA_MPHY_CATM_ALGO_IDDET)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     116   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
          // [21]    u32
         TRA_MPHY_CATM_ALGO_IDDET     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     TRACE_IDDET_ICS_RESULT_OUT           |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     TRACE_IDDET_NCELL_RESULT_OUT         |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     TRACE_IDDET_RESYNC_RESULT_OUT        |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     TRACE_IDDET_PSS_COARSE_CAL           |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     TRACE_IDDET_PSS_FINE_CAL             |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     TRACE_IDDET_SSS_CAL                  |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     TRACE_IDDET_FREQ_IDVALID_CAL         |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     TRACE_IDDET_RESYNC_NOFREQ_CAL        |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     TRACE_IDDET_ICS_FREQ_SEARCH_CAL      |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     TRACE_IDDET_REG_UPDATA               |select;0:disable;1:enable;|
                                                                                          
               bit10     u32     u32    1     0..1     TRACE_IDDET_FINISH_INT               |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     TRACE_IDDET_TXRX_SUSPEND_INT         |select;0:disable;1:enable;|
               bit12     u32     u32    1     0..1     TRACE_IDDET_STOP_INT                 |select;0:disable;1:enable;|
               bit13     u32     u32    1     0..1     TRACE_IDDET_RSSI_INT                 |select;0:disable;1:enable;|
               bit14     u32     u32    1     0..1     TRACE_IDDET_LISR_INT                 |select;0:disable;1:enable;|
               bit15     u32     u32    1     0..1     TRACE_IDDET_RESYNC_INFO              |select;0:disable;1:enable;|
               bit16     u32     u32    1     0..1     TRACE_IDDET_RESYNC_OFFSET            |select;0:disable;1:enable;|
               bit17     u32     u32    1     0..1     TRACE_IDDET_PWRSWEEP_FREQ            |select;0:disable;1:enable;|
               bit18     u32     u32    1     0..1     TRACE_IDDET_DYN_AGC                  |select;0:disable;1:enable;|
               bit19     u32     u32    1     0..1     TRACE_IDDET_ICS_PWR_SWEEP_CTRL       |select;0:disable;1:enable;|
                                                                                          
               bit20     u32     u32    1     0..1     TRACE_IDDET_ICS_FREQ_MEAS_CTRL       |select;0:disable;1:enable;|
               bit21     u32     u32    1     0..1     TRACE_IDDET_ICS_CELL_SEARCH_CTRL     |select;0:disable;1:enable;|
               bit22     u32     u32    1     0..1     TRACE_IDDET_ICS_RESYNC_CTRL          |select;0:disable;1:enable;|
               bit23     u32     u32    1     0..1     TRACE_IDDET_PWRSWEEP_POWER           |select;0:disable;1:enable;|
               bit24     u32     u32    1     0..1     TRACE_IDDET_PSSFINE_PPM              |select;0:disable;1:enable;|
               bit25     u32     u32    1     0..1     TRACE_IDDET_SAM_TH_INFO              |select;0:disable;1:enable;|
               bit26     u32     u32    1     0..1     TRACE_IDDET_BAND_SCAN                |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                            
               bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|       
         TRA_MPHY_CATM_ALGO_IDDET     bitgroup     end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.22 [21](TRA_MPHY_CATM_ALGO_IDDET)_write>




<4.6.2.23 [22](TRA_MPHY_CATM_ALGO_AXIDMA)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     120   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
         // [22]    u32
        TRA_MPHY_CATM_ALGO_AXIDMA     bitgroup     begin     u32
              bit00     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       
         TRA_MPHY_CATM_ALGO_AXIDMA     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.23 [22](TRA_MPHY_CATM_ALGO_AXIDMA)_write>



<4.6.2.24 [23](TRA_MPHY_CATM_ALGO_CSI)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     124   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
       // [23]    u32
       TRA_MPHY_CATM_ALGO_CSI    bitgroup     begin     u32
              bit00     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       TRA_MPHY_CATM_ALGO_CSI     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.24 [23](TRA_MPHY_CATM_ALGO_CSI)_write>




<4.6.2.25 [24](TRA_MPHY_CATM_TRACE_INFO)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     128   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // [24]    u32
           TRA_MPHY_CATM_TRACE_INFO     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_PHY_RF_BASE_PARA                    |select;0:disable;1:enable;|
                bit01     u32     u32    1     0..1     TRACE_PHY_FCP_AGC_BASE_PARA               |select;0:disable;1:enable;|
                bit02     u32     u32    1     0..1     TRACE_PHY_UL_BASE_PARA                    |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     TRACE_PHY_MEAS_IRT_OUT_BASE_PARA          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     TRACE_PHY_MEAS_SINR_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     TRACE_PHY_RX_IP_SF_BASE_PARA              |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     TRACE_PHY_RX_IP_DHI_BASE_PARA             |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     TRACE_PHY_LDTC_OUT_BASE_PARA              |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     TRACE_PHY_FREQMEAS_MEAS_OUT_BASE_PARA     |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     TRACE_PHY_NCELLMEAS_IDDET_OUT_BASE_PARA   |select;0:disable;1:enable;|
                                                                                                
                bit10     u32     u32    0     0..1     TRACE_PHY_IDDET_INT_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     TRACE_PHY_IDDET_PSS_IP_SF_BASE_PARA       |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     TRACE_PHY_IDDET_SSS_IP_SF_BASE_PARA       |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     TRACE_PHY_MEASPWR_IP_SF_BASE_PARA         |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     TRACE_PHY_RF_RFAD_BASE_PARA               |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     TRACE_PHY_ULDFT_DLFFT_ERR_BASE_PARA       |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     TRACE_PHY_BGCGI_MEAS_IRT_OUT_BASE_PARA    |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     TRACE_PHY_BGCGI_MEAS_SINR_OUT_BASE_PARA   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     TRACE_PHY_UL_IP_TIME                      |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     TRACE_PHY_FREQMEAS_AGC_ADJUST_PARA        |select;0:disable;1:enable;|
                                                                                                  
                bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                  
                bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
         
           TRA_MPHY_CATM_TRACE_INFO     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.25 [24](TRA_MPHY_CATM_TRACE_INFO)_write>




<4.6.2.26 [25](TRA_MPHY_CATM_PLOT_INFO)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     132   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // [25]    u32
           TRA_MPHY_CATM_PLOT_INFO     bitgroup     begin     u32
                bit00     u32     u32    0     0..1    TRACE_PHY_DRAW_MEAS_INFO  |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1    TRACE_PHY_DRAW_SNR_INFO   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                
                bit10     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1    reserved                  |select;0:disable;1:enable;|
                                                                                 
                bit30     u32     u32    0     0..1     reserved                 |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                 |select;0:disable;1:enable;|
         
           TRA_MPHY_CATM_PLOT_INFO     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.26 [25](TRA_MPHY_CATM_PLOT_INFO)_write>


<4.6.2.27 [26](TRA_MPHY_CATM_DATAPRO_TASK_1)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     136   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           // [26]    u32
         TRA_MPHY_CATM_DATAPRO_TASK_1     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     TRACE_LTE_CGI_BG_RECODE_MIB_SSFN       |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     TRACE_LTE_CGI_BG_GET_NET_LOCAL_TIMER   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     TRACE_LTE_CGI_BG_GET_SIB1_SSFN         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                                                                        
                bit30     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved          |select;0:disable;1:enable;|
         
          TRA_MPHY_CATM_DATAPRO_TASK_1     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.27 [26](TRA_MPHY_CATM_DATAPRO_TASK_1)_write>



<4.6.2.28 [27](TRA_MPHY_CATM_DYN)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     140   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // [27]    u32
         TRA_MPHY_CATM_DYN     bitgroup     begin     u32
                bit00     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1      reserved                                  |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
          TRA_MPHY_CATM_DYN    bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.28 [27](TRA_MPHY_CATM_DYN)_write>





<4.6.2.29 [28](TRA_MPHY_CATM_SYS)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     144   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // [28]    u32
         TRA_MPHY_CATM_SYS     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           TRA_MPHY_CATM_SYS     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.29 [28](TRA_MPHY_CATM_SYS)_write>


<4.6.2.30 [29](TRA_MPHY_CATM_TRACE_INFO_1)_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     148   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // [29]    u32
         TRA_MPHY_CATM_TRACE_INFO_1     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     TRACE_PHY_PBMEAS_DHI_BASE_PARA             |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     TRACE_PHY_PBMEAS_IRT_SF_BASE_PARA          |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     TRACE_PHY_PBMEAS_AFC_SF_BASE_PARA          |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     TRACE_PHY_PBMEAS_AGC_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     TRACE_PHY_PBMEAS_IRT_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     TRACE_PHY_PBMEAS_AFC_OUT_BASE_PARA         |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     TRACE_PHY_PAGING_START_INFO                |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
          TRA_MPHY_CATM_TRACE_INFO_1     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.30 [29](TRA_MPHY_CATM_TRACE_INFO_1)_write>



<4.6.2.31 [30]_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     152   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // [30]    u32
           phyMsgControl[30]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[30]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.31 [30]_write>




<4.6.2.32 [31]_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     156   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // [31]    u32
           phyMsgControl[31]     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                 
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                              
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[31]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6.2.32 [31]_write>




<4.7 lteTraModuleBuff-B_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     160   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           lteTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     EMAC         |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     ERLC         |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     EPDC         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     ERRC         |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     EDT          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     EL3          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     EMEA         |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
           lteTraModuleBuff     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.7 lteTraModuleBuff-B_write>



<4.8 ggeTraModuleBuff-B_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     164   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           ggeTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     SXR          |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     PAL          |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     L1A          |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     L1S          |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     LAP          |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     RLU          |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     RLD          |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     LLC          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     MM           |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     CC           |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     SS           |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     SMS          |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     SM           |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     SND          |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     API          |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     MMI          |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     SIM          |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     AT           |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     MSSC         |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     RCO          |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     RRI          |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     RRD          |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     RLP          |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     HAL          |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     BCPU         |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     CSW          |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     EDRV         |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     MCI          |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     SVC1         |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     SVC2         |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     WCPU         |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     SXS_NB_ID    |select;0:disable;1:enable;|
         
           ggeTraModuleBuff     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.8 ggeTraModuleBuff-B_write>




<4.9 pubTraModuleBuff-B_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     168   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin
    
           pubTraModuleBuff     bitgroup     begin     u32
                bit00     u32     u32    0     0..1     SYS          |select;0:disable;1:enable;|
                bit01     u32     u32    0     0..1     NAS          |select;0:disable;1:enable;|
                bit02     u32     u32    0     0..1     NASU         |select;0:disable;1:enable;|
                bit03     u32     u32    0     0..1     PA           |select;0:disable;1:enable;|
                bit04     u32     u32    0     0..1     EUSIM        |select;0:disable;1:enable;|
                bit05     u32     u32    1     0..1     SI           |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     ADP          |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     HWDRV        |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                                                                     
                bit30     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved     |select;0:disable;1:enable;|
         
           pubTraModuleBuff     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.9 pubTraModuleBuff-B_write>




<4.10 phyModuleBuff-B_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     3     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     172   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

       // phyModuleControl       u32
       phyModuleControl     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRA_MPHY_CATM_L1_MSG               |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRA_MPHY_CATM_FCP_MSG              |select;0:disable;1:enable;|
            bit02     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_MSG          |select;0:disable;1:enable;|
            bit03     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_MSG           |select;0:disable;1:enable;|
            bit04     u32     u32    0     0..1     TRA_MPHY_CATM_BM_MSG               |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRA_MPHY_CATM_L1_TASK              |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK_1            |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_TASK             |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK         |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_TASK          |select;0:disable;1:enable;|
                                                                                   
            bit10     u32     u32    0     0..1     TRA_MPHY_CATM_BM_TASK              |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     TRA_MPHY_CATM_RF_TRACE             |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_LDTC            |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_TXRX            |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_DLFFT           |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_COEFF           |select;0:disable;1:enable;|
            bit16     u32     u32    1     0..1     TRA_MPHY_CATM_ALGO_PUSCH           |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULDFT           |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULPC            |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_MEASPWR         |select;0:disable;1:enable;|
                                                                                   
            bit20     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB     |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_IDDET           |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_AXIDMA          |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_CSI             |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO           |select;0:disable;1:enable;|
            bit25     u32     u32    1     0..1     TRA_MPHY_CATM_PLOT_INFO            |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1       |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                  |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                  |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     TRA_MPHY_CATM_TRACE_INFO_1         |select;0:disable;1:enable;|

            bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|

       phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.10 phyModuleBuff-B_write>





<<5. write Flash>>

<5.1 STATIC_NV_write_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0   0..1       Static_NVM     |nochange;|
    operationType  s32     s32     2   0..2       write_FLASH    |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</5.1 STATIC_NV_write_TO_FLASH>





<5.2 DYNAMIC_NV_write_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1   0..1       Dynamic_NVM     |nochange;|
    operationType  s32     s32     2   0..2       write_FLASH     |nochange;|
          
    true  OK
    false ERROR
    SendFlag 1
</5.2 DYNAMIC_NV_write_TO_FLASH>




<5.3 PHY_NV_write_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2   0..1       Dynamic_NVM     |nochange;|
    operationType  s32     s32     2   0..2       write_FLASH     |nochange;|
          
    true  OK
    false ERROR
    SendFlag 1
</5.3 PHY_NV_write_TO_FLASH>



<<6. Fetching the data>>


<6.1 RF_TX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     0   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.1 RF_TX_to_SD_start>




<6.2 RF_TX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     1   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.2 RF_TX_to_SD_stop>



<6.3 RF_RX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.3 RF_RX_to_SD_start>




<6.4 RF_RX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     3   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.4 RF_RX_to_SD_stop>



<6.5 Active_ASSERT>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     0   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.5 Active_ASSERT>






<<7. Phy l1cc control read>>


<7.1 st_at_l1cc_lte_dl_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      0        0..0xffffffff     offset         |nochange;|
    length         s32     s32      8        0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.1
</7.1 st_at_l1cc_lte_dl_ctrl_para_read>



<7.2 st_at_l1cc_lte_ul_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      8        0..0xffffffff     offset         |nochange;|
    length         s32     s32      12       0..0xffffffff     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.2
</7.2 st_at_l1cc_lte_ul_ctrl_para_read>




<7.3 st_at_l1cc_lte_sync_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      20       0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3
</7.3 st_at_l1cc_lte_sync_ctrl_para_read>



<7.4 st_at_l1cc_lte_server_cellmeas_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      36       0..0xffffffff     offset         |input;|
    length         s32     s32      72       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4
</7.4 st_at_l1cc_lte_server_cellmeas_ctrl_para_read>




<7.5 st_at_l1cc_lte_test_line_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      108      0..0xffffffff     offset         |input;|
    length         s32     s32      40       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.5
</7.5 st_at_l1cc_lte_test_line_ctrl_para_read




<7.6 st_at_l1cc_lte_reg_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      148      0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.6
</7.6 st_at_l1cc_lte_reg_ctrl_para_read



<7.7 st_at_l1cc_lte_rf_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      212      0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.7
</7.7 st_at_l1cc_lte_rf_ctrl_para_read




<7.8 st_at_l1cc_lte_platform_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      228      0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.8
</7.8 st_at_l1cc_lte_platform_ctrl_para_read



<7.9 st_at_l1cc_lte_pmi_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      244      0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.9
</7.9 st_at_l1cc_lte_pmi_ctrl_para_read




<7.10 st_at_l1cc_lte_cqi_ctrl_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      308      0..0xffffffff     offset         |input;|
    length         s32     s32      64       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.10
</7.10 st_at_l1cc_lte_cqi_ctrl_para_read



<7.11. st_at_l1cc_lte_catm_get_data_cfg_para_read>
     id 1
</7.11. st_at_l1cc_lte_catm_get_data_cfg_para_read>


<7.11.1 st_dl_get_data_para_req_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      372      0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.1
</7.11.1 st_dl_get_data_para_req_read



<7.11.2 st_ul_get_data_para_req_read>
    id    2
</7.11.2 st_ul_get_data_para_req_read


<7.11.2.1 st_pucch_get_data_cfg_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      12       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.2.1
</7.11.2.1 st_pucch_get_data_cfg_para_read>


<7.11.2.2 st_pusch_get_data_cfg_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      8        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.2.2
</7.11.2.2 st_pusch_get_data_cfg_para_read>



<7.11.2.3 st_prach_get_data_cfg_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      10       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.2.3
</7.11.2.3 st_prach_get_data_cfg_para_read>




<7.11.2.4 st_msg3_get_data_cfg_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      6        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.2.4
</7.11.2.4 st_msg3_get_data_cfg_para_read>




<7.11.2.5 st_srs_get_data_cfg_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset         |input;|
    length         s32     s32      8        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.2.5
</7.11.2.5 st_srs_get_data_cfg_para_read>




<7.11.3 st_freqmeas_get_data_para_req_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      404      0..0xffffffff     offset         |input;|
    length         s32     s32      52       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11.3
</7.11.3 st_freqmeas_get_data_para_req_read




<7.12 st_at_l1cc_lte_debug_assert_cfg_para[4]_read>
     id 1
</7.12 st_at_l1cc_lte_debug_assert_cfg_para[4]_read>


<7.12.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_read>
     id 2
</7.12.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_read>


<7.12.1.1 st_at_debug_mpdcch_miss_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.1
</7.12.1.1 st_at_debug_mpdcch_miss_dci_para_read


<7.12.1.2 st_at_debug_mpdcch_false_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.2
</7.12.1.2 st_at_debug_mpdcch_false_dci_para_read




<7.12.1.3 st_at_debug_algo_pdsch_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.3
</7.12.1.3 st_at_debug_algo_pdsch_read



<7.12.1.4 st_at_debug_algo_pbch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.4
</7.12.1.4 st_at_debug_algo_pbch_para_read



<7.12.1.5 st_at_debug_algo_mpdcch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.5
</7.12.1.5 st_at_debug_algo_mpdcch_para_read



<7.12.1.6 st_at_debug_pdsch_err_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.6
</7.12.1.6 st_at_debug_pdsch_err_para_read



<7.12.1.7 st_at_debug_resync_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.7
</7.12.1.7 st_at_debug_resync_fail_para_read



<7.12.1.8 st_at_debug_cellsearch_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.8
</7.12.1.8 st_at_debug_cellsearch_fail_para_read




<7.12.1.9 st_at_debug_system_info_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.9
</7.12.1.9 st_at_debug_system_info_fail_para_read



<7.12.1.10 st_at_debug_idle_offline_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.1.10
</7.12.1.10 st_at_debug_idle_offline_fail_para_read



<7.12.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_read>
     id 2
</7.12.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_read>


<7.12.2.1 st_at_debug_mpdcch_miss_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.1
</7.12.2.1 st_at_debug_mpdcch_miss_dci_para_read


<7.12.2.2 st_at_debug_mpdcch_false_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.2
</7.12.2.2 st_at_debug_mpdcch_false_dci_para_read




<7.12.2.3 st_at_debug_algo_pdsch_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.3
</7.12.2.3 st_at_debug_algo_pdsch_read



<7.12.2.4 st_at_debug_algo_pbch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.4
</7.12.2.4 st_at_debug_algo_pbch_para_read



<7.12.2.5 st_at_debug_algo_mpdcch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.5
</7.12.2.5 st_at_debug_algo_mpdcch_para_read



<7.12.2.6 st_at_debug_pdsch_err_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.6
</7.12.2.6 st_at_debug_pdsch_err_para_read



<7.12.2.7 st_at_debug_resync_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.7
</7.12.2.7 st_at_debug_resync_fail_para_read



<7.12.2.8 st_at_debug_cellsearch_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.8
</7.12.2.8 st_at_debug_cellsearch_fail_para_read




<7.12.2.9 st_at_debug_system_info_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.9
</7.12.2.9 st_at_debug_system_info_fail_para_read



<7.12.2.10 st_at_debug_idle_offline_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.2.10
</7.12.2.10 st_at_debug_idle_offline_fail_para_read



<7.12.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_read>
     id 2
</7.12.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_read>


<7.12.3.1 st_at_debug_mpdcch_miss_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.1
</7.12.3.1 st_at_debug_mpdcch_miss_dci_para_read


<7.12.3.2 st_at_debug_mpdcch_false_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.2
</7.12.3.2 st_at_debug_mpdcch_false_dci_para_read




<7.12.3.3 st_at_debug_algo_pdsch_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.3
</7.12.3.3 st_at_debug_algo_pdsch_read



<7.12.3.4 st_at_debug_algo_pbch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.4
</7.12.3.4 st_at_debug_algo_pbch_para_read



<7.12.3.5 st_at_debug_algo_mpdcch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.5
</7.12.3.5 st_at_debug_algo_mpdcch_para_read



<7.12.3.6 st_at_debug_pdsch_err_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.6
</7.12.3.6 st_at_debug_pdsch_err_para_read



<7.12.3.7 st_at_debug_resync_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.7
</7.12.3.7 st_at_debug_resync_fail_para_read



<7.12.3.8 st_at_debug_cellsearch_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.8
</7.12.3.8 st_at_debug_cellsearch_fail_para_read




<7.12.3.9 st_at_debug_system_info_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.9
</7.12.3.9 st_at_debug_system_info_fail_para_read



<7.12.3.10 st_at_debug_idle_offline_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.3.10
</7.12.3.10 st_at_debug_idle_offline_fail_para_read





<7.12.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_read>
     id 2
</7.12.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_read>


<7.12.4.1 st_at_debug_mpdcch_miss_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.1
</7.12.4.1 st_at_debug_mpdcch_miss_dci_para_read


<7.12.4.2 st_at_debug_mpdcch_false_dci_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.2
</7.12.4.2 st_at_debug_mpdcch_false_dci_para_read




<7.12.4.3 st_at_debug_algo_pdsch_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.3
</7.12.4.3 st_at_debug_algo_pdsch_read



<7.12.4.4 st_at_debug_algo_pbch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.4
</7.12.4.4 st_at_debug_algo_pbch_para_read



<7.12.4.5 st_at_debug_algo_mpdcch_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.5
</7.12.4.5 st_at_debug_algo_mpdcch_para_read



<7.12.4.6 st_at_debug_pdsch_err_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.6
</7.12.4.6 st_at_debug_pdsch_err_para_read


<7.12.4.7 st_at_debug_resync_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.7
</7.12.4.7 st_at_debug_resync_fail_para_read



<7.12.4.8 st_at_debug_cellsearch_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.8
</7.12.4.8 st_at_debug_cellsearch_fail_para_read



<7.12.4.9 st_at_debug_system_info_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.9
</7.12.4.9 st_at_debug_system_info_fail_para_read



<7.12.4.10 st_at_debug_idle_offline_fail_para_read>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12.4.10
</7.12.4.10 st_at_debug_idle_offline_fail_para_read





<7.13 st_at_algo_lte_catm_measpwr_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      552      0..0xffffffff     offset         |input;|
    length         s32     s32      140      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.13
</7.13 st_at_algo_lte_catm_measpwr_req_para_read



<7.14 st_at_algo_lte_catm_coeff_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      692      0..0xffffffff     offset         |input;|
    length         s32     s32      8        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.14
</7.14 st_at_algo_lte_catm_coeff_req_para_read


<7.15 st_at_algo_lte_measpwr_outpara_check_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      700      0..0xffffffff     offset         |input;|
    length         s32     s32      16       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.15
</7.15 st_at_algo_lte_measpwr_outpara_check_read



<7.16 st_at_algo_measctrl_out_posthandle_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      716      0..0xffffffff     offset         |input;|
    length         s32     s32      60       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.16
</7.16 st_at_algo_measctrl_out_posthandle_read


// Œ¥∂‘∆Î
<7.17 st_at_algo_lte_camt_txrx_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      776      0..0xffffffff     offset         |input;|
    length         s32     s32      52       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.17
</7.17 st_at_algo_lte_camt_txrx_req_para_read




<7.18 st_at_algo_lte_camt_dlfft_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      828      0..0xffffffff     offset         |input;|
    length         s32     s32      48       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.18
</7.18 st_at_algo_lte_camt_dlfft_req_para_read




<7.19 st_at_algo_lte_camt_ldtc_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      876      0..0xffffffff     offset         |input;|
    length         s32     s32      160      0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.19
</7.19 st_at_algo_lte_camt_ldtc_req_para_read



<7.20 st_at_algo_lte_cam_iddet_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2         0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0         0..2              NV_read        |nochange;|
    offset         s32     s32      1036      0..0xffffffff     offset         |input;|
    length         s32     s32      240       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.20
</7.20 st_at_algo_lte_cam_iddet_req_para_read



<7.21 st_at_algo_lte_catm_pbmeas_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2         0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0         0..2              NV_read        |nochange;|
    offset         s32     s32      1276      0..0xffffffff     offset         |input;|
    length         s32     s32      68        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.21
</7.21 st_at_algo_lte_catm_pbmeas_req_para_read




<7.22 st_at_algo_lte_catm_ncell_measpwr_req_para_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2         0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0         0..2              NV_read        |nochange;|
    offset         s32     s32      1344      0..0xffffffff     offset         |input;|
    length         s32     s32      116       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.22
</7.22 st_at_algo_lte_catm_ncell_measpwr_req_para_read



<7.23 st_at_l1cc_lte_ul_ctrl_para1_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      1460     0..0xffffffff     offset         |input;|
    length         s32     s32      24       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.23
</7.23 st_at_l1cc_lte_ul_ctrl_para1_read


<7.24 st_at_algo_lte_camt_ldtc_req_para1_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      1484     0..0xffffffff     offset         |input;|
    length         s32     s32      20       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.24
</7.24 st_at_algo_lte_camt_ldtc_req_para1_read



<8. Phy l1cc control write>
    id 0
    HideFlag 1
</8. Phy l1cc control write>


<8.1 st_at_l1cc_lte_dl_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     100   0..162            NV_write     |nochange;|
    offset         s32     s32     0     0..0xffffffff     offset       |nochange;|
    length         s32     s32     8     0..0xffffffff     length       |nochange;|
    
    param    stringArray     begin

       u16_mib_ant_blind_start          u16   u16   0    0..0xffff     ÷∏∂®mib√§ºÏÃÏœﬂ∆ ºŒª÷√              |select;0:1antenna;1:2antenna;2:4antenna;0xffff:Invalid;|
       u16_sib1_uldl_cfg_blind_start    u16   u16   0    0..0xffff     ÷∏∂®sib1√§ºÏµƒ…œœ¬––≈‰÷√∆ ºŒª÷√     |select;0:1-5;1:0;2:6;0xffff:Invalid;|
       u16_pdsch_countine_crc_err_num   u16   u16   0    0..0xffff     pdsch¡¨–¯“Î¬Î¥ÌøÈ ˝                  |select;3;4;5;6;7;8;9;10;11;12;13;14;15;16;17;18;19;20;21;22;23;24;25;26;27;28;29;30;0xffff:Invalid;|             
       u16_reseaved                     u16   u16   0    0..0xffff     ±£¡Ù                                 |input;|
             
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.1 st_at_l1cc_lte_dl_ctrl_para_write>



<8.2 st_at_l1cc_lte_ul_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     101    0..162            NV_write     |nochange;|
    offset         s32     s32     8      0..0xffffffff     offset       |nochange;|
    length         s32     s32     12     0..12             length       |nochange;|
    
    param    stringArray     begin

       u16_prach_preamble_id         u16   u16   0xFFFF    0..63            πÃ∂®preamble_ID∫≈    |input;|
       u16_ul_apc                    u16   u16   0xFFFF    0..69            πÃ∂®APC£®0~69£©      |input;|
       u16_ul_ta                     u16   u16   0xFFFF    0..20512         πÃ∂®TA               |input;|
       b_srs_mask_flag               u16   u16   0         0..1             ∆¡±ŒSRS              |select;1:true;0:false;|
       s16_apc_adjust                s16   s16   0         -32768..32767    APC–ﬁ’˝÷µ            |input;|
       u16_apc_set_chn               u16   u16   0xFFFF    0..0xffff        APC…Ë÷√–≈µ¿          |select;0xffff:À˘”––≈µ¿;1:PUSCH;2:PUCCH;3:PRACH|
         
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.2 st_at_l1cc_lte_ul_ctrl_para_write>



<8.3 st_at_l1cc_lte_sync_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     102    0..162             NV_write     |nochange;|
    offset         s32     s32     20     0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..16              length       |nochange;|
    
    param    stringArray     begin

       b_cellsearch_blind_id_enalbe_flag         u16   u16   0    0..1        À—Õ¯÷– «∑Òø™∆ÙIDºÏ≤‚          |select;1:ø™∆Ù;0:πÿ±’;|
       b_cellsearch_fix_freq_enalbe_flag         u16   u16   0    0..1         «∑Òø™∆ÙπÃ∂®∆µµ„À—Õ¯π¶ƒ‹      |select;1:ø™∆Ù;0:πÿ±’;|
       u16_cellsearch_fix_freq                   u16   u16   0    0..20512    ÷∏∂®∆µµ„À—Õ¯                  |input;|
       b_cellsearch_fix_cell_id_enalbe_flag      u16   u16   0    0..1         «∑Òø™∆ÙπÃ∂®–°«¯idÀ—Õ¯π¶ƒ‹    |select;1:ø™∆Ù;0:πÿ±’;|
       u16_cellsearch_fix_cell_id                u16   u16   0    0..503      ÷∏∂®–°«¯µƒÀ—Õ¯                |input;| 
       
       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin       
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
       u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.3 st_at_l1cc_lte_sync_ctrl_para_write>



<8.4 st_at_l1cc_lte_server_cellmeas_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     103    0..162             NV_write     |nochange;|
    offset         s32     s32     36     0..0xffffffff      offset       |nochange;|
    length         s32     s32     72     0..32              length       |nochange;|
    
    param    stringArray     begin
      
        // ≈‰÷√≤‚øÿ≤Œ ˝¥Ú◊Æ ±º‰
        u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
        u16_start_req_num         u16     u16     0     0x00..0xFFFF        u16_start_req_num         |input|  
        u16_start_delay_sf_num    u16     u16     0     0x00..0xFFFF        u16_start_delay_sf_num    |input|  

        // ≈‰÷√≤‚øÿ≤Œ ˝¥Ú◊Æ–°«¯¿‡–Õ
        u16_targetcell_type       u16     u16     0     0x00..0xFFFF        ≤‚øÿ≤Œ ˝¥Ú◊Æ–°«¯¿‡–Õ      |select;1:∑˛ŒÒ–°«¯;2:cgi/bg–°«¯;|

        // ≈‰÷√≤‚øÿ¥Ú◊Æ≤Œ ˝¿‡–Õ∫Õ∏˜◊‘µƒ»°÷µ
        //l1cc_lte_meas_ctrl_set_bit_t  un_measpwr_ctrl_bitmap;   /*–°«¯≤‚øÿ≤Œ ˝bitmap ÷∏ æ*/
        un_measpwr_ctrl_bitmap          bitgroup       begin     u16
             bit0        u16       u16       0        0..1        agc_set_flag               |select;0:disabe;1:Enable;|
             bit1        u16       u16       0        0..1        coeff_sinr_set_flag        |select;0:disabe;1:Enable;|
             bit2        u16       u16       0        0..1        trms_set_flag              |select;0:disabe;1:Enable;|
             bit3        u16       u16       0        0..1        dopple_set_flag            |select;0:disabe;1:Enable;|
             bit4        u16       u16       0        0..1        sigma_set_flag             |select;0:disabe;1:Enable;|
             bit5        u16       u16       1        0..1        irt_set_flag               |select;0:disabe;1:Enable;|
             bit6        u16       u16       1        0..1        afc_set_flag               |select;0:disabe;1:Enable;|
             bit7        u16       u16       0        0..1        irt_afc_close_set_flag     |select;0:disabe;1:Enable;|
             bit8        u16       u16       1        0..1        timing_jitter_set_flag     |select;0:disabe;1:Enable;|
             bit9        u16       u16       1        0..1        freq_jitter_set_flag       |select;0:disabe;1:Enable;|
             bit10       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             bit11       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             bit12       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             bit13       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             bit14       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             bit15       u16       u16       1        0..1        reseaved                   |select;0:disabe;1:Enable;|
             
        un_measpwr_ctrl_bitmap          bitgroup       end                                  

        u16_agc                        u16     u16     0x00     0..95               ÷∏∂®µƒAGC                |input|
        u16_coeff_qf_sinr_linevalue    u16     u16     0x00     0..1000             coeff_qf_sinrœﬂ–‘÷µ      |input|  
        u16_coeff_qt_sinr_linevalue    u16     u16     0x00     0..1000             coeff_qt_sinrœﬂ–‘÷µ      |input|  
        u16_trms_index                 u16     u16     0x00     0..2                ÷∏∂®µƒtrms¿‡–ÕÀ˜“˝       |select;0:EPA;1:EVA;2:ETU;|
        u16_dopple_index               u16     u16     0x00     0..2                ÷∏∂®µƒdoppler¿‡–ÕÀ˜“˝    |select;0:5Hz;1:70Hz;2:300Hz;|  
        u16_sigma_agc                  u16     u16     0x00     0..95               ÷∏∂®µƒsigma_agc          |input|  
        s16_afc_set                    s16     s16     0x00     -3276..32767        ÷∏∂®µƒafc                |input|
        u32_sigma                      u32     u32     0x00     0x00..0xFFFFFFFF    ÷∏∂®µƒsigma              |input|  
        s32_irt_set                    s32     s32     0x00     -30719..307200      ÷∏∂®µƒirt                |input|  

        u16_jitter_period              u16     u16     0x00     0..0xFFFF            º‰∏Ù∂‡…Ÿ¥Œ≤‚øÿ           |input|
        s16_timing_jitter_val          s16     s16     0x00     -32768..32767        ÷∏∂®µƒ∂® ±∂∂∂Ø÷µ         |input|
        s16_freq_jitter_val            s16     s16     0x00     -32768..32767        ÷∏∂®µƒ∆µ¬ ∂∂∂Ø÷µ         |input|

       
       // u16  u16_reseaved[17]
       u16_reseaved[17]     struct     begin
           u16_reseaved[0]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[1]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[2]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[3]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[4]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[5]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[6]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[7]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[8]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[9]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  

           u16_reseaved[10]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[11]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[12]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[13]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[14]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[15]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
           u16_reseaved[16]        u16     u16    0x00     0..0xFFFF      reseaved                |input|  
     
       u16_reseaved[17]     struct     end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4 st_at_l1cc_lte_server_cellmeas_ctrl_para_write>




// st_at_l1cc_lte_test_line_ctrl_t
<8.5 st_at_l1cc_lte_test_line_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     104    0..162             NV_write     |nochange;|
    offset         s32     s32     108    0..0xffffffff      offset       |nochange;|
    length         s32     s32     40     0..64              length       |nochange;|
    
    param    stringArray     begin

       
       // st_at_monitor_cfg_t st_monitor_cfg[8];  /*≤‚ ‘–≈∫≈œﬂ≈‰÷√≤Œ ˝*/      
       st_monitor_cfg[8]       struct    begin
       
           st_monitor_cfg[0]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[0]       struct    end

           st_monitor_cfg[1]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[1]       struct    end

           st_monitor_cfg[2]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[2]       struct    end

           st_monitor_cfg[3]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[3]       struct    end

           st_monitor_cfg[4]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[4]       struct    end

           st_monitor_cfg[5]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[5]       struct    end

           st_monitor_cfg[6]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[6]       struct    end

           st_monitor_cfg[7]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈À˜“˝÷µ        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         ≤‚ ‘–≈∫≈¿‡–Õ          |input;|
           st_monitor_cfg[7]       struct    end

       st_monitor_cfg[8]       struct    end
       
       u16_monotor_enable      u16   u16    0    0..1         ≤‚ ‘–≈∫≈œﬂø™πÿ        |select;1:ø™∆Ù;0:πÿ±’;|

       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin      
           u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
       u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.5 st_at_l1cc_lte_test_line_ctrl_para_write>



<8.6 st_at_l1cc_lte_reg_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     105    0..162             NV_write     |nochange;|
    offset         s32     s32     148    0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

        // st_at_write_reg_t   st_write_reg[4];    /*–¥ºƒ¥Ê∆˜ªÚ’ﬂmemµƒ≈‰÷√≤Œ ˝*/
        st_write_reg[4]       struct       begin
        
           st_write_reg[0]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff     –¥»Îµƒµƒµÿ÷∑     |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff     –¥»Îµƒ÷µ         |input;|
           st_write_reg[0]       struct       end

           st_write_reg[1]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff     –¥»Îµƒµÿ÷∑       |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff     –¥»Îµƒ÷µ         |input;|
           st_write_reg[1]       struct       end

           st_write_reg[2]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff    –¥»Îµƒµÿ÷∑        |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff    –¥»Îµƒ÷µ          |input;|
           st_write_reg[2]       struct       end

           st_write_reg[3]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xffffffff     –¥»Îµƒµÿ÷∑       |input;|
               u32_reg_valu         u32   u32   0    0..0xffffffff     –¥»Îµƒ÷µ         |input;|
           st_write_reg[3]       struct       end

        st_write_reg[4]       struct       end
        
        
        // st_at_read_reg_t    st_read_reg[4]; /*∂¡ºƒ¥Ê∆˜ªÚ’ﬂmemµƒ≈‰÷√≤Œ ˝*/
        st_read_reg[4]        struct       begin
        
             st_read_reg[0]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ∆ ºµÿ÷∑       |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ≥§∂»           |input;|
             st_read_reg[0]        struct       end

             st_read_reg[1]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ∆ ºµÿ÷∑       |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ≥§∂»           |input;|
             st_read_reg[1]        struct       end

             st_read_reg[2]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ∆ ºµÿ÷∑       |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ≥§∂»           |input;|
             st_read_reg[2]        struct       end

             st_read_reg[3]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ∆ ºµÿ÷∑      |input;|
                u32_reg_len         u32   u32   0    0..0xffffffff     ∂¡»° ˝æ›µƒ≥§∂»          |input;|
             st_read_reg[3]        struct       end

        st_read_reg[4]        struct       end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.6 st_at_l1cc_lte_reg_ctrl_para_write>




<8.7 st_at_l1cc_lte_rf_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     106    0..162             NV_write     |nochange;|
    offset         s32     s32     212    0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..64              length       |nochange;|
    
    param    stringArray     begin

           u16_rf_ctrl_bitmap     bitgroup     begin    u16          
                  bit0        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:rf_apc_delta πƒ‹;1:rf_apc_delta≤ª πƒ‹;|
                  bit1        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit2        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit3        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit4        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit5        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit6        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit7        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit8        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit9        u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit10       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit11       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit12       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit13       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit14       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
                  bit15       u16       u16       0        0..1        RFøÿ÷∆bitmap         |select;0:disabe;1:Enable;|
           u16_rf_ctrl_bitmap     bitgroup     end
     
           s16_rf_apc_delta    s16   s16   0    -32768..32767   tx_power_delta_step=0.125dBm         |input;|

           // UINT16  u16_reseaved[6]
           u16_reseaved[6]    struct      begin      
               u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|      
               u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
               u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
               u16_reseaved[3]         u16   u16   0    0..0xffff     u16_reseaved[3]          |input;| 
               u16_reseaved[4]         u16   u16   0    0..0xffff     u16_reseaved[4]          |input;|
               u16_reseaved[5]         u16   u16   0    0..0xffff     u16_reseaved[5]          |input;|            
           u16_reseaved[6]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.7 st_at_l1cc_lte_rf_ctrl_para_write>




<8.8 st_at_l1cc_lte_platform_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     107    0..162             NV_write     |nochange;|
    offset         s32     s32     228    0..0xffffffff      offset       |nochange;|
    length         s32     s32     16     0..64              length       |nochange;|
    
    param    stringArray     begin

      u16_rx_mpdcch_period_fix_flag      u16    u16   1  0..1       ≤…”√÷‹∆⁄πÃ∂®∑Ω∞∏Ω” ’mpdcch(ª™Œ™∑Ω∞∏)                  |select;0;1|
      u16_sib1_cemodeb_rep_max_value     u16    u16   0  0..0xFFFF  sib1◊Ó¥Û÷ÿ∏¥¥Œ ˝                                      |input;|
      u16_startsymbol_d60_flag           u16    u16   0  0..1       Ãÿ ‚◊”÷°mpdcch∫Õpdschµƒ∆ º∑˚∫≈Œª÷√(≤…”√D60±Í◊º±Í ∂)  |select;0;1|
      u16_rf_broken_flag                 u16    u16   0  0..1       RF∂œ¥∞±Í ∂                                            |select;0;1|
      u16_close_uldft_err_flag           u16    u16   0  0..1       ULDFT_ERR¿∂∆¡±Í ∂                                     |select;0:FALSE;1:TRUE;|
      u16_ldtc_2_int_flag                u16    u16   0  0..1       ldtcÀ´÷–∂œ∑Ω∞∏±Í ∂                                    |select;0:µ•÷–∂œ;1:À´÷–∂œ;|
      b_sp8513_sib1_80ms_first_flag      u16    u16   0  0..1       œﬁ÷∆sib1‘⁄80ms÷‹∆⁄ƒ⁄µ⁄1∏ˆ∑˚∫œÃıº˛µƒ◊”÷°               |select;0;1;|
      u16_s_tbsize_flag                  u16    u16   0  0..1       Ãÿ ‚◊”÷°÷ÿ∏¥¥Œ ˝=1≥°æ∞ π”√0.75*RB∂‘”¶µƒTBSize±Í ∂     |select;0:1*RBµƒtbsize;1: π”√0.75*RBµƒtbsize;|       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.8 st_at_l1cc_lte_platform_ctrl_para_write>





<8.9 st_at_l1cc_lte_pmi_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     108    0..162             NV_write     |nochange;|
    offset         s32     s32     244    0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

         b_pmi_fix_report_flag         u16    u16    0    0..1        πÃ∂®÷µ…œ±®pmi±Í ∂         |select;0:≤ª π”√;1: π”√;|
         u16_pmi_report_type           u16    u16    0    0..1        pmi…œ±®¿‡–Õ               |select;0:¥¯øÌ;1:”≈—°◊”¥¯;2:À˘”–◊”¥¯;|
         u16_wideband_pmi              u16    u16    0    0..0xffff   øÌ¥¯pmi                   |input;|
         u16_mband_pmi                 u16    u16    0    0..0xffff   ”≈—°◊”¥¯pmi               |input;|

         // UINT16  u16_subband_pmi[25];    /*∏˜∏ˆ◊”¥¯µƒpmi*/
         u16_subband_pmi[25]      struct     begin
         
            u16_subband_pmi[0]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[0]          |input;|
            u16_subband_pmi[1]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[1]          |input;|
            u16_subband_pmi[2]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[2]          |input;|
            u16_subband_pmi[3]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[3]          |input;|
            u16_subband_pmi[4]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[4]          |input;|
            u16_subband_pmi[5]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[5]          |input;|
            u16_subband_pmi[6]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[6]          |input;|
            u16_subband_pmi[7]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[7]          |input;|
            u16_subband_pmi[8]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[8]          |input;|
            u16_subband_pmi[9]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[9]          |input;|

            u16_subband_pmi[10]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[10]         |input;|
            u16_subband_pmi[11]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[11]         |input;|
            u16_subband_pmi[12]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[12]         |input;|
            u16_subband_pmi[13]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[13]         |input;|
            u16_subband_pmi[14]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[14]         |input;|
            u16_subband_pmi[15]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[15]         |input;|
            u16_subband_pmi[16]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[16]         |input;|
            u16_subband_pmi[17]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[17]         |input;|
            u16_subband_pmi[18]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[18]         |input;|
            u16_subband_pmi[19]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[19]         |input;|

            u16_subband_pmi[20]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[20]         |input;|
            u16_subband_pmi[21]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[21]         |input;|
            u16_subband_pmi[22]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[22]         |input;|
            u16_subband_pmi[23]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[23]         |input;|
            u16_subband_pmi[24]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[24]         |input;|
                              
         u16_subband_pmi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /*±£¡Ù*/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.9 st_at_l1cc_lte_pmi_ctrl_para_write>




<8.10 st_at_l1cc_lte_cqi_ctrl_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     2      0..1               Static_NVM   |nochange;|
    operationType  s32     s32     109    0..162             NV_write     |nochange;|
    offset         s32     s32     308    0..0xffffffff      offset       |nochange;|
    length         s32     s32     64     0..64              length       |nochange;|
    
    param    stringArray     begin

         b_cqi_fix_report_flag         u16    u16    0    0..1        πÃ∂®÷µ…œ±®cqi±Í ∂     |select;0:≤ª π”√;1: π”√πÃ;|
         u16_cqi_report_type           u16    u16    0    0..1        cqi…œ±®¿‡–Õ           |select;0:¥¯øÌ;1:”≈—°◊”¥¯;2:À˘”–◊”¥¯;|
         u16_wideband_cqi              u16    u16    0    0..0xffff   øÌ¥¯µƒcqi             |input;|
         u16_mband_cqi                 u16    u16    0    0..0xffff   ”≈—°◊”¥¯cqi           |input;|

         // UINT16  u16_subband_cqi[25];    /*∏˜∏ˆ◊”¥¯µƒpmi*/
         u16_subband_cqi[25]      struct     begin
         
            u16_subband_cqi[0]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[0]          |input;|
            u16_subband_cqi[1]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[1]          |input;|
            u16_subband_cqi[2]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[2]          |input;|
            u16_subband_cqi[3]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[3]          |input;|
            u16_subband_cqi[4]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[4]          |input;|
            u16_subband_cqi[5]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[5]          |input;|
            u16_subband_cqi[6]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[6]          |input;|
            u16_subband_cqi[7]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[7]          |input;|
            u16_subband_cqi[8]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[8]          |input;|
            u16_subband_cqi[9]         u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[9]          |input;|

            u16_subband_cqi[10]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[10]         |input;|
            u16_subband_cqi[11]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[11]         |input;|
            u16_subband_cqi[12]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[12]         |input;|
            u16_subband_cqi[13]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[13]         |input;|
            u16_subband_cqi[14]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[14]         |input;|
            u16_subband_cqi[15]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[15]         |input;|
            u16_subband_cqi[16]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[16]         |input;|
            u16_subband_cqi[17]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[17]         |input;|
            u16_subband_cqi[18]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[18]         |input;|
            u16_subband_cqi[19]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[19]         |input;|

            u16_subband_cqi[20]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[20]         |input;|
            u16_subband_cqi[21]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[21]         |input;|
            u16_subband_cqi[22]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[22]         |input;|
            u16_subband_cqi[23]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[23]         |input;|
            u16_subband_cqi[24]        u16   u16   0    0..0xffff     ◊”¥¯µƒpmi[24]         |input;|
                              
         u16_subband_cqi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /*±£¡Ù*/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xffff     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xffff     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xffff     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.10 st_at_l1cc_lte_cqi_ctrl_para_write>





<8.11 l1cc_lte_catm_get_data_cfg>
    id    1
    HideFlag 1        
</8.11 l1cc_lte_catm_get_data_cfg>


//  dl ◊• ˝
//   st_at_l1cc_lte_dl_get_data_cfg_req_t st_dl_get_data_para_req;
<8.11.1 st_dl_get_data_para_req_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      372      0..0xffffffff     offset          |nochange;|
    length         s32     s32      20       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
       
        un_dl_get_data_para struct begin
        
            b_dl_get_data_flag            u16       u16      0          0..1           ø™∆Ùdl◊• ˝π¶ƒ‹                  |select;0:πÿ±’;1:ø™∆Ù;|
            u16_start_req_type            u16       u16      0          0..0xffff      ◊•»°∆ º‘≠”Ô¿‡–Õ                |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_start_req_num             u16       u16      0          0..0xffff      Ω” ’µΩµ⁄x¥Œ‘≠”Ô£¨ø™ º◊• ˝       |input;|
            u16_end_cfg_type              u16       u16      0          0..1           ◊• ˝Õ£÷π¿‡–Õ                    |select;1:º∆À„µΩn÷°£¨Ω· ¯◊• ˝;2:≥§◊•£¨÷±µΩ≥ˆœ÷∂œ—‘Œ™÷π;3:÷∏∂®µƒ‘≠”Ô;|
            u16_end_sf_num                u16       u16      0          0..0xffff      º∆ ˝µΩn÷°£¨Ω· ¯◊• ˝             |input;|
            u16_end_req_type              u16     u16        0          0..0xffff      ¬˙◊„Ω· ¯Ãıº˛µƒ‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_end_req_num               u16       u16      0          0..0xffff      Ω” ’µΩµ⁄y¥Œ£¨Õ£÷π◊• ˝           |input;|

            //UINT16 u16_reserved[3]; 
            u16_reserved[3]       struct    begin
                 u16_reserved[0]    u16    u16    0       0..0xFFFF    ±£¡Ù         |input;|
                 u16_reserved[1]    u16    u16    0       0..0xFFFF    ±£¡Ù         |input;|
                 u16_reserved[2]    u16    u16    0       0..0xFFFF    ±£¡Ù         |input;|            
            u16_reserved[3]       struct    end
           
       st_dlcnnt_get_data_para    struct    end
        
        
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.1 st_dl_get_data_para_req_write>




// ul ◊• ˝
// st_at_l1cc_lte_ul_get_data_cfg_req_t st_ul_get_data_para_req;
<8.11.2 st_ul_get_data_para_write>
   id 2
   HideFlag 1

</8.11.2 st_ul_get_data_para_write>


<8.11.2.1 st_pucch_get_data_cfg_para_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset          |nochange;|
    length         s32     s32      12       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..2       ø™∆Ùul◊• ˝π¶ƒ‹     |select;0:πÿ±’;1:ø™∆ÙTX_IN◊• ˝;2:ø™∆ÙTX_OUT◊• ˝|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_pucch_get_data_cfg_para       struct         begin
               
             u16_uci_type              u16     u16     1      1..3    PUCCH–Ë“™–Ø¥¯µƒUCI–≈œ¢       |select;1:SR;2:ACK;3:CSI;|
             u16_get_pucch_cnt         u16     u16     1      1..3    ◊•»°y¥Œpucch∑¢ÀÕµƒ ˝æ›       |input;|
             u16_get_sr_send_req_cnt   u16     u16     1      1..3    ¥”µ⁄x¥Œsr_send_reqø™ º◊• ˝   |input;|
             u16_get_ack_csi_cnt       u16     u16     1      1..3    ¥”µ⁄x¥ŒACK/CSI∑¢ÀÕø™ º◊• ˝   |input;|
               
       st_pucch_get_data_cfg_para        struct         end
                        
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.2.1 st_pucch_get_data_cfg_para_write>



<8.11.2.2 st_pusch_get_data_cfg_para_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset          |nochange;|
    length         s32     s32      8        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..2       ø™∆Ùul◊• ˝π¶ƒ‹     |select;0:πÿ±’;1:ø™∆ÙTX_IN◊• ˝;2:ø™∆ÙTX_OUT◊• ˝|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_pusch_get_data_cfg_para       struct         begin
               
             u16_get_pusch_send_req_cnt    u16     u16     1      1..0xFFFF    ¥”µ⁄x¥Œpusch_send_req∑¢ÀÕø™ º◊• ˝        |input;|
             u16_get_pusch_cnt             u16     u16     1      1..0xFFFF    ◊•»°y¥Œpusch∑¢ÀÕµƒ ˝æ›                   |input;|
                              
       st_pusch_get_data_cfg_para        struct         end
                        
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.2.2 st_pusch_get_data_cfg_para_write>



<8.11.2.3 st_prach_get_data_cfg_para_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset          |nochange;|
    length         s32     s32      10       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..2       ø™∆Ùul◊• ˝π¶ƒ‹     |select;0:πÿ±’;1:ø™∆ÙTX_IN◊• ˝;2:ø™∆ÙTX_OUT◊• ˝|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_prach_get_data_cfg_para       struct         begin
               
             u16_get_prach_send_req_cnt    u16     u16     1      1..0xFFFF    ◊•»°µ⁄x¥Œprach_send_req∑¢ÀÕ ˝æ›               |input;|
             u16_preamble_id               u16     u16     1      1..0xFFFF    PreambleID∫≈¥Ú◊Æ(0xFFFF±Ì æ≤ª–Ë“™¥Ú◊Æ)        |input;|
             u16_get_prach_rep_cnt         u16     u16     1      1..0xFFFF    ◊•»°µ⁄y¥Œprach÷ÿ∏¥µƒ ˝æ›                      |input;|
                              
       st_prach_get_data_cfg_para        struct         end
 
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.2.3 st_prach_get_data_cfg_para_write>



<8.11.2.4 st_msg3_get_data_cfg_para_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset          |nochange;|
    length         s32     s32      6        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..2       ø™∆Ùul◊• ˝π¶ƒ‹     |select;0:πÿ±’;1:ø™∆ÙTX_IN◊• ˝;2:ø™∆ÙTX_OUT◊• ˝|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_msg3_get_data_cfg_para       struct         begin
               
             u16_get_msg3_send_req_cnt    u16     u16     1      1..0xFFFF    ◊•»°µ⁄x¥Œsend_msg3_req∑¢ÀÕ ˝æ›               |input;|
 
       st_msg3_get_data_cfg_para        struct         end
 
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.2.4 st_msg3_get_data_cfg_para_write>



<8.11.2.5 st_srs_get_data_cfg_para_write>
    cmd   AT+NVPC=
    id    3
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      392      0..0xffffffff     offset          |nochange;|
    length         s32     s32      8        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        b_ul_get_data_flag   u16   u16   1  0..2       ø™∆Ùul◊• ˝π¶ƒ‹     |select;0:πÿ±’;1:ø™∆ÙTX_IN◊• ˝;2:ø™∆ÙTX_OUT◊• ˝|
        u16_ul_chn_id        u16   u16   6  0..63      u16_ul_chn_id      |select;1:PRACH;2:MSG3;3:PUSCH;4:PUCCH;5:SRS;|
       
        st_msg3_get_data_cfg_para       struct         begin
               
             u16_start_srs_sf_cnt    u16     u16     1      1..0xFFFF    ¥”µ⁄x∏ˆ∞¸∫¨SRSµƒ…œ––◊”÷°ø™ º◊• ˝               |input;|
             u16_get_srs_sf_cnt      u16     u16     1      1..0xFFFF    ◊•»°¡¨–¯y∏ˆ∞¸∫¨SRSµƒ…œ––◊”÷°µƒ ˝æ›             |input;|
 
       st_msg3_get_data_cfg_para        struct         end
 
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.2.5 st_srs_get_data_cfg_para_write>



// “Ï∆µªÚÕ¨∆µ–°«¯meas◊• ˝
//   st_at_l1cc_lte_freqmeas_get_data_cfg_req_t st_freqmeas_get_data_para_req;
<8.11.3 st_freqmeas_get_data_para_req_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      110      0..2              get_data        |nochange;|
    offset         s32     s32      404      0..0xffffffff     offset          |nochange;|
    length         s32     s32      52       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
                   
        b_freqmeas_get_data_flag   u16   u16   1            0..1       freqmeas◊• ˝π¶ƒ‹        |select;0:πÿ±’;1ø™∆Ù;|
        u16_bhv_id                 u16   u16   0xFFFF       0..63      ––Œ™id                  |input;|


        // st_at_l1cc_lte_freqmeas_get_data_cfg_para_t st_freqmeas_get_data_cfg;
        st_freqmeas_get_data_cfg    struct     begin
         
            u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
            u16_freq               u16   u16   0xFFFF    0..0xFFFF    freqmeasµƒ∆µµ„       |input;|
            u16_event_type         u16   u16   0xFFFF    1,2,0xFFFF   freqmeas ¬º˛¿‡–Õ     |select;0xFFFF:≤ª÷∏∂® ¬º˛¿‡–Õ;1:≤‚¡ø ¬º˛;2:ºÏ≤‚ ¬º˛;|
    
            // ◊• ˝≥°æ∞
            u16_iddet_get_data_scene    u16   u16   0   0..4      iddet◊• ˝≥°æ∞           |select;0:iddet◊• ˝≥°æ∞Œﬁ–ß;1:¬©ºÏID≥°æ∞;2:–ÈºÏID≥°æ∞;3:ºÏ≤‚–°«¯µƒcp¿‡–Õ¥ÌŒÛ≥°æ∞;4:ºÏ≤‚–°«¯µƒÕ¨≤Ω∆´≤Ó“Ï≥£≥°æ∞;|
            
        
            //  st_at_l1cc_lte_freqmeas_iddet_cfg_para_t   st_iddet_cfg_para; 
            // iddet≈‰÷√≤Œ ˝
            st_iddet_cfg_para       struct       begin
            
                u16_iddet_substep              u16    u16    0    0..0xFFFF       iddetµƒ◊”≤Ω÷Ë         |input;|
                u16_valid_num                  u16    u16    0    0..3            ”––ß–°«¯µƒ∏ˆ ˝        |select;0;1;2;3;|
                 
                u16_valid_cell_id[3]    struct     begin
                      u16_valid_cell_id[0]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒCellID        |input;|
                      u16_valid_cell_id[1]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒCellID        |input;|
                      u16_valid_cell_id[2]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒCellID        |input;|        
                u16_valid_cell_id[3]    struct     end 
                
                u16_valid_cell_cp_type[3]    struct     begin
                      u16_valid_cell_cp_type[0]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒcp¿‡–Õ        |input;|
                      u16_valid_cell_cp_type[1]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒcp¿‡–Õ        |input;|
                      u16_valid_cell_cp_type[2]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒcp¿‡–Õ        |input;|        
                u16_valid_cell_cp_type[3]    struct     end 
  
                u32_valid_cell_syncoffset[3]    struct     begin
                      u32_valid_cell_syncoffset[0]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒÕ¨≤Ω∆´≤Ó        |input;|
                      u32_valid_cell_syncoffset[1]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒÕ¨≤Ω∆´≤Ó        |input;|
                      u32_valid_cell_syncoffset[2]       u16    u16    0    0..0xFFFF       ”––ß–°«¯µƒÕ¨≤Ω∆´≤Ó        |input;|        
                u32_valid_cell_syncoffset[3]    struct     end
            
            st_iddet_cfg_para       struct       end
                        
            u16_reserved               u16     u16     0   0..0xFFFF            ±£¡Ù               |input;|                                  
            u16_meas_get_data_scene    u16     u16     0   0..4                 meas◊• ˝≥°æ∞       |select;0:meas◊• ˝≥°æ∞Œﬁ–ß;1:≤‚¡ø–°«¯µƒrsrp¥Ê‘⁄∆´≤Ó≥°æ∞;2:≤‚¡ø–°«¯µƒrsrq¥Ê‘⁄∆´≤Ó≥°æ∞;3:measpwr π”√µƒ—˘±æ ˝π˝¥Ûµƒ≥°æ∞;4:measpwrµƒIRT_ValidFlagŒ¥¬˙◊„√≈œﬁµƒ≥°æ∞;|  
  
            // st_at_l1cc_lte_freqmeas_meas_cfg_para_t   st_meas_cfg_para; meas≈‰÷√≤Œ ˝
            st_meas_cfg_para        struct      begin            
                u16_meas_cell_id    u16    u16    0    0..0xFFFF       ≤‚¡ø–°«¯µƒId                  |input;|
                u16_real_rsrp       u16    u16    0    0..0xFFFF       ≤‚¡ø–°«¯µƒ’Ê µµƒrsrp÷µ        |input;|  
                u16_real_rsrq       u16    u16    0    0..0xFFFF       ≤‚¡ø–°«¯µƒ’Ê µµƒrsrq÷µ        |input;|
                u16_real_subf_num   u16    u16    0    0..0xFFFF       ≤‚¡ø–°«¯µƒ π”√µƒ◊”÷° ˝        |input;|            
            st_meas_cfg_para        struct      end            
            
        st_freqmeas_get_data_cfg    struct     end
        

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.11.3 st_freqmeas_get_data_para_req_write>



<8.12 st_at_l1cc_lte_debug_assert_cfg_para[4]_write>
    id    1
    HideFlag 1        
</8.12 st_at_l1cc_lte_debug_assert_cfg_para[4]_write>


<8.12.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_write>
    id    2
    HideFlag 1 
</8.12.1 st_at_l1cc_lte_debug_assert_cfg_para[0]_write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dci¬©ºÏdebug≤Œ ˝
<8.12.1.1 st_at_debug_mpdcch_miss_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     0      0       phy≤„debug¿‡–Õ÷∏ æ          |input;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug∆ º ±º‰≈‰÷√≤Œ ˝
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                     u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
                st_debug_start_cfg     struct      end

                u16_subframe_bitmap_num     u16     u16    0xffff    0..0xffff     mpdcchµ˜∂»Œﬁœﬂ÷°÷‹∆⁄         |select;1:10ms;2:20ms;3:30ms;4:40ms;|
                // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_ModuleControl[4]; 
                // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                un_mpdcch_subframe_ModuleControl[4]      struct         begin
                  un_mpdcch_subframe_ModuleControl[0]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                  un_mpdcch_subframe_ModuleControl[0]     bitgroup    end
                  un_mpdcch_subframe_ModuleControl[1]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                  un_mpdcch_subframe_ModuleControl[1]     bitgroup    end
                  un_mpdcch_subframe_ModuleControl[2]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                  un_mpdcch_subframe_ModuleControl[2]     bitgroup    end
                  un_mpdcch_subframe_ModuleControl[3]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                   un_mpdcch_subframe_ModuleControl[3]     bitgroup    end
                 un_mpdcch_subframe_ModuleControl[4]      struct         end
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcch÷ÿ∏¥x¥Œ£¨ ∂±dci¥ÌŒÛ£¨∂œ—‘         |input;|
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.1 st_at_debug_mpdcch_miss_dci_para_write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dci–ÈºÏdebug≤Œ ˝
<8.12.1.2 st_at_debug_mpdcch_false_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     1      1        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
        
               u16_subframe_bitmap_num     u16     u16    0xffff    0..0xffff     mpdcchµ˜∂»Œﬁœﬂ÷°÷‹∆⁄         |select;1:10ms;2:20ms;3:30ms;4:40ms;|
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_ModuleControl[4]; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
               un_mpdcch_subframe_ModuleControl[4]      struct         begin
                 un_mpdcch_subframe_ModuleControl[0]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                 un_mpdcch_subframe_ModuleControl[0]     bitgroup    end
                 un_mpdcch_subframe_ModuleControl[1]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                 un_mpdcch_subframe_ModuleControl[1]     bitgroup    end
                 un_mpdcch_subframe_ModuleControl[2]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                 un_mpdcch_subframe_ModuleControl[2]     bitgroup    end
                 un_mpdcch_subframe_ModuleControl[3]     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
                   un_mpdcch_subframe_ModuleControl[3]     bitgroup    end
                 un_mpdcch_subframe_ModuleControl[4]      struct         end
                 u16_reseaved     u16     u16    0xffff    0..0xffff     ±£¡Ù          |input;|   
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.2 st_at_debug_mpdcch_false_dci_para_write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algo≤„pdsch“Î¬Îdebug≤Œ ˝
<8.12.1.3 st_at_debug_algo_pdsch_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     2      2        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti¿‡–Õ                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdsch÷ÿ∏¥x¥Œ(0xFFFF,±Ì æ±æ≤Œ ˝Œﬁ–ß)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.3 st_at_debug_algo_pdsch_write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algo≤„pbch“Î¬Îdebug≤Œ ˝
<8.12.1.4 st_at_debug_algo_pbch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     3      3        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbch÷ÿ∏¥x¥Œ                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                ÷∏∂®pbch√§ºÏÃÏœﬂ≈‰÷√                         |select;0:µ•ÃÏœﬂ;1:À´ÃÏœﬂ;2:4ÃÏœﬂ;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯id(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯freq(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.4 st_at_debug_algo_pbch_para_write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algo≤„mpdcch“Î¬Îdebug≤Œ ˝
<8.12.1.5 st_at_debug_algo_mpdcch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     4      4        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti¿‡–Õ        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbch÷ÿ∏¥x¥Œ     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.5 st_at_debug_algo_mpdcch_para_write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdsch“Î¬Î¥ÌŒÛdebug≤Œ ˝
<8.12.1.6 st_at_debug_pdsch_err_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     5      5        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_pdsch_err_para       struct      begin
        
              u16_pdsch_err_type            u16      u16     0    1..2          pdsch¥ÌŒÛ¿‡–Õ                             |select;1:“Î¬Î¥ÌŒÛµ˜ ‘;2:bler¿‡–Õµ˜ ‘;|  
              u16_pdsch_type                u16      u16     0    2,3,4,6       pdsch¿‡–Õ(pdsch¥ÌŒÛ¿‡–Õ=1 ±”––ß)          |select;2:rar;3:dlcnnt;4:msg4;6:paging;|  
              u16_pdsch_bler_total_num      u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)    |input;|
              u16_pdsch_bler_err_num        u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(µ±pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)  |input;|
             
              u16_reseaved[6]     struct       begin
                   u16_reseaved[0]         u16      u16     0    0..0xFFFF     u16_reseaved[0]   |input;|
                   u16_reseaved[1]         u16      u16     0    0..0xFFFF     u16_reseaved[1]   |input;|
                   u16_reseaved[2]         u16      u16     0    0..0xFFFF     u16_reseaved[2]   |input;|
                   u16_reseaved[3]         u16      u16     0    0..0xFFFF     u16_reseaved[3]   |input;|
                   u16_reseaved[4]         u16      u16     0    0..0xFFFF     u16_reseaved[4]   |input;|
                   u16_reseaved[5]         u16      u16     0    0..0xFFFF     u16_reseaved[5]   |input;|      
              u16_reseaved[6]     struct       end     
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.6 st_at_debug_pdsch_err_para_write>



// st_at_debug_resync_fail_para_t st_at_debug_resync_fail_para;  ÷ÿÕ¨≤Ω ß∞‹debug≤Œ ˝
<8.12.1.7 st_at_debug_resync_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     6      6        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_resync_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_cell_id              u16       u16     0        0..503           ÷ÿÕ¨≤Ωµƒ–°«¯id             |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷ÿÕ¨≤Ωµƒ–°«¯freq           |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_resync_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.7 st_at_debug_resync_fail_para_write>




// st_at_debug_cellsearch_fail_para_t st_at_debug_cellsearch_fail_para;  À—Õ¯ ß∞‹debug≤Œ ˝
<8.12.1.8 st_at_debug_cellsearch_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     7      7        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_cellsearch_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
 
 
               u16_cell_id              u16       u16     0        0..503           –°«¯id,                      |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®À—Õ¯µƒ–°«¯freq           |input;|
               u16_cp_type              u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®–°«¯µƒcp¿‡–Õ£¨           |select;0:NCP;1:ECP;|

               u16_reseaved[3]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[3]      struct         end
               
        st_at_debug_cellsearch_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.8 st_at_debug_cellsearch_fail_para_write>





//  st_at_debug_system_info_fail_para_t st_at_debug_system_info_fail_para;  œµÕ≥œ˚œ¢∂¡»° ß∞‹debug≤Œ ˝
<8.12.1.9 st_at_debug_system_info_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     8      8        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_system_info_fail_para       struct      begin
        
             u32_freq            u32         u32     0      0..0xFFFFFFFF    ÷∏∂®µƒ–°«¯freq               |input;|     
             u16_cell_id         u16         u16     0      0..503           ÷∏∂®µƒ–°«¯id                 |input;|
             u16_si_type         u16         u16     2      1..2             ÷∏∂®µƒ–°«¯œµÕ≥œ˚œ¢¿‡–Õ       |select;1:MIB;2:SIB1;|
             u16_triger_type     u16         u16     2      0..2             ¥•∑¢œµÕ≥œ˚œ¢debugµƒ¿‡–Õ      |select;0:sever_cell∫Õbg_cell;1:cgi_cell;2:pbch_offline;|
     
             // u16  u16_reseaved[5]; 
              u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[5]      struct         end
               
        st_at_debug_system_info_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.9 st_at_debug_system_info_fail_para_write>



//  st_at_debug_idle_offline_fail_para_t st_at_debug_idle_offline_fail_para;  idle offline“Ï≥£debug≤Œ ˝
<8.12.1.10 st_at_debug_idle_offline_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      456      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     9      9        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_idle_offline_fail_para       struct      begin
        
             u16_pbmeas_irt_thr                       u16         u16     0      0..0xFFFF    pbmeas_irt√≈œﬁ÷µ                      |input;|
             u16_pbmeas_afc_thr                       u16         u16     0      0..0xFFFF    pbmeas_afc√≈œﬁ÷µ                      |input;|
             u16_pbdecode_offline_decode_num_thr      u16         u16     0      0..0xFFFF    pbch_decode_offline“Î¬Î¥Œ ˝√≈œﬁ       |input;|
         
             // u16  u16_reseaved[7]; 
              u16_reseaved[7]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[5]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[6]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[7]      struct         end
               
        st_at_debug_idle_offline_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.1.10 st_at_debug_idle_offline_fail_para_write>







<8.12.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_write>
    id    2
    HideFlag 1 
</8.12.2 st_at_l1cc_lte_debug_assert_cfg_para[1]_write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dci¬©ºÏdebug≤Œ ˝
<8.12.2.1 st_at_debug_mpdcch_miss_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     0      0        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug∆ º ±º‰≈‰÷√≤Œ ˝
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                     u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcch÷ÿ∏¥x¥Œ£¨ ∂±dci¥ÌŒÛ£¨∂œ—‘         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.1 st_at_debug_mpdcch_miss_dci_para_write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dci–ÈºÏdebug≤Œ ˝
<8.12.2.2 st_at_debug_mpdcch_false_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111     0..2              get_data        |nochange;|
    offset         s32     s32      480     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     1      1        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.2 st_at_debug_mpdcch_false_dci_para_write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algo≤„pdsch“Î¬Îdebug≤Œ ˝
<8.12.2.3 st_at_debug_algo_pdsch_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     2      2        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti¿‡–Õ                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdsch÷ÿ∏¥x¥Œ(0xFFFF,±Ì æ±æ≤Œ ˝Œﬁ–ß)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.3 st_at_debug_algo_pdsch_write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algo≤„pbch“Î¬Îdebug≤Œ ˝
<8.12.2.4 st_at_debug_algo_pbch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     3      3        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbch÷ÿ∏¥x¥Œ                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                ÷∏∂®pbch√§ºÏÃÏœﬂ≈‰÷√                         |select;0:µ•ÃÏœﬂ;1:À´ÃÏœﬂ;2:4ÃÏœﬂ;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯id(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯freq(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.4 st_at_debug_algo_pbch_para_write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algo≤„mpdcch“Î¬Îdebug≤Œ ˝
<8.12.2.5 st_at_debug_algo_mpdcch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     4      4       phy≤„debug¿‡–Õ÷∏ æ          |input;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti¿‡–Õ        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbch÷ÿ∏¥x¥Œ     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.5 st_at_debug_algo_mpdcch_para_write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdsch“Î¬Î¥ÌŒÛdebug≤Œ ˝
<8.12.2.6 st_at_debug_pdsch_err_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     5      5        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_pdsch_err_para       struct      begin
        
              u16_pdsch_err_type            u16      u16     0    1..2          pdsch¥ÌŒÛ¿‡–Õ                             |select;1:“Î¬Î¥ÌŒÛµ˜ ‘;2:bler¿‡–Õµ˜ ‘;|  
              u16_pdsch_type                u16      u16     0    2,3,4,6       pdsch¿‡–Õ(pdsch¥ÌŒÛ¿‡–Õ=1 ±”––ß)          |select;2:rar;3:dlcnnt;4:msg4;6:paging;|  
              u16_pdsch_bler_total_num      u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)    |input;|
              u16_pdsch_bler_err_num        u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(µ±pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)  |input;|
             
              u16_reseaved[6]     struct       begin
                   u16_reseaved[0]         u16      u16     0    0..0xFFFF     u16_reseaved[0]   |input;|
                   u16_reseaved[1]         u16      u16     0    0..0xFFFF     u16_reseaved[1]   |input;|
                   u16_reseaved[2]         u16      u16     0    0..0xFFFF     u16_reseaved[2]   |input;|
                   u16_reseaved[3]         u16      u16     0    0..0xFFFF     u16_reseaved[3]   |input;|
                   u16_reseaved[4]         u16      u16     0    0..0xFFFF     u16_reseaved[4]   |input;|
                   u16_reseaved[5]         u16      u16     0    0..0xFFFF     u16_reseaved[5]   |input;|      
              u16_reseaved[6]     struct       end     
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.6 st_at_debug_pdsch_err_para_write>




// st_at_debug_resync_fail_para_t st_at_debug_resync_fail_para;  ÷ÿÕ¨≤Ω ß∞‹debug≤Œ ˝
<8.12.2.7 st_at_debug_resync_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     6      6        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_resync_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_cell_id              u16       u16     0        0..503           ÷ÿÕ¨≤Ωµƒ–°«¯id             |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷ÿÕ¨≤Ωµƒ–°«¯freq           |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_resync_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.7 st_at_debug_resync_fail_para_write>




// st_at_debug_cellsearch_fail_para_t st_at_debug_cellsearch_fail_para;  À—Õ¯ ß∞‹debug≤Œ ˝
<8.12.2.8 st_at_debug_cellsearch_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     7      7        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_cellsearch_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
 
 
               u16_cell_id              u16       u16     0        0..503           –°«¯id,                      |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®À—Õ¯µƒ–°«¯freq           |input;|
               u16_cp_type              u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®–°«¯µƒcp¿‡–Õ£¨           |select;0:NCP;1:ECP;|

               u16_reseaved[3]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[3]      struct         end
               
        st_at_debug_cellsearch_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.8 st_at_debug_cellsearch_fail_para_write>





//  st_at_debug_system_info_fail_para_t st_at_debug_system_info_fail_para;  œµÕ≥œ˚œ¢∂¡»° ß∞‹debug≤Œ ˝
<8.12.2.9 st_at_debug_system_info_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     8      8        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_system_info_fail_para       struct      begin
        
             u32_freq            u32         u32     0      0..0xFFFFFFFF    ÷∏∂®µƒ–°«¯freq               |input;|     
             u16_cell_id         u16         u16     0      0..503           ÷∏∂®µƒ–°«¯id                 |input;|
             u16_si_type         u16         u16     2      1..2             ÷∏∂®µƒ–°«¯œµÕ≥œ˚œ¢¿‡–Õ       |select;1:MIB;2:SIB1;|
             u16_triger_type     u16         u16     2      0..2             ¥•∑¢œµÕ≥œ˚œ¢debugµƒ¿‡–Õ      |select;0:sever_cell∫Õbg_cell;1:cgi_cell;2:pbch_offline;|
     
             // u16  u16_reseaved[5]; 
              u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[5]      struct         end
               
        st_at_debug_system_info_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.9 st_at_debug_system_info_fail_para_write>




//  st_at_debug_idle_offline_fail_para_t st_at_debug_idle_offline_fail_para;  idle offline“Ï≥£debug≤Œ ˝
<8.12.2.10 st_at_debug_idle_offline_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      480      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     9      9        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_idle_offline_fail_para       struct      begin
        
             u16_pbmeas_irt_thr                       u16         u16     0      0..0xFFFF    pbmeas_irt√≈œﬁ÷µ                      |input;|
             u16_pbmeas_afc_thr                       u16         u16     0      0..0xFFFF    pbmeas_afc√≈œﬁ÷µ                      |input;|
             u16_pbdecode_offline_decode_num_thr      u16         u16     0      0..0xFFFF    pbch_decode_offline“Î¬Î¥Œ ˝√≈œﬁ       |input;|
         
             // u16  u16_reseaved[7]; 
              u16_reseaved[7]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[5]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[6]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[7]      struct         end
               
        st_at_debug_idle_offline_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.2.10 st_at_debug_idle_offline_fail_para_write>






<8.12.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_write>
    id    2
    HideFlag 1 
</8.12.3 st_at_l1cc_lte_debug_assert_cfg_para[2]_write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dci¬©ºÏdebug≤Œ ˝
<8.12.3.1 st_at_debug_mpdcch_miss_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     0      0        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug∆ º ±º‰≈‰÷√≤Œ ˝
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                     u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcch÷ÿ∏¥x¥Œ£¨ ∂±dci¥ÌŒÛ£¨∂œ—‘         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.1 st_at_debug_mpdcch_miss_dci_para_write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dci–ÈºÏdebug≤Œ ˝
<8.12.3.2 st_at_debug_mpdcch_false_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     1      1        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                       u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.2 st_at_debug_mpdcch_false_dci_para_write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algo≤„pdsch“Î¬Îdebug≤Œ ˝
<8.12.3.3 st_at_debug_algo_pdsch_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     2      2        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti¿‡–Õ                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdsch÷ÿ∏¥x¥Œ(0xFFFF,±Ì æ±æ≤Œ ˝Œﬁ–ß)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.3 st_at_debug_algo_pdsch_write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algo≤„pbch“Î¬Îdebug≤Œ ˝
<8.12.3.4 st_at_debug_algo_pbch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     3      3        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbch÷ÿ∏¥x¥Œ                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                ÷∏∂®pbch√§ºÏÃÏœﬂ≈‰÷√                         |select;0:µ•ÃÏœﬂ;1:À´ÃÏœﬂ;2:4ÃÏœﬂ;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯id(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯freq(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.4 st_at_debug_algo_pbch_para_write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algo≤„mpdcch“Î¬Îdebug≤Œ ˝
<8.12.3.5 st_at_debug_algo_mpdcch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     4      4        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti¿‡–Õ        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbch÷ÿ∏¥x¥Œ     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.5 st_at_debug_algo_mpdcch_para_write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdsch“Î¬Î¥ÌŒÛdebug≤Œ ˝
<8.12.3.6 st_at_debug_pdsch_err_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     5      5        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_pdsch_err_para       struct      begin
        
              u16_pdsch_err_type            u16      u16     0    1..2          pdsch¥ÌŒÛ¿‡–Õ                             |select;1:“Î¬Î¥ÌŒÛµ˜ ‘;2:bler¿‡–Õµ˜ ‘;|  
              u16_pdsch_type                u16      u16     0    2,3,4,6       pdsch¿‡–Õ(pdsch¥ÌŒÛ¿‡–Õ=1 ±”––ß)          |select;2:rar;3:dlcnnt;4:msg4;6:paging;|  
              u16_pdsch_bler_total_num      u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)    |input;|
              u16_pdsch_bler_err_num        u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(µ±pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)  |input;|
             
              u16_reseaved[6]     struct       begin
                   u16_reseaved[0]         u16      u16     0    0..0xFFFF     u16_reseaved[0]   |input;|
                   u16_reseaved[1]         u16      u16     0    0..0xFFFF     u16_reseaved[1]   |input;|
                   u16_reseaved[2]         u16      u16     0    0..0xFFFF     u16_reseaved[2]   |input;|
                   u16_reseaved[3]         u16      u16     0    0..0xFFFF     u16_reseaved[3]   |input;|
                   u16_reseaved[4]         u16      u16     0    0..0xFFFF     u16_reseaved[4]   |input;|
                   u16_reseaved[5]         u16      u16     0    0..0xFFFF     u16_reseaved[5]   |input;|      
              u16_reseaved[6]     struct       end     
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.6 st_at_debug_pdsch_err_para_write>




// st_at_debug_resync_fail_para_t st_at_debug_resync_fail_para;  ÷ÿÕ¨≤Ω ß∞‹debug≤Œ ˝
<8.12.3.7 st_at_debug_resync_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     6      6        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_resync_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_cell_id              u16       u16     0        0..503           ÷ÿÕ¨≤Ωµƒ–°«¯id             |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷ÿÕ¨≤Ωµƒ–°«¯freq           |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_resync_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.7 st_at_debug_resync_fail_para_write>




// st_at_debug_cellsearch_fail_para_t st_at_debug_cellsearch_fail_para;  À—Õ¯ ß∞‹debug≤Œ ˝
<8.12.3.8 st_at_debug_cellsearch_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     7      7        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_cellsearch_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
 
 
               u16_cell_id              u16       u16     0        0..503           –°«¯id,                      |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®À—Õ¯µƒ–°«¯freq           |input;|
               u16_cp_type              u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®–°«¯µƒcp¿‡–Õ£¨           |select;0:NCP;1:ECP;|

               u16_reseaved[3]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[3]      struct         end
               
        st_at_debug_cellsearch_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.8 st_at_debug_cellsearch_fail_para_write>




//  st_at_debug_system_info_fail_para_t st_at_debug_system_info_fail_para;  œµÕ≥œ˚œ¢∂¡»° ß∞‹debug≤Œ ˝
<8.12.3.9 st_at_debug_system_info_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     8      8        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_system_info_fail_para       struct      begin
        
             u32_freq            u32         u32     0      0..0xFFFFFFFF    ÷∏∂®µƒ–°«¯freq               |input;|     
             u16_cell_id         u16         u16     0      0..503           ÷∏∂®µƒ–°«¯id                 |input;|
             u16_si_type         u16         u16     2      1..2             ÷∏∂®µƒ–°«¯œµÕ≥œ˚œ¢¿‡–Õ       |select;1:MIB;2:SIB1;|
             u16_triger_type     u16         u16     2      0..2             ¥•∑¢œµÕ≥œ˚œ¢debugµƒ¿‡–Õ      |select;0:sever_cell∫Õbg_cell;1:cgi_cell;2:pbch_offline;|
     
             // u16  u16_reseaved[5]; 
              u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[5]      struct         end
               
        st_at_debug_system_info_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.9 st_at_debug_system_info_fail_para_write>




//  st_at_debug_idle_offline_fail_para_t st_at_debug_idle_offline_fail_para;  idle offline“Ï≥£debug≤Œ ˝
<8.12.3.10 st_at_debug_idle_offline_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      504      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     9      9        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_idle_offline_fail_para       struct      begin
        
             u16_pbmeas_irt_thr                       u16         u16     0      0..0xFFFF    pbmeas_irt√≈œﬁ÷µ                      |input;|
             u16_pbmeas_afc_thr                       u16         u16     0      0..0xFFFF    pbmeas_afc√≈œﬁ÷µ                      |input;|
             u16_pbdecode_offline_decode_num_thr      u16         u16     0      0..0xFFFF    pbch_decode_offline“Î¬Î¥Œ ˝√≈œﬁ       |input;|
         
             // u16  u16_reseaved[7]; 
              u16_reseaved[7]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[5]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[6]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[7]      struct         end
               
        st_at_debug_idle_offline_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.3.10 st_at_debug_idle_offline_fail_para_write>




<8.12.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_write>
    id    2
    HideFlag 1 
</8.12.4 st_at_l1cc_lte_debug_assert_cfg_para[3]_write>    


// st_at_debug_mpdcch_miss_dci_cfg_para_t   st_at_debug_mpdcch_miss_dci_para; dci¬©ºÏdebug≤Œ ˝
<8.12.4.1 st_at_debug_mpdcch_miss_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     0      0        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_miss_dci_para     struct      begin
            
                // st_at_debug_start_cfg_para_t st_debug_start_cfg;debug∆ º ±º‰≈‰÷√≤Œ ˝
                st_debug_start_cfg     struct      begin               
                     u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                     u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                     u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                     u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
                st_debug_start_cfg     struct      end
                
                
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end
    
               u16_mpdcch_rep_num     u16     u16    0xffff    0..0xffff     mpdcch÷ÿ∏¥x¥Œ£¨ ∂±dci¥ÌŒÛ£¨∂œ—‘         |input;|
             
               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_mpdcch_miss_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.1 st_at_debug_mpdcch_miss_dci_para_write>


// st_at_debug_mpdcch_false_dci_cfg_para_t  st_at_debug_mpdcch_false_dci_para; dci–ÈºÏdebug≤Œ ˝
<8.12.4.2 st_at_debug_mpdcch_false_dci_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     1      1        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_mpdcch_false_dci_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
        
               // l1cc_lte_nv_judge_subframe_bit_t  un_mpdcch_subframe_bitmap; 
               // mpdcchÃıº˛≈–∂œ◊”÷°µƒbitmap÷∏ æ,bit0:◊”÷°0£ªbit1:◊”÷°1£¨“¿¥Œ¿‡Õ∆, ∂±∏√◊”÷°Œ¥ºÏ≤‚µΩdci£¨∂œ—‘*/
                 un_mpdcch_subframe_bitmap     bitgroup    begin    u16
                       bit0        u16       u16       0        0..1        ◊”÷°0        |select;0:disabe;1:Enable;|
                       bit1        u16       u16       0        0..1        ◊”÷°1        |select;0:disabe;1:Enable;|
                       bit2        u16       u16       0        0..1        ◊”÷°2        |select;0:disabe;1:Enable;|
                       bit3        u16       u16       0        0..1        ◊”÷°3        |select;0:disabe;1:Enable;|
                       bit4        u16       u16       0        0..1        ◊”÷°4        |select;0:disabe;1:Enable;|
                       bit5        u16       u16       0        0..1        ◊”÷°5        |select;0:disabe;1:Enable;|
                       bit6        u16       u16       0        0..1        ◊”÷°6        |select;0:disabe;1:Enable;|
                       bit7        u16       u16       0        0..1        ◊”÷°7        |select;0:disabe;1:Enable;|
                       bit8        u16       u16       0        0..1        ◊”÷°8        |select;0:disabe;1:Enable;|
                       bit9        u16       u16       0        0..1        ◊”÷°9        |select;0:disabe;1:Enable;|
                       bit10       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit11       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit12       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit13       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit14       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|
                       bit15       u16       u16       0        0..1        ±£¡Ù         |select;0:disabe;1:Enable;|                                      
               un_mpdcch_subframe_bitmap     bitgroup    end        
        

               u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[5]      struct         end
               
        st_at_debug_mpdcch_false_dci_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.2 st_at_debug_mpdcch_false_dci_para_write>




// st_at_debug_algo_pdsch_para_t   st_at_debug_algo_pdsch;  algo≤„pdsch“Î¬Îdebug≤Œ ˝
<8.12.4.3 st_at_debug_algo_pdsch_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     2      2        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pdsch       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                           
               u16_rnti_type        u16       u16     0        0..7,0xFFFF           rnti¿‡–Õ                             |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_pdsch_rep_num    u16       u16     0xFFFF   0..0xFFFF             pdsch÷ÿ∏¥x¥Œ(0xFFFF,±Ì æ±æ≤Œ ˝Œﬁ–ß)  |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_pdsch     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.3 st_at_debug_algo_pdsch_write>



// st_at_debug_algo_pbch_para_t st_at_debug_algo_pbch_para;  algo≤„pbch“Î¬Îdebug≤Œ ˝
<8.12.4.4 st_at_debug_algo_pbch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     3      3        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_pbch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           pbch÷ÿ∏¥x¥Œ                                  |input;|
               u16_pbch_tx_num         u16       u16     0        0..2                ÷∏∂®pbch√§ºÏÃÏœﬂ≈‰÷√                         |select;0:µ•ÃÏœﬂ;1:À´ÃÏœﬂ;2:4ÃÏœﬂ;|
               u16_pbch_rep_num        u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯id(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)     |input;|
               u16_pbch_freq           u16       u16     0        0..0xFFFF           ÷∏∂®pbchºÏ≤‚–°«¯freq(0xFFFF±Ì æ±æ≤Œ ˝Œﬁ–ß)   |input;|

               u16_reseaved[2]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[2]      struct         end
               
        st_at_debug_algo_pbch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.4 st_at_debug_algo_pbch_para_write>



// st_at_debug_algo_mpdcch_para_t st_at_debug_algo_mpdcch_para;  algo≤„mpdcch“Î¬Îdebug≤Œ ˝
<8.12.4.5 st_at_debug_algo_mpdcch_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     4      4        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_algo_mpdcch_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type        u16     u16     0     0..0xffff           ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_rnti_type              u16       u16     0        0..0xFFFF           rnti¿‡–Õ        |select;0:C-RNTI;1:SPS-C-RNTI;2:TPC-PDCCH-RNTI;3:TPC-PDSCH-RNTI;4:P-RNTI;5:TEMP-C-RNTI;6:RA-RNTI;7:SI_RNTI;0xFFFF:±Ì æ±æ≤Œ ˝Œﬁ–ß;|
               u16_mpdcch_rep_num         u16       u16     0xFFFF   0..0xFFFF           pbch÷ÿ∏¥x¥Œ     |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_algo_mpdcch_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.5 st_at_debug_algo_mpdcch_para_write>



// st_at_debug_pdsch_err_para_t st_at_debug_pdsch_err_para;  pdsch“Î¬Î¥ÌŒÛdebug≤Œ ˝
<8.12.4.6 st_at_debug_pdsch_err_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     5      5        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_pdsch_err_para       struct      begin
        
              u16_pdsch_err_type            u16      u16     0    1..2          pdsch¥ÌŒÛ¿‡–Õ                             |select;1:“Î¬Î¥ÌŒÛµ˜ ‘;2:bler¿‡–Õµ˜ ‘;|  
              u16_pdsch_type                u16      u16     0    2,3,4,6       pdsch¿‡–Õ(pdsch¥ÌŒÛ¿‡–Õ=1 ±”––ß)          |select;2:rar;3:dlcnnt;4:msg4;6:paging;|  
              u16_pdsch_bler_total_num      u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)    |input;|
              u16_pdsch_bler_err_num        u16      u16     0    0..0xFFFF     pdschŒÛøÏ¬ Õ≥º∆(µ±pdsch¥ÌŒÛ¿‡–Õ=2 ±”––ß)  |input;|
             
              u16_reseaved[6]     struct       begin
                   u16_reseaved[0]         u16      u16     0    0..0xFFFF     u16_reseaved[0]   |input;|
                   u16_reseaved[1]         u16      u16     0    0..0xFFFF     u16_reseaved[1]   |input;|
                   u16_reseaved[2]         u16      u16     0    0..0xFFFF     u16_reseaved[2]   |input;|
                   u16_reseaved[3]         u16      u16     0    0..0xFFFF     u16_reseaved[3]   |input;|
                   u16_reseaved[4]         u16      u16     0    0..0xFFFF     u16_reseaved[4]   |input;|
                   u16_reseaved[5]         u16      u16     0    0..0xFFFF     u16_reseaved[5]   |input;|      
              u16_reseaved[6]     struct       end     
               
        st_at_debug_pdsch_err_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.6 st_at_debug_pdsch_err_para_write>




// st_at_debug_resync_fail_para_t st_at_debug_resync_fail_para;  ÷ÿÕ¨≤Ω ß∞‹debug≤Œ ˝
<8.12.4.7 st_at_debug_resync_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     6      6        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_resync_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
                                                    
               u16_cell_id              u16       u16     0        0..503           ÷ÿÕ¨≤Ωµƒ–°«¯id             |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷ÿÕ¨≤Ωµƒ–°«¯freq           |input;|

               u16_reseaved[4]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|                   
               u16_reseaved[4]      struct         end
               
        st_at_debug_resync_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.7 st_at_debug_resync_fail_para_write>




// st_at_debug_cellsearch_fail_para_t st_at_debug_cellsearch_fail_para;  À—Õ¯ ß∞‹debug≤Œ ˝
<8.12.4.8 st_at_debug_cellsearch_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     7      7        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_cellsearch_fail_para       struct      begin
        
               // st_at_debug_start_cfg_para_t st_debug_start_cfg; debug∆ º ±º‰≈‰÷√≤Œ ˝
               st_debug_start_cfg       struct       begin
                      u16_start_req_type         u16     u16     0     0..0xffff         ◊•»°∆ º‘≠”Ô¿‡–Õ          |select;0x5001:PRACH_SEND_REQ;0x5002:MSG3_SEND_REQ;0x5003:INITIAL_CR_SUCCESS_REQ;0x5004:PRACH_END_REQ;0x5005:TA_ADJUST_REQ;0x5006:SR_SEND_REQ;0x5007:SR_STOP_REQ;0x5008:DRX_STATUS_REQ;0x5009:PWR_SWEEP_REQ;0x500A:FREQ_MEAS_REQ;0x500B:CELL_SEARCH_REQ;0x500C:CELL_SYNC_REQ;0x500D:SI_read_REQ;0x500E:SI_STOP_REQ;0x500F:CHN_COMM_CONFIG_REQ;0x5010:CHN_DED_CONFIG_REQ;0x5011:CGI_MEAS_REQ;0x5012:STOP_CGI_REQ;0x5013:PCH_GAP_INFO_REQ;0x5014:IDL_GAP_INFO_REQ;0x5015:IDL_ABORT_GAP_REQ;0x5016:SUSPEND_TRANS_REQ;0x5017:RESUME_TRANS_REQ;0x5018:PROT_GAP_INFO_REQ;0x5019:ABORT_PROT_GAP_REQ;0x501A:PHY_RESET_REQ;0x501B:PAGING_START_REQ;0x501C:DCH_INTRA_MEAS_REQ;0x501D:DCH_INTER_MEAS_REQ;0x501E:IRAT_MEAS_REQ;0x501F:IRAT_GAP_INFO_REQ;0x5020:IDL_MEAS_REQ;0x5021:PLMN_SEARCH_STOP_REQ;0x5022:DCH_LTE_MEAS_REQ;0x5023:DCH_SEVER_CELL_MEAS_REQ;0x5024:IDL_NEXT_PAGING_TA_REQ;0x5025:CELL_RESYNC_REQ;0x5026:BAND_SCAN_REQ;0x5801:RAR_RESULT_IND;0x5802:DL_HARQ_INFO_IND;0x5803:PDCCH_ORDER_IND;0x5804:SR_MAXNUM_IND;0x5805:PWR_SWEEP_CNF;0x5806:FREQ_MEAS_CNF;0x5807:CELL_SEARCH_CNF;0x5808:CELL_SYNC_CNF;0x5809:MIB_DATA_IND;0x580A:SIB1_DATA_IND;0x580B:SI_DATA_IND;0x580C:CGI_MEAS_IND;0x580D:PCH_GAP_END_IND;0x580E:IDL_GAP_END_IND;0x580F:IDL_ABORT_GAP_CNF;0x5810:SUSPEND_TRANS_CNF;0x5811:PROT_GAP_END_IND;0x5812:ABORT_PROT_GAP_CNF;0x5813:PHY_RESET_CNF;0x5814:PAGING_DATA_IND;0x5815:IDL_MEAS_IND;0x5816:DCH_INTRA_MEAS_IND;0x5817:DCH_INTER_MEAS_IND;0x5818:RLF_STATUS_IND;0x5819:IRAT_MEAS_IND;0x581A:IRAT_GAP_END_IND;0x581B:PLMN_SEARCH_STOP_CNF;0x581C:DCH_LTE_MEAS_IND;0x581D:DCH_SEVER_CELL_MEAS_IND;0x581E:IDL_NEXT_PAGING_TA_CNF;0x581F:CELL_RESYNC_CNF;0x5820:BAND_SCAN_CNF;0x6001:PDSCH_DLSCH_read_IND;0x6101:UL_HARQ_INFO_IND;0x6201:PUSCH_SEND_REQ;|
                      u16_start_req_num          u16     u16    1         1..0xffff      µ⁄x¥Œ‘≠”Ô¿‡–Õ                    |input;|
                      u16_start_delay_sf_num     u16     u16    1         1..0xffff      —”≥Ÿ∆–ß◊”÷° ˝                   |input;|
                      u16_reseaved               u16     u16    1         0..0xffff      ±£¡Ù                             |input;|
               st_debug_start_cfg       struct       end
 
 
               u16_cell_id              u16       u16     0        0..503           –°«¯id,                      |input;|
               u16_freq                 u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®À—Õ¯µƒ–°«¯freq           |input;|
               u16_cp_type              u16       u16     0xFFFF   0..0xFFFF        ÷∏∂®–°«¯µƒcp¿‡–Õ£¨           |select;0:NCP;1:ECP;|

               u16_reseaved[3]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
               u16_reseaved[3]      struct         end
               
        st_at_debug_cellsearch_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.8 st_at_debug_cellsearch_fail_para_write>




//  st_at_debug_system_info_fail_para_t st_at_debug_system_info_fail_para;  œµÕ≥œ˚œ¢∂¡»° ß∞‹debug≤Œ ˝
<8.12.4.9 st_at_debug_system_info_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     8      8        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_system_info_fail_para       struct      begin
        
             u32_freq            u32         u32     0      0..0xFFFFFFFF    ÷∏∂®µƒ–°«¯freq               |input;|     
             u16_cell_id         u16         u16     0      0..503           ÷∏∂®µƒ–°«¯id                 |input;|
             u16_si_type         u16         u16     2      1..2             ÷∏∂®µƒ–°«¯œµÕ≥œ˚œ¢¿‡–Õ       |select;1:MIB;2:SIB1;|
             u16_triger_type     u16         u16     2      0..2             ¥•∑¢œµÕ≥œ˚œ¢debugµƒ¿‡–Õ      |select;0:sever_cell∫Õbg_cell;1:cgi_cell;2:pbch_offline;|
     
             // u16  u16_reseaved[5]; 
              u16_reseaved[5]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[5]      struct         end
               
        st_at_debug_system_info_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.9 st_at_debug_system_info_fail_para_write>




//  st_at_debug_idle_offline_fail_para_t st_at_debug_idle_offline_fail_para;  idle offline“Ï≥£debug≤Œ ˝
<8.12.4.10 st_at_debug_idle_offline_fail_para_write>
    cmd   AT+NVPC=
    id    3    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      111      0..2              get_data        |nochange;|
    offset         s32     s32      528      0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

        b_debug_vaild_flag     u16         u16     0      0..1     debug≤Œ ˝”––ß±Í ∂          |select;1:”––ß;0:Œﬁ–ß;|
        u16_debug_type         u16         u16     9      9        phy≤„debug¿‡–Õ÷∏ æ         |input;|

        st_at_debug_idle_offline_fail_para       struct      begin
        
             u16_pbmeas_irt_thr                       u16         u16     0      0..0xFFFF    pbmeas_irt√≈œﬁ÷µ                      |input;|
             u16_pbmeas_afc_thr                       u16         u16     0      0..0xFFFF    pbmeas_afc√≈œﬁ÷µ                      |input;|
             u16_pbdecode_offline_decode_num_thr      u16         u16     0      0..0xFFFF    pbch_decode_offline“Î¬Î¥Œ ˝√≈œﬁ       |input;|
         
             // u16  u16_reseaved[7]; 
              u16_reseaved[7]      struct         begin
                   u16_reseaved[0]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[1]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[2]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[3]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[4]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[5]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
                   u16_reseaved[6]      u16      u16       0    0..0xFFFF     ±£¡Ù         |input;|
              u16_reseaved[7]      struct         end
               
        st_at_debug_idle_offline_fail_para     struct      end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.12.4.10 st_at_debug_idle_offline_fail_para_write>




// st_at_algo_lte_catm_measpwr_req_t             st_at_algo_lte_catm_measpwr_req_para;  /*MeasPwrµ˜”≈≤Œ ˝*/
<8.13 st_at_algo_lte_catm_measpwr_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      112      0..2              get_data        |nochange;|
    offset         s32     s32      552      0..0xffffffff     offset          |nochange;|
    length         s32     s32      140      0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
         u16_sync_subfnum        u16     u16      0        0..511              IRT/AFC◊‹◊”÷°∏ˆ ˝                                          |input;|
         u16_qf_mem_sel          u16     u16      0        0..1                QF_MEM—°‘Ò                                                 |select;0:πÃ∂®QF_MEM;1:∂ØÃ¨QF_MEM;|
         u16_irt_scale_disable   u16     u16      0        0..1                IRT_scale√≈œﬁ≤ª πƒ‹øÿ÷∆                                    |select;0: πƒ‹;1:≤ª πƒ‹;|
         u16_pow_data_sel        u16     u16      0        0..3                AFC\POW ˝æ› ‰»Î—°‘Ò                                        |select;0:hls;1:hmmse;2:freqfirst;3:hls;|
         u16_fh_wl_ind           u16     u16      0        0..1                ∆µ”Úπ¿º∆¥∞≥§÷∏ æ                                           |select;0:∆µ”Úπ¿º∆¥∞≥§Œ™3PRB;1:∆µ”Úπ¿º∆¥∞≥§Œ™6PRB;|                            
         u16_meas_wb_Index       u16     u16      0        0..5                ≤‚¡ø¥¯øÌÀ˜“˝                                               |select;0;1;2;3;4;5;|                                                                         
         u16_soft_irt_en         u16     u16      0        0..1                SOFT_IRT πƒ‹±Í÷æ                                           |select;0:≤ª πƒ‹;1: πƒ‹;|                                                                     
         u16_soft_afc_en         u16     u16      0        0..1                SOFT_AFC πƒ‹±Í÷æ                                           |select;0:≤ª πƒ‹;1: πƒ‹;|                                                          
         s16_soft_afc_value      s16     s16      0        -32768..32767       SOFT_AFCµ˜’˚÷µ                                             |input;|                                                                
         u16_afc_related_flag    u16     u16      0        0..1                ◊”÷°º‰πÿ¡™±Í÷æ                                             |select;0:◊”÷°º‰≤ªœ‡πÿ;1:◊”÷°º‰œ‡πÿ;|                                                            
         u16_afc_renum           u16     u16      0        0..5                AFCº∆À„∆µ”Úœ‡πÿ∏ˆ ˝                                        |select;0:1;1:2;2:3;3:4;4:6;5:12;|    
         u16_afc_sigma_factor    u16     u16      0        0..32767            ”Îsigma∫œ≤¢ ±,Sigmaµƒ“Ú◊”                                  |input;|                                   
         u16_sigma_alpha         u16     u16      32768    0..32768            SIGMA∞¢∂˚∑®¬À≤®µ±«∞÷µ»®÷µœµ ˝                              |input;|                                     
         u16_sigma_win           u16     u16      0        1..80               SIGMAº∆À„ª¨∂Ø¥∞≥§                                          |input;|                                                                     
         u16_sigpwr_ofdmnum      u16     u16      0        0,1,3               SIGPWRº∆À„ ±”Úœ‡πÿ∏ˆ ˝                                     |select;0:1;1:2;3:4;|                                  
         u16_sigpwr_alpha        u16     u16      32768    0..32768            SIGPWR∞¢∂˚∑®¬À≤®µ±«∞÷µ»®÷µœµ ˝                             |input;|                                        
         u16_sigpwr_renum        u16     u16      0        1..100              SIGPWRº∆À„∆µ”Úœ‡πÿ∏ˆ ˝                                     |input;|                
         u16_doppler_alpha       u16     u16      0        0..32768            Id1-2_Doppler_alpha_filterµ±«∞÷µ»®÷µœµ ˝                   |input;|                                           
         s16_doppler_scale       s16     s16      0        -6..6               Noiseµƒ“∆Œª“Ú◊”,’˚ ˝±Ì æ◊Û“∆,∏∫ ˝±Ì æ”““∆                  |select;-6;-5;-4;-3;-2;-1;0;1;2;3;4;5;6;|                                           
         u16_doppler_win         u16     u16      0        1..80               DOPPLERº∆À„ª¨∂Ø¥∞≥§                                        |input;|                                          
         u16_trms_t_th           u16     u16      0        1..90               TRMS—°æ∂√≈œﬁ                                               |input;|                                
         u16_trms_noise_sel      u16     u16      1        0..1                ‘Î…˘«¯”Ú—°‘Ò                                               |select;0: π”√TRMSµƒDis_Limit»•º∆À„‘Î…˘;1: π”√RSRPµƒDis_Limit»•º∆À„‘Î…˘;|
         u16_trms_d_flag         u16     u16      0        0..1                TRMS≥È»°±Í÷æ                                               |select;0:¡¨–¯≥È»°;1:∞¥±Ìº‰∏Ù≥È»°;|                                                
         u16_trms_dis_limit      u16     u16      0        1..63               –≈∫≈«¯”Ú                                                   |input;|                                           
         u16_trms_s_th           u16     u16      0        0..65535            Trmsµƒ–≈∫≈√≈œﬁ,Q20,1/100                                   |input;|                                     
         u16_trms_n_th           u16     u16      0        0..65535            Trmsµƒ–≈∫≈√≈œﬁ,Q10,3                                       |input;|                                                             
         u16_trmsf_space         u16     u16      0        0-2NRB-2            ∆µ”ÚTrmsº∆À„ ±∆µ”Úµƒº‰∏ÙŒª÷√                               |input;|                                              
         s16_trmsf_scale         s16     s16      0        -6..6               “∆Œª“Ú◊”,’˚ ˝±Ì æ◊Û“∆,∏∫ ˝±Ì æ”““∆                         |select;-6;-5;-4;-3;-2;-1;0;1;2;3;4;5;6;|                                      
         u16_trmsf_alpha         u16     u16      32768    0..32768            ∆µ”ÚTrms_Alpha¬À≤®µƒAlpha“Ú◊”                              |input;|                                           
         u16_rsrp_d_flag         u16     u16      0        0..1                RSRP≥È»°±Í÷æ                                               |select;0:¡¨–¯≥È»°;1:∞¥±Ìº‰∏Ù≥È»°;|                                                     
         u16_rsrp_beta           u16     u16      0        0..65535            RSRPµƒ‘Î…˘√≈œﬁ÷µ,Q10,3                                     |input;|                                                              
         u16_rsrp_dis_limit      u16     u16      0        1..6                –≈∫≈«¯”Ú                                                   |select;1;2;3;4;5;6;|                                                                            
         s16_rsrp_compensate     s16     s16      0        -32768..32767       RSRP≤π≥•÷µ                                                 |input;|                                          
         u16_rsrp_agcadjust      u16     u16      30       30                  u16_rsrp_agcadjust                                         |input;|                                                                                       
         u16_rsrp_s_th           u16     u16      0        0..65535            –≈∫≈√≈œﬁ“Ú◊”                                               |input;|              
         u16_rsrp_rssi_q         u16     u16      0        0..65535            2*QIndata                                                  |input;|                                               
         u16_rsrp_pow_q          u16     u16      0        0..65535            2*QIndata                                                  |input;|                                                              
         u16_rsrp_pow_pa         u16     u16      0        0,14..18            æ≠π˝FFT∫ÕIFFTµƒ∑≈¥Û±∂ ˝                                    |select;0;14;15;16;17;18;|                                                                                                  
         u16_rssi_compensate     u16     u16      0        0,3,6,9,12          RSSI≤π≥•÷µ                                                 |select;0;3;6;9;12;|                                   
         u16_irt_val_sel         u16     u16      1        0..1                IRT”––ß ˝æ›∑∂Œß—°‘Ò                                        |select;0;1;|                                   
         u16_irt_pow_max_num     u16     u16      2        0..15               pow◊Ó¥Û÷µ∏ˆ ˝                                              |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;|                                  
         u16_irt_n_scale         u16     u16      1        0..15               º∆À„Scale ±–≈∫≈π¶¬ ”√◊Ó¥Û÷µ∫Õ∆‰◊Û”“∏˜N_ScaleÃıæ∂µ˛º”       |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;|                     
         u16_irt_dis_limit       u16     u16      0        1..63               –≈∫≈«¯”Ú                                                   |input;|                                          
         u16_irt_ofdmnum         u16     u16      0        0,1,3               IRTº∆À„ ±”Úµ•¥Œ¿€º”—˘±æ∏ˆ ˝                                |select;0:11;11:2;3:4;|                                        
         u16_irt_s_th            u16     u16      0        0..32767            IRTµƒ–≈∫≈√≈œﬁ,Q15µƒ ˝,≤Œøº÷µ0.95*2^15                      |input;|                                           
         u16_irt_n_th            u16     u16      0        0..65535            16bitµƒQ12µƒ ˝,≤Œøº÷µLowSNR,1*2^10;HighSNR,4*2^10          |input;|                        
         u32_scaleth_1           u32     u32      0        0..0x7FFFFFFF       1∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                       |input;|                                                          
         u32_scaleth_2           u32     u32      0        0..0x7FFFFFFF       2∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                       |input;|                                                
         u32_scaleth_4           u32     u32      0        0..0x7FFFFFFF       4∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                       |input;|                                                            
         u32_scaleth_8           u32     u32      0        0..0x7FFFFFFF       8∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                       |input;|                                                            
         u32_scaleth_16          u32     u32      0        0..0x7FFFFFFF       16∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                      |input;|                                                           
         u32_scaleth_32          u32     u32      0        0..0x7FFFFFFF       32∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                      |input;|                                                           
         u32_scaleth_64          u32     u32      0        0..0x7FFFFFFF       64∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                      |input;|                                                           
         u32_scaleth_128         u32     u32      0        0..0x7FFFFFFF       128∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                     |input;|                                                          
         u32_scaleth_256         u32     u32      0        0..0x7FFFFFFF       256∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                     |input;|                                                          
         u32_scaleth_512         u32     u32      0        0..0x7FFFFFFF       512∏ˆ◊”÷°IRT_SCALE√≈œﬁ                                     |input;|                                                          
         u16_agc_compare         u16     u16      511      0..0x3FF            «∞∫Û¡Ω∏ˆ—˘±æ◊”÷°AGC◊Ó¥Û≤Ó÷µ√≈œﬁ                            |input;|
 
         u16_rbis_en             u16     u16      1        0..1                RBIS πƒ‹                                                   |select;0:disabled;1:Enabled;||
         u16_rbis_posen          u16     u16      0        0..1                RBIS π”√÷±Ω”Œª÷√÷∏ æ                                       |select;0:disabled;1:Enabled;|
         u16_rbis_dipos          u16     u16      0        0..99               RBIS÷±Ω”Œª÷√                                               |input;|
   
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.13 st_at_algo_lte_catm_measpwr_req_para_write>

 


//  st_at_algo_lte_catm_coeff_req_t               st_at_algo_lte_catm_coeff_req_para;  
// Coeffµ˜”≈≤Œ ˝
<8.14 st_at_algo_lte_catm_coeff_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      113      0..2              get_data        |nochange;|
    offset         s32     s32      692      0..0xffffffff     offset          |nochange;|
    length         s32     s32      8        0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
       u16_chan_type     u16        u16    0x00  0..2       –≈µ¿¿‡–Õ            |select;0:EPA/AWGN;1:EVA;2:ETU;|
       u16_fd_index      u16        u16    0x00  0..2       ∂‡∆’¿’∆µ∆´÷µ        |select;0:5Hz;1:70Hz;2:300Hz;|
       u16_qf_sinr       u16        u16    0x00  0..32767   QfµƒSNR÷µ           |input;|
       u16_qt_sinr       u16        u16    0x00  0..32767   QtµƒSNR÷µ           |input;|
 
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.14 st_at_algo_lte_catm_coeff_req_para_write>




// st_at_algo_lte_measpwr_outpara_check_t        st_at_algo_lte_measpwr_outpara_check; 
// measpwr ‰≥ˆ≤‚øÿ≤Œ ˝“Ï≥£check
<8.15 st_at_algo_lte_measpwr_outpara_check_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      114      0..2              get_data        |nochange;|
    offset         s32     s32      700      0..0xffffffff     offset          |nochange;|
    length         s32     s32      16       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
        // l1cc_lte_measpwr_outpara_check_bit_t  un_measpwr_outpara_check_bitmap;  // ƒ¨»œ÷µ0,≤‚øÿ≤Œ ˝bitmap ÷∏ æ         
        un_measpwr_outpara_check_bitmap          bitgroup       begin     u16                                  
            bit0        u16       u16       0        0..1        b16_subfnum_check_flag      |select;0;1;|
            bit1        u16       u16       0        0..1        b16_afc_check_flag          |select;0;1;|
            bit2        u16       u16       0        0..1        b16_irt_check_flag          |select;0;1;|
            bit3        u16       u16       0        0..1        b16_sinr_check_flag         |select;0;1;|
            bit4        u16       u16       0        0..1        b16_rsrp_check_flag         |select;0;1;|
            bit5        u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit6        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit7        u16       u16       0        0..1        b16_reserved                |select;0;1;| 
            bit8        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit9        u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit10       u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit11       u16       u16       1        0..1        b16_reserved                |select;0;1;| 
            bit12       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit13       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit14       u16       u16       1        0..1        b16_reserved                |select;0;1;|
            bit15       u16       u16       1        0..1        b16_reserved                |select;0;1;|                      
        un_measpwr_outpara_check_bitmap          bitgroup       end                                  
                
        u16_subfnum_thr       u16        u16    511     0..511      ≤˙…˙÷–∂œ ±id1¿€º∆◊”÷°—˘±æ ˝√≈œﬁ÷µ           |input;|
        u16_afc_thr           u16        u16    0xFFFF  0..0xFFFF   ≤˙…˙÷–∂œ ±id1 ‰≥ˆ∆µ∆´µƒæ¯∂‘÷µ√≈œﬁ           |input;|
        u16_irt_thr           u16        u16    0xFFFF  0..0xFFFF   ≤˙…˙÷–∂œ ±id1 ‰≥ˆ∂® ±∆´≤Óæ¯∂‘÷µ√≈œﬁ         |input;|
        s16_sinr_low_thr      s16        s16    -20     -20..30     sinrµÕ√≈œﬁ                                  |input;|
        s16_sinr_high_thr     s16        s16    30      -20..30     sinr∏ﬂ√≈œﬁ                                  |input;|
        u16_rsrp_low_thr      u16        u16    0       0..141      rsrpµÕ√≈œﬁ                                  |input;|
        u16_rsrp_high_thr     u16        u16    141     0..141      rsrp∏ﬂ√≈œﬁ                                  |input;|
 
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.15 st_at_algo_lte_measpwr_outpara_check_write>



// st_at_algo_lte_measctrl_out_posthandle_t      st_at_algo_measctrl_out_posthandle;   
// ≤‚øÿ ‰≥ˆ∫Û¥¶¿Ì≤Œ ˝…Ë÷√
<8.16 st_at_algo_measctrl_out_posthandle_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      115      0..2              get_data        |nochange;|
    offset         s32     s32      716      0..0xffffffff     offset          |nochange;|
    length         s32     s32      60       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
     
         // l1cc_lte_measctrl_out_posthandle_bit_t  un_measpwr_outpara_posthandle_bitmap;     
         un_measpwr_outpara_check_bitmap          bitgroup       begin     u16                                  
                  bit0        u16       u16       0        0..1        target_agc…Ë÷√±Í÷æ                   |select;0;1;|
                  bit1        u16       u16       0        0..1        irt∆Ê“Ï÷µ≈–∂œ√≈œﬁ…Ë÷√±Í÷æ            |select;0;1;|
                  bit2        u16       u16       0        0..1        irtµ˜’˚∑∂Œß…Ë÷√±Í÷æ                  |select;0;1;|
                  bit3        u16       u16       0        0..1        afcµ˜’˚∑∂Œß…Ë÷√±Í÷æ                  |select;0;1;|
                  bit4        u16       u16       0        0..1        sinr_alpha¬À≤®…Ë÷√±Í÷æ               |select;0;1;|
                  bit5        u16       u16       1        0..1        doppler_alpha¬À≤®…Ë÷√±Í÷æ            |select;0;1;|
                  bit6        u16       u16       1        0..1        trms≤Œ ˝…Ë÷√±Í÷æ                     |select;0;1;| 
                  bit7        u16       u16       0        0..1        rssi∑≈¥ÛÀı–°“∆Œª“Ú◊”…Ë÷√±Í÷æ         |select;0;1;| 
                  bit8        u16       u16       1        0..1        irt_alpha¬À≤®count◊Ó¥Û÷µ…Ë÷√±Í÷æ     |select;0;1;| 
                  bit9        u16       u16       1        0..1        rlm_≤π≥•÷µ–ﬁ∏ƒ                       |select;0;1;| 
                  bit10       u16       u16       1        0..1        rlm_QIN_QOUT¥Œ ˝√≈œﬁ–ﬁ∏ƒ             |select;0;1;| 
                  bit11       u16       u16       0        0..1        reserved_0                            |select;0;1;| 
                  bit12       u16       u16       0        0..1        IRTπ¿º∆≤π≥•÷µ…Ë÷√                    |select;0;1;|
                  bit13       u16       u16       0        0..1        reserved_1                           |select;0;1;|
                  bit14       u16       u16       0        0..1        ¥Û ±—”∆Ω¬ µ˜’˚÷µ±£ª§IRT√≈œﬁ…Ë÷√      |select;0;1;|
                  bit15       u16       u16       0        0..1        reserved_2                            |select;0;1;|                      
         un_measpwr_outpara_check_bitmap          bitgroup       end                                  
     
         u16_low_target_agc              u16        u16    37       1..60               taget_agcµÕµµŒª÷µ                 |input;|
         u16_high_target_agc             u16        u16    49       1..60               taget_agc∏ﬂµµŒª÷µ                 |input;|
         u16_irt_singular_val_thr        u16        u16    20       20..170             irt∆Ê“Ï÷µ√≈œﬁ                     |input;|
         s16_low_irt_adjthr              s16        s16    -20      -170..0             irtµ˜’˚÷µœ¬œﬁ                     |input;|
         s16_high_irt_adjthr             s16        s16    20       0..170              irtµ˜’˚÷µ…œœﬁ                     |input;|

         s16_afc_comm_adjth1             s16        s16    -192     -1000..0            afc_commµ˜’˚÷µœ¬œﬁ                     |input;|
         s16_afc_comm_adjth2             s16        s16    192      0..1000             afc_commµ˜’˚÷µ…œœﬁ                     |input;|
         u16_sinr_alphafilter_factor     u16        u16    3        1..10               sinr_alpha_filter_factor          |input;|
         u16_doppler_alphafilter_factor  u16        u16    6        1..10               doppler_alpha_filter_factor       |input;|
         u16_trms_windown_len_factor     u16        u16    7        0..8                trmsª¨∂Ø¥∞≥§“Ú◊”                  |input;|                                                                                       

         // 2018-05-07 add
         u16_trms_limit                 u16        u16    800      0..32767             trms◊Ó¥Û÷µœﬁ÷∆                  |input;|
         u16_trms_hop                   u16        u16    50       0..32767             trms≤®∂Ø∑˘÷µœﬁ÷∆                |input;|
         u16_trms_eva_th                u16        u16    200      0..32767             trms_eva√≈œﬁ÷µ                  |input;|
         u16_trms_etu_th                u16        u16    480      0..32767             trms_etu√≈œﬁ÷µ                  |input;|

         // 2017-08-14 Add  
         s16_rssi_shift_factor           s16        s16    3        -10..10             RSSIœﬂ–‘÷µ∑≈¥ÛÀı–°“∆Œª“Ú◊”        |input;|
         u16_irt_alpha_count_max         u16        u16    3        0..5                IRT_ALPHA_COUNT◊Ó¥Û÷µ             |input;|
         
         // 2017-08-21 Add        
         u16_oos_time_thr         u16    u16   20     0..65535        RLM_out_sync◊Ó¥Û¥Œ ˝          |input;|
         u16_is_time_thr          u16    u16   20     0..65535        RLM_in_sync◊Ó¥Û¥Œ ˝           |input;|  
         s16_oos_thr_offset       s16    s16   0      -32768..32767   RLM_out_sync_sinr√≈œﬁ≤π≥•÷µ   |input;|
         s16_is_thr_offset        s16    s16   0      -32768..32767   RLM_in_sync_sinr√≈œﬁ≤π≥•÷µ    |input;|    

         s16_delta_delay                s16    s16    0      -32768..32767   IRTµ˜’˚≤π≥•÷µ                       |input|       
         u16_afcadj_irt_protec_thr      u16    u16    40     0..0xFFFF       ¥Û ±—”∆Ω¬ µ˜’˚÷µ±£ª§IRT√≈œﬁ…Ë÷√     |input;| 
         u16_delta_agc_latitude         u16    u16    20     10..40          ◊Ó¥Û‘ –ÌAGCµµŒªµ˜’˚∑˘∂»             |input;|

         s16_afc_hst_adjth1             s16    s16    -400   -1000..0        afc_hstµ˜’˚÷µœ¬œﬁ                   |input|       
         s16_afc_hst_adjth2             s16    s16    400    0..1000         afc_hstµ˜’˚÷µ…œœﬁ                   |input|       

         u16_rsrp_alpha_tmp             u16    u16    0      0..0xFFFF       ¡Ÿ ±ÃÌº”rsrp_alpha                  |input|       

         u16_reserved[3]         struct     begin
             s16_lim_delay[0]       u16    u16   1       0..0xFFFF   s16_lim_delay[0]  |input;|
             s16_lim_delay[1]       u16    u16   2       0..0xFFFF   s16_lim_delay[1]  |input;|
             s16_lim_delay[2]       u16    u16   4       0..0xFFFF   s16_lim_delay[2]  |input;|
         u16_reserved[3]         struct     end
         
    param      stringArray     end 
   
    skipparams 4
    true  OK
    false ERROR
    HideFlag 1
</8.16 st_at_algo_measctrl_out_posthandle_write>




// 19. st_at_algo_lte_camt_txrx_req_t                st_at_algo_lte_camt_txrx_req_para;   
// txrxµƒÀ„∑®nvøÿ÷∆≤Œ ˝
<8.17 st_at_algo_lte_camt_txrx_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      116      0..2              get_data        |nochange;|
    offset         s32     s32      776      0..0xffffffff     offset          |nochange;|
    length         s32     s32      52       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
       
           //at_l1cc_lte_txrx_tuning_ctrl_set_bit_t un_txrx_tuning_ctrl_bitmap; 
         un_txrx_tuning_ctrl_bitmap          bitgroup       begin     u16                                  
              bit0     u16     u16       0      0..1        b16_dcoc_flag                  |select;0;1;|
              bit1     u16     u16       0      0..1        b16_sat_val_set_flag           |select;0;1;|
              bit2     u16     u16       0      0..1        b16_rx_bitsel_set_flag         |select;0;1;|
              bit3     u16     u16       0      0..1        b16_rx_out_measpwr_set_flag    |select;0;1;|
              bit4     u16     u16       0      0..1        b16_rx_out_otdoa_set_flag      |select;0;1;|
              bit5     u16     u16       1      0..1        b16_rx_out_iddet_set_flag      |select;0;1;|
              bit6     u16     u16       1      0..1        reseverd                       |select;0;1;| 
              bit7     u16     u16       0      0..1        reseverd                       |select;0;1;| 
              bit8     u16     u16       1      0..1        reseverd                       |select;0;1;| 
              bit9     u16     u16       1      0..1        reseverd                       |select;0;1;| 
              bit10    u16     u16       1      0..1        reseverd                       |select;0;1;| 
              bit11    u16     u16       0      0..1        reseverd                       |select;0;1;| 
              bit12    u16     u16       0      0..1        reseverd                       |select;0;1;|
              bit13    u16     u16       0      0..1        reseverd                       |select;0;1;|
              bit14    u16     u16       0      0..1        reseverd                       |select;0;1;|
              bit15    u16     u16       0      0..1        reseverd                       |select;0;1;|                      
         un_txrx_tuning_ctrl_bitmap          bitgroup       end              
           
               
         u16_rx_dcoc_sel        u16    u16    0       0..1         Ω” ’DCOC÷µª˘◊º—°‘Ò             |select;1:»Ìº˛≈‰÷√ª˘◊º÷µ;0:∞¥∑˚∫≈º∆À„ª˘◊º÷µ;|
         s16_rx_sat_val_max     s16    s16    0x7FF   0..0xFFF     ±•∫Õ ˝◊Ó¥Û÷µ,12bit”–∑˚∫≈ ˝     |input;|
         s16_rx_sat_val_min     s16    s16    0x800   0..0xFFF     ±•∫Õ ˝◊Ó–°÷µ,12bit”–∑˚∫≈ ˝     |input;|
         
         u16_rx_bitsel[6]       struct     begin       
             u16_rx_bitsel[0]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
             u16_rx_bitsel[1]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
             u16_rx_bitsel[2]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
             u16_rx_bitsel[3]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
             u16_rx_bitsel[4]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
             u16_rx_bitsel[5]      u16      u16     0       0..31      ¥¯øÌx∂‘”¶µƒΩÿŒª“Ú◊”       |input;|
         u16_rx_bitsel[6]       struct     end       
  
  
         u16_rx_out_measpwr_data_fin      u16    u16    0    0..4     rx_out_measpwr_data_fin        |select;0:bit0;1:bit1;2:bit2;3:bit3;4:bit4;|  
         u16_rx_out_measpwr_data_start    u16    u16    3    0..3     rx_out_measpwr_data_start      |select;0:bit7;1:bit8;2:bit9;3:bit10;|   
         u16_rx_out_iddet_data_fin        u16    u16    0    0..4     rx_out_iddet_data_fin          |select;0:bit0;1:bit1;2:bit2;3:bit3;4:bit4;|
         u16_rx_out_iddet_data_start      u16    u16    3    0..3     rx_out_iddet_data_start        |select;0:bit7;1:bit8;2:bit9;3:bit10;|   
         u16_rx_out_otdoa_data_fin        u16    u16    0    0..4     rx_out_otdoa_data_fin          |select;0:bit0;1:bit1;2:bit23:bit3;4:bit4;|  
         u16_rx_out_otdoa_data_start      u16    u16    3    0..3     rx_out_otdoa_data_start        |select;0:bit7;1:bit8;2:bit9;3:bit10;|    
                                 
         
         u16_reseaved[10]        struct    begin
             u16_reseaved[0]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[1]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[2]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[3]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[4]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[5]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[6]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[7]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[8]       u16      u16    0      0..0xFFFF     reseaved         |input;|
             u16_reseaved[9]       u16      u16    0      0..0xFFFF     reseaved         |input;|    
         u16_reseaved[10]        struct    end
    
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.17 st_at_algo_lte_camt_txrx_req_para_write>





// st_at_algo_lte_camt_dlfft_req_t               st_at_algo_lte_camt_dlfft_req_para;  
// dlfftµƒÀ„∑®nvøÿ÷∆≤Œ ˝
<8.18 st_at_algo_lte_camt_dlfft_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      117      0..2              get_data        |nochange;|
    offset         s32     s32      828      0..0xffffffff     offset          |nochange;|
    length         s32     s32      48       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
    
             // at_l1cc_lte_dlfft_tuning_ctrl_set_bit_t un_dlfft_tuning_ctrl_bitmap;    
          un_measpwr_outpara_check_bitmap   bitgroup       begin     u16                                  
               bit0      u16     u16       0      0..1        b16_gate_flag         |select;0;1;|
               bit1      u16     u16       0      0..1        b16_normal_flag       |select;0;1;|
               bit2      u16     u16       0      0..1        b16_abis_flag         |select;0;1;|
               bit3      u16     u16       0      0..1        b16_reserved          |select;0;1;|
               bit4      u16     u16       0      0..1        b16_reserved          |select;0;1;|
               bit5      u16     u16       1      0..1        b16_reserved          |select;0;1;|
               bit6      u16     u16       1      0..1        b16_reserved          |select;0;1;| 
               bit7      u16     u16       0      0..1        b16_reserved          |select;0;1;| 
               bit8      u16     u16       1      0..1        b16_reserved          |select;0;1;| 
               bit9      u16     u16       1      0..1        b16_reserved          |select;0;1;| 
               bit10     u16     u16       1      0..1        b16_reserved          |select;0;1;| 
               bit11     u16     u16       0      0..1        b16_reserved          |select;0;1;| 
               bit12     u16     u16       0      0..1        b16_reserved          |select;0;1;|
               bit13     u16     u16       0      0..1        b16_reserved          |select;0;1;|
               bit14     u16     u16       0      0..1        b16_reserved          |select;0;1;|
               bit15     u16     u16       0      0..1        b16_reserved          |select;0;1;|                      
          un_measpwr_outpara_check_bitmap   bitgroup       end                                  
     
           
          u16_dlfft_gate                  u16    u16   20    0..4096     FFTµπ ˝µ⁄∂˛º∂≈–±•∫Õµƒ√≈œﬁ∏ˆ ˝÷µ        |input;|
          u16_fft_normal_sel              u16    u16   0     0..1        fft_normal_sel                         |select;0:∂•¬˙¥Œ∏ﬂŒªπÈ“ªªØ;1:∂•¬˙◊Ó∏ﬂŒªπÈ“ªªØ;|
          u16_fft_normal_en               u16    u16   0     0..1        fft_normal_en                          |select;0:FFT‘ÀÀ„√øº∂πÈ“ªªØ≤ª πƒ‹,FFTµπ ˝µ⁄∂˛º∂ΩÿŒª πƒ‹;1:FFT‘ÀÀ„√øº∂πÈ“ªªØ πƒ‹,FFTµπ ˝µ⁄∂˛º∂ΩÿŒª≤ª πƒ‹;|
          u16_abis_start_ofdm             u16    u16   0     0..13       ABISø™ ºÀ—À˜∏…»≈µƒ∆ ºOFDM∑˚∫≈ ˝       |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;|
          s16_abis_llr_shift_modify       s16    s16   0     -8..8       ABIS LLR–ﬁ’˝÷µ                         |select;-8;-7;-6;-5;-4;-3;-2;-1;0;1;2;3;4;5;6;7;8;|
          u16_cellid_neibour_next1        u16    u16   0     0..503      Õ¨∆µ◊Ó«ø¡⁄«¯id                         |input;|
          u16_cellid_neibour_next2        u16    u16   0     0..503      Õ¨∆µ¥Œ«ø¡⁄«¯                           |input;|
          u16_frame_intra_sel             u16    u16   0     0..1        frame_intra_sel                        |select;0:¥´∏¯LDTC1µƒLLR“∆Œª÷µŒ™0;1:¥´∏¯LDTC1µƒLLR“∆Œª÷µŒ™¿˙ ∑÷µ;|
          u16_num_neibour_next            u16    u16   0     0,1,2       Õ¨∆µ«ø∏…»≈¡⁄«¯∏ˆ ˝                     |select0;1;2;| 
          u32_neighbour_cell_delay1       u32    u32   0     0..307200   Õ¨∆µ◊Ó«ø¡⁄«¯µƒÕ¨≤Ω∆´“∆                 |input;|
          u32_neighbour_cell_delay2       u32    u32   0     0..307200   Õ¨∆µ¥Œ«ø¡⁄«¯µƒÕ¨≤Ω∆´“∆                 |input;| 
          
          u16_reseaved[10]               struct      begin
          
              u16_reseaved[0]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[1]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[2]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[3]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[4]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[5]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[6]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[7]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[8]              u16    u16   0     0..1        u16_reseaved                         |input;|
              u16_reseaved[9]              u16    u16   0     0..1        u16_reseaved                         |input;|
                
          u16_reseaved[10]               struct      end 
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.18 st_at_algo_lte_camt_dlfft_req_para_write>



// st_at_algo_lte_camt_ldtc_req_t                st_at_algo_lte_camt_ldtc_req_para;   
// ldtcµƒÀ„∑®nvµ˜”≈≤Œ ˝
<8.19 st_at_algo_lte_camt_ldtc_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      118      0..2              get_data        |nochange;|
    offset         s32     s32      876      0..0xffffffff     offset          |nochange;|
    length         s32     s32      160      0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

             // at_l1cc_lte_ldtc_func_ctrl_bit_t  un_ldtc_fun_ctrl_bitmap;  
             // ldtc nv π¶ƒ‹øÿ÷∆≤Œ ˝bitmap ÷∏ æ
            un_ldtc_fun_ctrl_bitmap     bitgroup    begin    u16
                 bit0        u16       u16       0        0..1        b16_abis_func                  |select;0:disabe;1:Enable;|
                 bit1        u16       u16       0        0..1        b16_reis_func                  |select;0:disabe;1:Enable;|
                 bit2        u16       u16       0        0..1        b16_rbis_func                  |select;0:disabe;1:Enable;|
                 bit3        u16       u16       0        0..1        b16_fa_func                    |select;0:disabe;1:Enable;|
                 bit4        u16       u16       0        0..1        b16_mc_func                    |select;0:disabe;1:Enable;|
                 bit5        u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit6        u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit7        u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit8        u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit9        u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit10       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit11       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit12       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit13       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit14       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|
                 bit15       u16       u16       0        0..1        b16_ldtc_func_ctrl_reseaved    |select;0:disabe;1:Enable;|                                      
            un_ldtc_fun_ctrl_bitmap     bitgroup    end

            
             //  at_l1cc_lte_ldtc_func_en_bit_t  un_ldtc_fun_en_bitmap;  
             // ldtc nv π¶ƒ‹ πƒ‹≈‰÷√≤Œ ˝bitmap ÷∏ æ
            un_ldtc_fun_en_bitmap     bitgroup    begin    u16
                 bit0        u16       u16       0        0..1        b16_abis_en                 |select;0:disabe;1:Enable;|
                 bit1        u16       u16       0        0..1        b16_reis_en                 |select;0:disabe;1:Enable;|
                 bit2        u16       u16       0        0..1        b16_rbis_en                 |select;0:disabe;1:Enable;|
                 bit3        u16       u16       0        0..1        b16_fa_en                   |select;0:disabe;1:Enable;|
                 bit4        u16       u16       0        0..1        b16_mc_en                   |select;0:disabe;1:Enable;|
                 bit5        u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit6        u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit7        u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit8        u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit9        u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit10       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit11       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit12       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit13       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit14       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|
                 bit15       u16       u16       0        0..1        b16_ldtc_fun_en_reseaved    |select;0:disabe;1:Enable;|                                      
            un_ldtc_fun_en_bitmap     bitgroup    end


             // at_l1cc_lte_ldtc_tuning_ctrl_set_bit_t  un_ldtc_tuning_ctrl_bitmap;   /*–°«¯≤‚øÿ≤Œ ˝bitmap ÷∏ æ*/
             un_ldtc_tuning_ctrl_bitmap     bitgroup    begin    u16
                 bit0        u16       u16       0        0..1        che_coeff_set_flag         |select;0:disabe;1:Enable;|
                 bit1        u16       u16       0        0..1        che_uers_band_set_flag     |select;0:disabe;1:Enable;|
                 bit2        u16       u16       0        0..1        che_bitsel_set_flag        |select;0:disabe;1:Enable;|
                 bit3        u16       u16       0        0..1        sd_set_flag                |select;0:disabe;1:Enable;|
                 bit4        u16       u16       0        0..1        harq_set_flag              |select;0:disabe;1:Enable;|
                 bit5        u16       u16       0        0..1        turbo_set_flag             |select;0:disabe;1:Enable;|
                 bit6        u16       u16       0        0..1        viterbi_set_flag           |select;0:disabe;1:Enable;|
                 bit7        u16       u16       0        0..1        abis_flag                  |select;0:disabe;1:Enable;|
                 bit8        u16       u16       0        0..1        dci_vaild_bypass_set_flag  |select;0: πƒ‹”––ß–‘≈–æˆ;1:≤ª πƒ‹”––ß–‘≈–æˆ;|
                 bit9        u16       u16       0        0..1        reis_flag                  |select;0:disabe;1:Enable;|
                 bit10       u16       u16       0        0..1        rbis_flag                  |select;0:disabe;1:Enable;|
                 bit11       u16       u16       0        0..1        sd_scale_flag              |select;0:disabe;1:Enable;|
                 bit12       u16       u16       0        0..1        fa_th_flag                 |select;0:disabe;1:Enable;|
                 bit13       u16       u16       0        0..1        pbml_flag                  |select;0:disabe;1:Enable;|
                 bit14       u16       u16       0        0..1        mpdcch_ue_band_ded_flag    |select;0:disabe;1:Enable;|
                 bit15       u16       u16       0        0..1        mpdcch_ue_band_com_flag    |select;0:disabe;1:Enable;|                                      
            un_ldtc_tuning_ctrl_bitmap     bitgroup    end

   
            u16_che_fir_iir_sel                 u16         u16     0      0..0xFFFF     u16_che_fir_iir_sel          |input;|
            u16_che_fir_win_sinr_th             u16         u16     0      0..0xFFFF     u16_che_fir_win_sinr_th      |input;|
 
            // u16_che_fir_win_doppler_th[3]; 
            u16_che_fir_win_doppler_th[3]    struct    begin
                 u16_che_fir_win_doppler_th[0]          u16         u16     0      0..0xFFFF     u16_che_fir_win_doppler_th[0]       |input;|
                 u16_che_fir_win_doppler_th[1]          u16         u16     0      0..0xFFFF     u16_che_fir_win_doppler_th[1]       |input;|
                 u16_che_fir_win_doppler_th[2]          u16         u16     0      0..0xFFFF     u16_che_fir_win_doppler_th[2]       |input;|
            u16_che_fir_win_doppler_th[3]    struct    end


            u16_che_coef1_0                     u16         u16     0      0..0xFFFF     u16_che_coef1_0              |input;|
            u16_che_coef1_1                     u16         u16     0      0..0xFFFF     u16_che_coef1_1              |input;|
            u16_che_coef2_1                     u16         u16     0      0..0xFFFF     u16_che_coef2_1              |input;|
            u16_che_coef2_0                     u16         u16     0      0..0xFFFF     u16_che_coef2_0              |input;|
            u16_che_coef3_2                     u16         u16     0      0..0xFFFF     u16_che_coef3_2              |input;|
            u16_che_coef3_1                     u16         u16     0      0..0xFFFF     u16_che_coef3_1              |input;|
            u16_che_coef3_0                     u16         u16     0      0..0xFFFF     u16_che_coef3_0              |input;|
            u16_che_coef4_3                     u16         u16     0      0..0xFFFF     u16_che_coef4_3              |input;|
            u16_che_coef4_2                     u16         u16     0      0..0xFFFF     u16_che_coef4_2              |input;|
            u16_che_coef4_1                     u16         u16     0      0..0xFFFF     u16_che_coef4_1              |input;|
            u16_che_coef4_0                     u16         u16     0      0..0xFFFF     u16_che_coef4_0              |input;|
            u16_che_ue_bund                     u16         u16     0      0..0xFFFF     u16_che_ue_bund              |input;|
            u16_che_fh10_bitsel_type            u16         u16     0      0..0xFFFF     u16_che_fh10_bitsel_type     |input;|
            u16_che_fh10_bitsel                 u16         u16     0      0..0xFFFF     u16_che_fh10_bitsel          |input;|
            u16_che_fh16_bitsel                 u16         u16     0      0..0xFFFF     u16_che_fh16_bitsel          |input;|
            u16_che_th16_bitsel                 u16         u16     0      0..0xFFFF     u16_che_th16_bitsel          |input;|
            u16_sd_noise_th_datach              u16         u16     0      0..0xFFFF     u16_sd_noise_th_datach       |input;|
            u16_sd_noise_th_ctrlch              u16         u16     0      0..0xFFFF     u16_sd_noise_th_ctrlch       |input;|
            u16_harq_ctrlch_cut1                u16         u16     0      0..0xFFFF     u16_harq_ctrlch_cut1         |input;|
            u16_harq_ctrlch_cut2                u16         u16     0      0..0xFFFF     u16_harq_ctrlch_cut2         |input;|
            u16_harq_datach_cut1                u16         u16     0      0..0xFFFF     u16_harq_datach_cut1         |input;|
            u16_harq_datach_cut2                u16         u16     0      0..0xFFFF     u16_harq_datach_cut2         |input;|
            u16_turbo_shift_en                  u16         u16     0      0..0xFFFF     u16_turbo_shift_en           |input;|
            u16_turbo_ave_sel                   u16         u16     0      0..0xFFFF     u16_turbo_ave_sel            |input;|
            u16_turbo_shift_iternum1            u16         u16     0      0..0xFFFF     u16_turbo_shift_iternum1     |input;|
            u16_turbo_shift_iternum2            u16         u16     0      0..0xFFFF     u16_turbo_shift_iternum2     |input;|
            u16_turbo_iter_num_max              u16         u16     0      0..0xFFFF     u16_turbo_iter_num_max       |input;|
            u16_ctrlch_vit_itnum                u16         u16     0      0..0xFFFF     u16_ctrlch_vit_itnum         |input;|
            u16_rbis_posen                      u16         u16     0      0..0xFFFF     u16_rbis_posen               |input;|
            u16_rbis_dipos                      u16         u16     0      0..0xFFFF     u16_rbis_dipos               |input;| 

            u16_rbis_num                        u16         u16     0      0..0xFFFF     u16_rbis_num                 |input;|
            u16_rbis_factor                     u16         u16     0      0..0xFFFF     u16_rbis_factor              |input;| 

            u16_reis_dc_en                      u16         u16     0      0..0xFFFF     u16_reis_dc_en               |input;| 
            u16_reis_dc_shift                   u16         u16     0      0..0xFFFF     u16_reis_dc_shift            |input;| 
            u16_reis_num                        u16         u16     0      0..0xFFFF     u16_reis_num                 |input;| 
            u16_reis_shift1                     u16         u16     0      0..0xFFFF     u16_reis_shift1              |input;| 
            u16_reis_re1                        u16         u16     0      0..0xFFFF     u16_reis_re1                 |input;| 
            u16_reis_shift0                     u16         u16     0      0..0xFFFF     u16_reis_shift0              |input;| 
            u16_reis_re0                        u16         u16     0      0..0xFFFF     u16_reis_re0                 |input;| 
            u16_reis_shift3                     u16         u16     0      0..0xFFFF     u16_reis_shift3              |input;| 
            u16_reis_re3                        u16         u16     0      0..0xFFFF     u16_reis_re3                 |input;| 
            u16_reis_shift2                     u16         u16     0      0..0xFFFF     u16_reis_shift2              |input;| 
            u16_reis_re2                        u16         u16     0      0..0xFFFF     u16_reis_re2                 |input;| 
            u16_reis_shift5                     u16         u16     0      0..0xFFFF     u16_reis_shift5              |input;| 
            u16_reis_re5                        u16         u16     0      0..0xFFFF     u16_reis_re5                 |input;| 
            u16_reis_shift4                     u16         u16     0      0..0xFFFF     u16_reis_shift4              |input;| 
            u16_reis_re4                        u16         u16     0      0..0xFFFF     u16_reis_re4                 |input;| 
            u16_reis_shift7                     u16         u16     0      0..0xFFFF     u16_reis_shift7              |input;| 
            u16_reis_re7                        u16         u16     0      0..0xFFFF     u16_reis_re7                 |input;| 
            u16_reis_shift6                     u16         u16     0      0..0xFFFF     u16_reis_shift6              |input;| 
            u16_reis_re6                        u16         u16     0      0..0xFFFF     u16_reis_re6                 |input;| 
            u16_pbch_scale_sel                  u16         u16     0      0..0xFFFF     u16_pbch_scale_sel           |input;| 
            u16_pbch_scale2                     u16         u16     0      0..0xFFFF     u16_pbch_scale2              |input;| 
            u16_pbch_scale1                     u16         u16     0      0..0xFFFF     u16_pbch_scale1              |input;| 
            u16_pbch_scale0                     u16         u16     0      0..0xFFFF     u16_pbch_scale0              |input;| 
            u16_mpdcch_scale_sel                u16         u16     0      0..0xFFFF     u16_mpdcch_scale_sel         |input;| 
            u16_mpdcch_scale2                   u16         u16     0      0..0xFFFF     u16_mpdcch_scale2            |input;| 
            u16_mpdcch_scale1                   u16         u16     0      0..0xFFFF     u16_mpdcch_scale1            |input;| 
            u16_mpdcch_scale0                   u16         u16     0      0..0xFFFF     u16_mpdcch_scale0            |input;| 
            u16_pdsch_scale_sel                 u16         u16     0      0..0xFFFF     u16_pdsch_scale_sel          |input;| 
            u16_pdsch_scale0                    u16         u16     0      0..0xFFFF     u16_pdsch_scale0             |input;| 
            u16_pdsch_scale1                    u16         u16     0      0..0xFFFF     u16_pdsch_scale1             |input;|
            u16_pdsch_scale2                    u16         u16     0      0..0xFFFF     u16_pdsch_scale2             |input;|
            u16_pdsch_scale3                    u16         u16     0      0..0xFFFF     u16_pdsch_scale3             |input;|
            u16_pdsch_scale4                    u16         u16     0      0..0xFFFF     u16_pdsch_scale4             |input;|
            u16_fa_th                           u16         u16     0      0..0xFFFF     u16_fa_th                    |input;|
            u16_pbml_llr_alpha                  u16         u16     0      0..0xFFFF     u16_pbml_llr_alpha           |input;|
            u16_multicell_daley_th              u16         u16     0      0..0xFFFF     u16_multicell_daley_th       |input;|
            u16_mpdcch_ue_band_ded              u16         u16     0      0..0xFFFF     u16_mpdcch_ue_band_ded       |input;|
            u16_mpdcch_ue_band_com              u16         u16     0      0..0xFFFF     u16_mpdcch_ue_band_com       |input;|

            s16_mib_enhance_sinr_th             s16         s16     0      -32768..32767     s16_mib_enhance_sinr_th       |input;|
            u16_mib_enhance_max_rx_num          u16         u16     0      0..0xFFFF         u16_mib_enhance_max_rx_num    |input;|
            
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.19 st_at_algo_lte_camt_ldtc_req_para_write>



// st_at_algo_lte_cam_iddet_req_t                st_at_algo_lte_cam_iddet_req_para; 
// IDDETµƒÀ„∑®nvµ˜”≈≤Œ ˝
<8.20 st_at_algo_lte_cam_iddet_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      119      0..2              get_data        |nochange;|
    offset         s32     s32      1036     0..0xffffffff     offset          |nochange;|
    length         s32     s32      240      0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

             // at_l1cc_lte_iddet_valid_set_bit_t un_valid_set_bitmap;
             un_valid_set_bitmap     bitgroup    begin    u32
                 bit0        u32       u32       0        0..1        b32_sam_num_tab_en            |select;0:disabe;1:Enable;|
                 bit1        u32       u32       0        0..1        b32_th_tab_en                 |select;0:disabe;1:Enable;|
                 bit2        u32       u32       0        0..1        b32_rssi_shift_tab_en         |select;0:disabe;1:Enable;|
                 bit3        u32       u32       0        0..1        b32_pwr_shift_tab_en          |select;0:disabe;1:Enable;|
                 bit4        u32       u32       0        0..1        b32_m0_th_tab_en              |select;0:disabe;1:Enable;|
                 bit5        u32       u32       0        0..1        b32_m1_th_tab_en              |select;0:disabe;1:Enable;|
                 bit6        u32       u32       0        0..1        b32_rssi_target_en            |select;0:disabe;1:Enable;|
                 bit7        u32       u32       0        0..1        b32_pss_sss_find_en           |select;0:disabe;1:Enable;|
                 bit8        u32       u32       0        0..1        b32_dagc_en                   |select;0:disabe;1:Enable;|
                 bit9        u32       u32       0        0..1        b32_rssi_th_en                |select;0:disabe;1:Enable;|
                 bit10       u32       u32       0        0..1        b32_pos_slide_num_en          |select;0:disabe;1:Enable;|
                 bit11       u32       u32       0        0..1        b32_freq_branch_num_en        |select;0:disabe;1:Enable;|
                 bit12       u32       u32       0        0..1        b32_freq_tab_en               |select;0:disabe;1:Enable;|
                 bit13       u32       u32       0        0..1        b32_frq_pssitm_tab_en         |select;0:disabe;1:Enable;|
                 bit14       u32       u32       0        0..1        b32_snr_en                    |select;0:disabe;1:Enable;|
                 bit15       u32       u32       0        0..1        b32_sort_sel_en               |select;0:disabe;1:Enable;| 
                 bit16       u32       u32       0        0..1        b32_freqsearch_conf1_en       |select;0:disabe;1:Enable;|
                 bit17       u32       u32       0        0..1        b32_band_win_start_conf1_en   |select;0:disabe;1:Enable;|
                 bit18       u32       u32       0        0..1        b32_band_win_start_conf2_en   |select;0:disabe;1:Enable;|
                 bit19       u32       u32       0        0..1        b32_band_end_start_conf1_en   |select;0:disabe;1:Enable;|
                 bit20       u32       u32       0        0..1        b32_pow_limit_en              |select;0:disabe;1:Enable;|
                 bit21       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit22       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit23       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit24       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit25       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit26       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit27       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit28       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit29       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit30       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|
                 bit31       u32       u32       0        0..1        reseverd                      |select;0:disabe;1:Enable;|                                                       
            un_valid_set_bitmap     bitgroup    end

            u16_scene                 u16         u16     0      0..0xFFFF     u16_scene          |input;|
            u16_detect_mode           u16         u16     0      0..2          u16_detect_mode    |select;0:ICS;1:IDDET;2:÷ÿÕ¨≤Ω;|
            u16_iddet_flow            u16         u16     0      1..6          u16_iddet_flow     |select;1:PSS¥÷Õ¨≤Ω;2:PSSæ´Õ¨≤Ω;3:SSSÕ¨≤Ω;4:∆µ¬ æ´Õ¨≤Ω∫Õ–°«¯”––ß–‘≈–∂œ;5:÷ÿÕ¨≤Ω:6:∆µµ„√§À—:|
            u16_reserved              u16         u16     0      0..0xFFFF     u16_reserved      |input;|
   
            // u16 u16_sam_num_tab[10];
            u16_sam_num_tab[10]     struct        begin
                 u16_sam_num_tab[0]      u16         u16     0      0..0xFFFF     sam_num_tab[0]      |input;|
                 u16_sam_num_tab[1]      u16         u16     0      0..0xFFFF     sam_num_tab[1]      |input;|
                 u16_sam_num_tab[2]      u16         u16     0      0..0xFFFF     sam_num_tab[2]      |input;|
                 u16_sam_num_tab[3]      u16         u16     0      0..0xFFFF     sam_num_tab[3]      |input;|
                 u16_sam_num_tab[4]      u16         u16     0      0..0xFFFF     sam_num_tab[4]      |input;|
                 u16_sam_num_tab[5]      u16         u16     0      0..0xFFFF     sam_num_tab[5]      |input;|
                 u16_sam_num_tab[6]      u16         u16     0      0..0xFFFF     sam_num_tab[6]      |input;|
                 u16_sam_num_tab[7]      u16         u16     0      0..0xFFFF     sam_num_tab[7]      |input;|
                 u16_sam_num_tab[8]      u16         u16     0      0..0xFFFF     sam_num_tab[8]      |input;|
                 u16_sam_num_tab[9]      u16         u16     0      0..0xFFFF     sam_num_tab[9]      |input;|         
            u16_sam_num_tab[10]     struct        end
            
            
            // u16_th_tab[10]
            u16_th_tab[10]     struct        begin
                 u16_th_tab[0]      u16         u16     0      0..0xFFFF     u16_th_tab[0]      |input;|
                 u16_th_tab[1]      u16         u16     0      0..0xFFFF     u16_th_tab[1]      |input;|
                 u16_th_tab[2]      u16         u16     0      0..0xFFFF     u16_th_tab[2]      |input;|
                 u16_th_tab[3]      u16         u16     0      0..0xFFFF     u16_th_tab[3]      |input;|
                 u16_th_tab[4]      u16         u16     0      0..0xFFFF     u16_th_tab[4]      |input;|
                 u16_th_tab[5]      u16         u16     0      0..0xFFFF     u16_th_tab[5]      |input;|
                 u16_th_tab[6]      u16         u16     0      0..0xFFFF     u16_th_tab[6]      |input;|
                 u16_th_tab[7]      u16         u16     0      0..0xFFFF     u16_th_tab[7]      |input;|
                 u16_th_tab[8]      u16         u16     0      0..0xFFFF     u16_th_tab[8]      |input;|
                 u16_th_tab[9]      u16         u16     0      0..0xFFFF     u16_th_tab[9]      |input;|        
            u16_th_tab[10]     struct        end            


            // s16_rssi_shift_tab[10]
            s16_rssi_shift_tab[10]     struct        begin
                 s16_rssi_shift_tab[0]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[0]      |input;|
                 s16_rssi_shift_tab[1]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[1]      |input;|
                 s16_rssi_shift_tab[2]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[2]      |input;|
                 s16_rssi_shift_tab[3]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[3]      |input;|
                 s16_rssi_shift_tab[4]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[4]      |input;|
                 s16_rssi_shift_tab[5]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[5]      |input;|
                 s16_rssi_shift_tab[6]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[6]      |input;|
                 s16_rssi_shift_tab[7]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[7]      |input;|
                 s16_rssi_shift_tab[8]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[8]      |input;|
                 s16_rssi_shift_tab[9]      s16         s16     0      0..0xFFFF     s16_rssi_shift_tab[9]      |input;|        
            s16_rssi_shift_tab[10]     struct        end            


            // s16_pwr_shift_tab[10]
            s16_pwr_shift_tab[10]     struct        begin
                 s16_pwr_shift_tab[0]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[0]      |input;|
                 s16_pwr_shift_tab[1]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[1]      |input;|
                 s16_pwr_shift_tab[2]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[2]      |input;|
                 s16_pwr_shift_tab[3]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[3]      |input;|
                 s16_pwr_shift_tab[4]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[4]      |input;|
                 s16_pwr_shift_tab[5]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[5]      |input;|
                 s16_pwr_shift_tab[6]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[6]      |input;|
                 s16_pwr_shift_tab[7]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[7]      |input;|
                 s16_pwr_shift_tab[8]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[8]      |input;|
                 s16_pwr_shift_tab[9]      s16         s16     0      0..0xFFFF     s16_pwr_shift_tab[9]      |input;|        
            s16_pwr_shift_tab[10]     struct        end            


            // u16_m0_th_tab[10]
            u16_m0_th_tab[10]     struct        begin
                 u16_m0_th_tab[0]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[0]      |input;|
                 u16_m0_th_tab[1]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[1]      |input;|
                 u16_m0_th_tab[2]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[2]      |input;|
                 u16_m0_th_tab[3]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[3]      |input;|
                 u16_m0_th_tab[4]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[4]      |input;|
                 u16_m0_th_tab[5]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[5]      |input;|
                 u16_m0_th_tab[6]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[6]      |input;|
                 u16_m0_th_tab[7]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[7]      |input;|
                 u16_m0_th_tab[8]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[8]      |input;|
                 u16_m0_th_tab[9]      u16         u16     0      0..0xFFFF     u16_m0_th_tab[9]      |input;|        
            u16_m0_th_tab[10]     struct        end            



            // u16_m1_th_tab[10]
            u16_m1_th_tab[10]     struct        begin
                 u16_m1_th_tab[0]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[0]      |input;|
                 u16_m1_th_tab[1]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[1]      |input;|
                 u16_m1_th_tab[2]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[2]      |input;|
                 u16_m1_th_tab[3]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[3]      |input;|
                 u16_m1_th_tab[4]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[4]      |input;|
                 u16_m1_th_tab[5]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[5]      |input;|
                 u16_m1_th_tab[6]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[6]      |input;|
                 u16_m1_th_tab[7]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[7]      |input;|
                 u16_m1_th_tab[8]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[8]      |input;|
                 u16_m1_th_tab[9]      u16         u16     0      0..0xFFFF     u16_m1_th_tab[9]      |input;|        
            u16_m1_th_tab[10]     struct        end            

            u32_rssi_target            u32         u32     0      0..0xFFFF     u32_rssi_target           |input;|
            u32_pss_sss_find           u32         u32     0      0..0xFFFF     u32_pss_sss_find          |input;|
            u16_dagc_en                u16         u16     0      0..0xFFFF     u16_dagc_en               |input;|
            u16_rssi_th                u16         u16     0      0..0xFFFF     u16_rssi_th               |input;|
            u16_pos_slide_num          u16         u16     0      0..0xFFFF     u16_pos_slide_num         |input;|
            u16_freq_branch_num        u16         u16     0      0..0xFFFF     u16_freq_branch_num       |input;|

            // s32_freq_tab[5]
            s32_freq_tab[5]      struct        begin
                 s32_freq_tab[0]      s32         s32     0      0..0xFFFF     s32_freq_tab[0]      |input;|
                 s32_freq_tab[1]      s32         s32     0      0..0xFFFF     s32_freq_tab[1]      |input;|
                 s32_freq_tab[2]      s32         s32     0      0..0xFFFF     s32_freq_tab[2]      |input;|
                 s32_freq_tab[3]      s32         s32     0      0..0xFFFF     s32_freq_tab[3]      |input;|
                 s32_freq_tab[4]      s32         s32     0      0..0xFFFF     s32_freq_tab[4]      |input;|     
            s32_freq_tab[5]       struct        end            


            // s16_frq_pssitm_tab[4]
            s16_frq_pssitm_tab[4]      struct        begin
                 s16_frq_pssitm_tab[0]      s16         s16     0      0..0xFFFF     s16_frq_pssitm_tab[0]      |input;|
                 s16_frq_pssitm_tab[1]      s16         s16     0      0..0xFFFF     s16_frq_pssitm_tab[1]      |input;|
                 s16_frq_pssitm_tab[2]      s16         s16     0      0..0xFFFF     s16_frq_pssitm_tab[2]      |input;|
                 s16_frq_pssitm_tab[3]      s16         s16     0      0..0xFFFF     s16_frq_pssitm_tab[3]      |input;|
            s16_frq_pssitm_tab[4]       struct        end            


            s16_snr                     s16         s16     0      0..0xFFFF     s16_snr                        |input;|
            u16_sort_sel                u16         u16     0      0..0xFFFF     u16_sort_sel                   |input;|
            u32_freqsearch_conf1        u32         u32     0      0..0xFFFF     u32_freqsearch_conf1           |input;|
            u32_band_win_start_conf1    u32         u32     0      0..0xFFFF     u32_band_win_start_conf1       |input;|
            u32_band_win_start_conf2    u32         u32     0      0..0xFFFF     u32_band_win_start_conf2       |input;|
            u32_band_end_start_conf1    u32         u32     0      0..0xFFFF     u32_band_end_start_conf1       |input;|
            s16_pow_limit               s16         s16     0      0..0xFFFF     s16_pow_limit                  |input;|
                           
                           
            // u16_reserved2[21]
            u16_reserved2[21]      struct        begin
                 u16_reserved2[0]       u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|
                 u16_reserved2[1]       u16         u16     0      0..0xFFFF     u16_reserved2[1]      |input;|
                 u16_reserved2[2]       u16         u16     0      0..0xFFFF     u16_reserved2[2]      |input;|
                 u16_reserved2[3]       u16         u16     0      0..0xFFFF     u16_reserved2[3]      |input;|
                 u16_reserved2[4]       u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|
                 u16_reserved2[5]       u16         u16     0      0..0xFFFF     u16_reserved2[1]      |input;|
                 u16_reserved2[6]       u16         u16     0      0..0xFFFF     u16_reserved2[2]      |input;|
                 u16_reserved2[7]       u16         u16     0      0..0xFFFF     u16_reserved2[3]      |input;|
                 u16_reserved2[8]       u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|
                 u16_reserved2[9]       u16         u16     0      0..0xFFFF     u16_reserved2[1]      |input;|
                 u16_reserved2[10]      u16         u16     0      0..0xFFFF     u16_reserved2[2]      |input;|
                 u16_reserved2[11]      u16         u16     0      0..0xFFFF     u16_reserved2[3]      |input;|
                 u16_reserved2[12]      u16         u16     0      0..0xFFFF     u16_reserved2[2]      |input;|
                 u16_reserved2[13]      u16         u16     0      0..0xFFFF     u16_reserved2[3]      |input;|
                 u16_reserved2[14]      u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|
                 u16_reserved2[15]      u16         u16     0      0..0xFFFF     u16_reserved2[1]      |input;|
                 u16_reserved2[16]      u16         u16     0      0..0xFFFF     u16_reserved2[2]      |input;|
                 u16_reserved2[17]      u16         u16     0      0..0xFFFF     u16_reserved2[3]      |input;|
                 u16_reserved2[18]      u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|
                 u16_reserved2[19]      u16         u16     0      0..0xFFFF     u16_reserved2[1]      |input;|                 
                 u16_reserved2[20]      u16         u16     0      0..0xFFFF     u16_reserved2[0]      |input;|                 
            u16_reserved2[21]       struct        end            
   
           
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.20 st_at_algo_lte_cam_iddet_req_para_write>



// st_at_algo_lte_catm_pbmeas_req_t              st_at_algo_lte_catm_pbmeas_req_para;
<8.21 st_at_algo_lte_catm_pbmeas_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      120      0..2              get_data        |nochange;|
    offset         s32     s32      1276     0..0xffffffff     offset          |nochange;|
    length         s32     s32      68       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin

       b_emtc_instrument_flag                u16    u16     1     0..0xFFFF      Õ‚ΩËemtc“«±Ì±Í÷æ             |input;|
       b_smu200a_flag                        u16    u16     1     0..0xFFFF      smu200a“«±Ì±Í÷æ              |input;|
       b_measpwr_irt_afc_not_adjust_flag     u16    u16     1     0..0xFFFF      measpwr_irt/afc≤ªµ˜’˚±Í÷æ    |input;|
       b_pbmeas_irt_not_adjust_flag          u16    u16     1     0..0xFFFF      pbmeas_irt≤ªµ˜’˚±Í÷æ         |input;|
       b_pbmeas_afc_not_adjust_flag          u16    u16     1     0..0xFFFF      pbmeas_afc≤ªµ˜’˚±Í÷æ         |input;|
       b_resync_fail_not_report_flag         u16    u16     1     0..0xFFFF      pbmeas_÷ÿÕ¨≤Ω ß∞‹≤ª…œ±®±Í÷æ  |input;|
       u16_pbch_decode_offline_po_num_max    u16    u16     1     0..0xFFFF      ¥•∑¢pbch_decode_offlineµƒ◊Ó¥Û—∞∫Ù¥Œ ˝  |input;|
    
       u16_reserved[4]        struct      begin
             u16_reserved[0]     u16    u16     2     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[1]     u16    u16     2     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[2]     u16    u16     2     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[3]     u16    u16     2     0..0xFFFF      u16_reserved   |input;|
       u16_reserved[4]        struct      end
             
       b_algo_para_valid_flag          u16    u16     0     0..0xFFFF      pbmeasÀ„∑®≤Œ ˝¥Ú◊Æ±Í÷æ         |input;|
       
       // algo_lte_pbmeas_algo_para_t st_pbmeas_algo_para   pbmeas À„∑®≤Œ ˝
       st_pbmeas_algo_para        struct       begin       
            u16_sample_num          u16    u16    3   0..0xFFFF      IRT/AFC—˘±æ◊‹ ˝÷∏ æ             |input;|
            u16_phase_irt_num       u16    u16    3   0..0xFFFF      IRTµƒPHASE∏ˆ ˝                  |input;|
            u16_phase_irt_step      u16    u16    3   0..0xFFFF      IRTµƒPHASE≤Ω≥§                  |input;|
            u16_phase_irt_offset    u16    u16    3   0..0xFFFF      IRTµƒPHASE≤Ω≥§                  |input;|
            u16_irt_max_sel         u16    u16    3   0..0xFFFF      IRT◊Ó¥Û–≈∫≈À—À˜≤ﬂ¬‘             |input;|
            u16_irt_inter_range     u16    u16    3   0..0xFFFF      IRT–≈∫≈≤Â÷µ«¯”Ú∑∂Œß             |input;|
            u16_irt_signal_sel      u16    u16    3   0..0xFFFF      IRTµƒSCALEµƒ–≈∫≈π¶¬ º∆À„∑Ω∞∏    |input;|
            u16_irt_signal_range    u16    u16    3   0..0xFFFF      IRT–≈∫≈«¯”Ú∑∂Œß                 |input;|
            u16_afc_ofdm_inter      u16    u16    3   0..0xFFFF      AFCµƒ≤Ó∑÷OFDMº‰∏Ù               |input;|
            u16_afc_freq_block      u16    u16    3   0..0xFFFF      AFCµƒ∆µ”Ú∑÷øÈ≥§∂»               |input;|
            u16_irt_noise_th        u16    u16    3   0..0xFFFF      ‘Î…˘√≈œﬁ                        |input;|
            u16_irt_signal_th       u16    u16    3   0..0xFFFF      –≈∫≈√≈œﬁ                        |input;|       
       st_pbmeas_algo_para        struct       end

    
       u16_reserved[10]        struct       begin
             u16_reserved[0]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[1]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[2]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[3]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[4]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[5]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|                             
             u16_reserved[6]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[7]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[8]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|
             u16_reserved[9]     u16    u16     4     0..0xFFFF      u16_reserved   |input;|       
       u16_reserved[10]        struct       end

    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.21 st_at_algo_lte_catm_pbmeas_req_para_write>



//  st_at_algo_lte_catm_ncell_measpwr_req_t       st_at_algo_lte_catm_ncell_measpwr_req_para
<8.22 st_at_algo_lte_catm_ncell_measpwr_req_para_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      121      0..2              get_data        |nochange;|
    offset         s32     s32      1344     0..0xffffffff     offset          |nochange;|
    length         s32     s32      116      0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
         u16_sync_subfnum         u16     u16      0        0..511           IRT/AFC◊‹◊”÷°∏ˆ ˝(u16_sync_subfnum+1)                   |input;|
         u16_irt_scale_disable    u16     u16      0        0..1             IRT_scale√≈œﬁ≤ª πƒ‹øÿ÷∆                                 |select;0: πƒ‹;1:≤ª πƒ‹;|
         u16_pow_data_sel         u16     u16      0        0..3             AFC\POW ˝æ› ‰»Î—°‘Ò                                     |select;0:hls;1:hmmse;2:freqfirst;3:hls;|                                
         u16_meas_wb_Index        u16     u16      0        0..5             ≤‚¡ø¥¯øÌÀ˜“˝                                            |select;0;1;2;3;4;5;|
         u16_sigma_alpha          u16     u16      0        0..32768         SIGMA∞¢∂˚∑®¬À≤®µ±«∞÷µ»®÷µœµ ˝                           |input;|
         u16_sigma_win            u16     u16      0        1..80            SIGMAº∆À„ª¨∂Ø¥∞≥§                                       |input;|
         u16_sigpwr_ofdmnum       u16     u16      0        0,1,3            SIGPWRº∆À„ ±”Úœ‡πÿ∏ˆ ˝                                  |select;0:1;1:2;3:4;|
         u16_sigpwr_alpha         u16     u16      0        0..32768         SIGPWR∞¢∂˚∑®¬À≤®µ±«∞÷µ»®÷µœµ ˝                          |input;|
         u16_sigpwr_renum         u16     u16      0        1..100           SIGPWRº∆À„∆µ”Úœ‡πÿ∏ˆ ˝(∞¥ µº  ˝æ›∏ˆ ˝≈‰÷√)              |input;|
         u16_rsrp_d_flag          u16     u16      0        0..1             RSRP≥È»°±Í÷æ                                            |select;0:¡¨–¯≥È»°;1:∞¥±Ìº‰∏Ù≥È»°;|
         u16_rsrp_beta            u16     u16      0        0..65535         RSRPµƒ‘Î…˘√≈œﬁ÷µ                                        |input;|
         u16_rsrp_dis_limit       u16     u16      0        1..63            –≈∫≈«¯”Ú                                                |input;|
         s16_rsrp_compensate      s16     s16      0        -32768..32767    3*log2(Factor),RSRP≤π≥•÷µ                               |input;|
         u16_rsrp_agcadjust       u16     u16      0        30               u16_rsrp_agcadjust                                      |input;|
         u16_rsrp_s_th            u16     u16      0        0..65535         –≈∫≈√≈œﬁ“Ú◊”                                            |input;|
         u16_rsrp_rssi_q          u16     u16      0        0..0xffff        2*QIndata                                               |input;|
         u16_rsrp_pow_q           u16     u16      0        0..0xffff        2*QIndata                                               |input;|
         u16_rsrp_pow_pa          u16     u16      0        0,14..18         æ≠π˝FFT∫ÕIFFTµƒ∑≈¥Û±∂ ˝                                 |select;0;14;15;16;17;18;|
         u16_rssi_compensate      u16     u16      0        0,3,6,9,12       RSSI≤π≥•÷µ                                              |select;0;3;6;9;12;|
         u16_irt_val_sel          u16     u16      0        0..1             IRT”––ß ˝æ›∑∂Œß—°‘Ò                                     |select;0;1;|
         u16_irt_pow_max_num      u16     u16      0        0..15            pow◊Ó¥Û÷µ∏ˆ ˝                                           |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;|
         u16_irt_n_scale          u16     u16      0        0..15            º∆À„Scale ±–≈∫≈π¶¬ ”√◊Ó¥Û÷µ∫Õ∆‰◊Û”“∏˜N_ScaleÃıæ∂µ˛º”    |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;|
         u16_irt_dis_limit        u16     u16      0        1..63            –≈∫≈«¯”Ú                                                |input;|
         u16_irt_ofdmnum          u16     u16      0        0,1,3            IRTº∆À„ ±”Úµ•¥Œ¿€º”—˘±æ∏ˆ ˝                             |select;0:1;1:2;3:4;|
         u16_irt_s_th             u16     u16      0        0,1,3            IRTµƒ–≈∫≈√≈œﬁ                                           |select;0;1;3;|
         u16_irt_n_th             u16     u16      0        0..0xffff        16bitµƒQ12µƒ ˝                                          |input;|
         u32_scaleth_1            u32     u32      0        0-0x7FFFFFFF     1∏ˆ◊”÷°IRT SCALE√≈œﬁ                                    |input;|
         u32_scaleth_2            u32     u32      0        0-0x7FFFFFFF     2∏ˆ◊”÷°IRT SCALE√≈œﬁ                                    |input;|
         u32_scaleth_4            u32     u32      0        0-0x7FFFFFFF     4∏ˆ◊”÷°IRT SCALE√≈œﬁ                                    |input;|
         u32_scaleth_8            u32     u32      0        0-0x7FFFFFFF     8∏ˆ◊”÷°IRT SCALE√≈œﬁ                                    |input;|
         u32_scaleth_16           u32     u32      0        0-0x7FFFFFFF     16∏ˆ◊”÷°IRT SCALE√≈œﬁ                                   |input;|
         u32_scaleth_32           u32     u32      0        0-0x7FFFFFFF     32∏ˆ◊”÷°IRT SCALE√≈œﬁ                                   |input;|
         u32_scaleth_64           u32     u32      0        0-0x7FFFFFFF     64∏ˆ◊”÷°IRT SCALE√≈œﬁ                                   |input;|
         u32_scaleth_128          u32     u32      0        0-0x7FFFFFFF     128∏ˆ◊”÷°IRT SCALE√≈œﬁ                                  |input;|
         u32_scaleth_256          u32     u32      0        0-0x7FFFFFFF     256∏ˆ◊”÷°IRT SCALE√≈œﬁ                                  |input;|
         u32_scaleth_512          u32     u32      0        0-0x7FFFFFFF     512∏ˆ◊”÷°IRT SCALE√≈œﬁ                                  |input;|
         u16_agc_compare          u16     u16      0        0-0x3FF          «∞∫Û¡Ω∏ˆ—˘±æ◊”÷°AGC◊Ó¥Û≤Ó÷µ√≈œﬁ                         |input;|
        
         u16_reserved[11]         struct      begin
              u16_reserved[0]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[1]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[2]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[3]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[4]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[5]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[6]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[7]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[8]          u16     u16      0        0,1,3            u16_reserved                       |input;|
              u16_reserved[9]          u16     u16      0        0,1,3            u16_reserved                       |input;|
      
              u16_reserved[10]          u16     u16      0        0,1,3            u16_reserved                      |input;|
         u16_reserved[11]         struct      end
             
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.22 st_at_algo_lte_catm_ncell_measpwr_req_para_write>



//  st_at_l1cc_lte_ul_ctrl_t_1                    st_at_l1cc_lte_ul_ctrl_para1;
<8.23 st_at_l1cc_lte_ul_ctrl_para1_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      122      0..2              get_data        |nochange;|
    offset         s32     s32      1460     0..0xffffffff     offset          |nochange;|
    length         s32     s32      24       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
     
      s16_ul_ta_a           s16        s16         0       -32768..32767         TAœ‡∂‘µ˜’˚÷µ         |input;|
      u16_reseaved          u16        u16         0xFFFF  0..0xFFFF             u16_reseaved         |input;| 
      u16_reseaved1         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved1        |input;| 
      u16_reseaved2         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved2        |input;| 
      u16_reseaved3         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved3        |input;| 
      u16_reseaved4         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved4        |input;| 
      u16_reseaved5         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved5        |input;| 
      u16_reseaved6         u16        u16         0xFFFF  0..0xFFFF             u16_reseaved6        |input;| 
      s16_csi_adjust        s16        s16         0       -32768..32767         s16_reseaved         |input;| 
      s16_reseaved1         s16        s16         0       -32768..32767         s16_reseaved1        |input;| 
      s16_reseaved2         s16        s16         0       -32768..32767         s16_reseaved2        |input;| 
      s16_reseaved3         s16        s16         0       -32768..32767         s16_reseaved3        |input;|
      
             
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.23 st_at_l1cc_lte_ul_ctrl_para1_write>


//  st_at_algo_lte_camt_ldtc_req_1_t              st_at_algo_lte_camt_ldtc_req_para1;  
<8.24 st_at_algo_lte_camt_ldtc_req_para1_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      2        0..1              Static_NVM      |nochange;|
    operationType  s32     s32      123      0..2              get_data        |nochange;|
    offset         s32     s32      1484     0..0xffffffff     offset          |nochange;|
    length         s32     s32      20       0..0xffffffff     length          |nochange;|
    
    param      stringArray     begin
     
        // at_l1cc_lte_ldtc_tuning_ctrl_set_bit_1_t  un_ldtc_tuning_ctrl_bitmap1;   ldtc nv ≈‰÷√≤Œ ˝bitmap ÷∏ æ
        un_ldtc_tuning_ctrl_bitmap1          bitgroup       begin     u16                                  
            bit0        u16       u16       0        0..1        b16_fa_zero_flag      |select;0;1;|
            bit1        u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit2        u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit3        u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit4        u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit5        u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit6        u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit7        u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit8        u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit9        u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit10       u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit11       u16       u16       0        0..1        b16_reserved          |select;0;1;| 
            bit12       u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit13       u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit14       u16       u16       0        0..1        b16_reserved          |select;0;1;|
            bit15       u16       u16       0        0..1        b16_reserved          |select;0;1;|                      
        un_ldtc_tuning_ctrl_bitmap1          bitgroup       end                                  
                
        u16_fa_zero_th          u16        u16         0xFFFF  0..0xFFFF       fa_zero√≈œﬁ£®Q15£©      |input;| 

        u16_reserved[8]         struct     begin
              u16_reseaved[0]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[0]        |input;| 
              u16_reseaved[1]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[1]        |input;| 
              u16_reseaved[2]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[2]        |input;| 
              u16_reseaved[3]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[3]        |input;| 
              u16_reseaved[4]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[4]        |input;| 
              u16_reseaved[5]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[5]        |input;| 
              u16_reseaved[6]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[6]        |input;| 
              u16_reseaved[7]     u16      u16     0xFFFF  0..0xFFFF     u16_reseaved[7]        |input;| 
        u16_reserved[8]         struct     End
             
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    HideFlag 1

</8.24 st_at_algo_lte_camt_ldtc_req_para1_write>





<<9.default setting>>


<9.1 phyModuleControl-A-Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     256   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    0     0..1     TRA_MPHY_CATM_L1_MSG              |nochange;|
                     bit01     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_MSG             |nochange;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_MSG         |nochange;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_MSG          |nochange;|
                     bit04     u32     u32    1     0..1     TRA_MPHY_CATM_BM_MSG              |nochange;|
                     bit05     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK             |nochange;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_CATM_L1_TASK_1           |nochange;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_CATM_FCP_TASK            |nochange;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK        |nochange;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_CATM_POSTL1_TASK         |nochange;|
                                                               
                     bit10     u32     u32    1     0..1     TRA_MPHY_CATM_BM_TASK             |nochange;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_CATM_RF_TRACE            |nochange;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_LDTC           |nochange;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_TXRX           |nochange;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_DLFFT          |nochange;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_COEFF          |nochange;|
                     bit16     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PUSCH          |nochange;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULDFT          |nochange;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_ULPC           |nochange;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_MEASPWR        |nochange;|
                                                                                              
                     bit20     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_PHY_IP_STUB    |nochange;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_IDDET          |nochange;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_AXIDMA         |nochange;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_CATM_ALGO_CSI            |nochange;|
                     bit24     u32     u32    1     0..1     TRA_MPHY_CATM_TRACE_INFO          |nochange;|
                     bit25     u32     u32    0     0..1     TRA_MPHY_CATM_PLOT_INFO           |nochange;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_CATM_DATAPRO_TASK_1      |nochange;|
                     bit27     u32     u32    0     0..1     TRA_MPHY_CATM_DYN                 |nochange;|
                     bit28     u32     u32    0     0..1     TRA_MPHY_CATM_SYS                 |nochange;|
                     bit29     u32     u32    0     0..1     reserved                          |nochange;|

                     bit30     u32     u32    0     0..1     reserved                          |nochange;|
                     bit31     u32     u32    0     0..1     reserved                          |nochange;|

                phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.1 phyModuleControl-A-Default>




<9.2 TRA_MPHY_CATM_BM_MSG_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     288   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length       |input;|
    
    param    stringArray     begin

           // phyMsgControl[4]    u32
          phyMsgControl[4]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     MSG_LTE_L1_BM_APPEND_BHV                 |nochange;| 
             bit01     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_BHV                    |nochange;| 
             bit02     u32     u32    1     0..1     MSG_LTE_L1_BM_MODIFY_BHV                 |nochange;| 
             bit03     u32     u32    1     0..1     MSG_LTE_L1_BM_DEL_ALL_BHV                |nochange;| 
             bit04     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_BHV                |nochange;| 
             bit05     u32     u32    1     0..1     MSG_LTE_L1_BM_EXPIRED_ALL_BHV            |nochange;| 
             bit06     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_APPEND_BHV             |nochange;| 
             bit07     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_BHV                |nochange;| 
             bit08     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_MODIFY_BHV             |nochange;| 
             bit09     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_DEL_ALL_BHV            |nochange;| 
                                                                                                          
             bit10     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_BHV            |nochange;| 
             bit11     u32     u32    1     0..1     MSG_LTE_POSTL1_BM_EXPIRED_ALL_BHV        |nochange;| 
             bit12     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit13     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit14     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit15     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit16     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit17     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit18     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit19     u32     u32    0     0..1     reserved                                 |nochange;| 
                                                                                                          
             bit20     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit21     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit22     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit23     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit24     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit25     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit26     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit27     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit28     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit29     u32     u32    0     0..1     reserved                                 |nochange;| 
                                                                                                          
             bit30     u32     u32    0     0..1     reserved                                 |nochange;| 
             bit31     u32     u32    0     0..1     reserved                                 |nochange;|         
          phyMsgControl[4]     bitgroup     end                     
                                       
    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.2 TRA_MPHY_CATM_BM_MSG_Default>




<9.3 TRA_MPHY_CATM_BM_TASK_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     312   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff      length      |input;|
    
    param    stringArray     begin

         // phyMsgControl[10]    u32
         phyMsgControl[10]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_DEACTIVE_ALL_BHV_PRIVATE_PARA        |nochange;| 
             bit01     u32     u32    1     0..1     TRACE_CELL_SEARCH_BHV_PRIVATE_PARA         |nochange;| 
             bit02     u32     u32    1     0..1     TRACE_CELL_RESYNC_BHV_PRIVATE_PARA         |nochange;| 
             bit03     u32     u32    1     0..1     TRACE_SCELL_MEAS_BHV_PRIVATE_PARA          |nochange;| 
             bit04     u32     u32    1     0..1     TRACE_TCELL_MEAS_BHV_PRIVATE_PARA          |nochange;| 
             bit05     u32     u32    1     0..1     TRACE_read_PAGING_BHV_PRIVATE_PARA_MPDCCH  |nochange;| 
             bit06     u32     u32    1     0..1     TRACE_SI_read_BHV_PRIVATE_PARA             |nochange;| 
             bit07     u32     u32    1     0..1     TRACE_BG_SI_read_BHV_PRIVATE_PARA          |nochange;| 
             bit08     u32     u32    1     0..1     TRACE_CGI_SI_read_BHV_PRIVATE_PARA         |nochange;| 
             bit09     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG1             |nochange;| 
                                                                                                            
             bit10     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_MPDCCH         |nochange;| 
             bit11     u32     u32    1     0..1     TRACE_UL_CNNT_BHV_PRIVATE_PARA             |nochange;| 
             bit12     u32     u32    1     0..1     TRACE_DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA    |nochange;| 
             bit13     u32     u32    1     0..1     TRACE_UL_SR_BHV_PRIVATE_PARA               |nochange;| 
             bit14     u32     u32    1     0..1     TRACE_PERIODIC_CSI_BHV_PRIVATE_PARA        |nochange;| 
             bit15     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_MPDCCH      |nochange;| 
             bit16     u32     u32    1     0..1     TRACE_APERIODIC_SRS_BHV_PRIVATE_PARA       |nochange;| 
             bit17     u32     u32    1     0..1     TRACE_PERIODIC_SRS_BHV_PRIVATE_PARA        |nochange;| 
             bit18     u32     u32    1     0..1     TRACE_NCELL_BHV_PRIVATE_PARA               |nochange;| 
             bit19     u32     u32    0     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_PDSCH       |nochange;| 
                                                                                                            
             bit20     u32     u32    0     0..1     TRACE_MSG4_BHV_PRIVATE_PARA_PDSCH          |nochange;| 
             bit21     u32     u32    0     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA_PDSCH       |nochange;| 
             bit22     u32     u32    0     0..1     TRACE_read_PAGING_BHV_PRIVATE_PARA_PDSCH   |nochange;| 
             bit23     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG2_MPDCCH      |nochange;| 
             bit24     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA_MSG3             |nochange;| 
             bit25     u32     u32    1     0..1     TRACE_BG_CELL_SEARCH_BHV_PRIVATE           |nochange;| 
             bit26     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit27     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit28     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit29     u32     u32    0     0..1     reserved                                   |nochange;| 
                                                                                                            
             bit30     u32     u32    0     0..1     reserved                                   |nochange;| 
             bit31     u32     u32    0     0..1     reserved                                   |nochange;| 
       
         phyMsgControl[10]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.3 TRA_MPHY_CATM_BM_TASK_Default>




<9.4 TRA_MPHY_CATM_TRACE_INFO_Default>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_write     |nochange;|
    offset         s32     s32     368   0..0xffffffff     offset       |input;|
    length         s32     s32     4     0..0xffffffff     length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[24]    u32
           phyMsgControl[24]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_PHY_RF_BASE_PARA                    |nochange;| 
                bit01     u32     u32    1     0..1     TRACE_PHY_FCP_AGC_BASE_PARA               |nochange;| 
                bit02     u32     u32    1     0..1     TRACE_PHY_UL_BASE_PARA                    |nochange;| 
                bit03     u32     u32    1     0..1     TRACE_PHY_MEAS_IRT_OUT_BASE_PARA          |nochange;| 
                bit04     u32     u32    1     0..1     TRACE_PHY_MEAS_SINR_OUT_BASE_PARA         |nochange;| 
                bit05     u32     u32    1     0..1     TRACE_PHY_RX_IP_SF_BASE_PARA              |nochange;| 
                bit06     u32     u32    1     0..1     TRACE_PHY_RX_IP_DHI_BASE_PARA             |nochange;| 
                bit07     u32     u32    1     0..1     TRACE_PHY_LDTC_OUT_BASE_PARA              |nochange;| 
                bit08     u32     u32    1     0..1     TRACE_PHY_FREQMEAS_MEAS_OUT_BASE_PARA     |nochange;| 
                bit09     u32     u32    1     0..1     TRACE_PHY_NCELLMEAS_IDDET_OUT_BASE_PARA   |nochange;| 
                                                                                                              
                bit10     u32     u32    1     0..1     TRACE_PHY_IDDET_INT_OUT_BASE_PARA         |nochange;| 
                bit11     u32     u32    1     0..1     TRACE_PHY_IDDET_PSS_IP_SF_BASE_PARA       |nochange;| 
                bit12     u32     u32    1     0..1     TRACE_PHY_IDDET_SSS_IP_SF_BASE_PARA       |nochange;| 
                bit13     u32     u32    1     0..1     TRACE_PHY_MEASPWR_IP_SF_BASE_PARA         |nochange;| 
                bit14     u32     u32    1     0..1     TRACE_PHY_RF_RFAD_BASE_PARA               |nochange;| 
                bit15     u32     u32    1     0..1     TRACE_PHY_ULDFT_DLFFT_ERR_BASE_PARA       |nochange;| 
                bit16     u32     u32    1     0..1     TRACE_PHY_BGCGI_MEAS_IRT_OUT_BASE_PARA    |nochange;| 
                bit17     u32     u32    1     0..1     TRACE_PHY_BGCGI_MEAS_SINR_OUT_BASE_PARA   |nochange;| 
                bit18     u32     u32    1     0..1     TRACE_PHY_UL_IP_TIME                      |nochange;| 
                bit19     u32     u32    1     0..1     TRACE_PHY_FREQMEAS_AGC_ADJUST_PARA        |nochange;| 
                                                                                                              
                bit20     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit21     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit22     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit23     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit24     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit25     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit26     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit27     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit28     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit29     u32     u32    0     0..1     reserved                                  |nochange;| 
                                                                                                              
                bit30     u32     u32    0     0..1     reserved                                  |nochange;| 
                bit31     u32     u32    0     0..1     reserved                                  |nochange;| 
         
           phyMsgControl[24]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    SendFlag 1    
    Full01Flag  1
    
</9.4 TRA_MPHY_CATM_TRACE_INFO_Default>




<9.5 NVM_RESET>
    id    1
    SendFlag 1
</9.5 NVM_RESET>




<<10.Field test Settings>>

<10.1 get parameters>
    id 1
</10.1 get parameters>


<10.1.1 boot_register_domain_read>
    cmd   AT+CEMODE?
    id    2
    
    SendFlag 1
    true  OK
    false ERROR   
    ReturnAT 10.2.1
</10.1.1 boot_register_domain_read>


<10.1.2 boot_rrcreq_reason_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      8        0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.2
</10.1.2 boot_rrcreq_reason_read>




<10.1.3 lock_band_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      552      0..0xffffffff     offset         |input;|
    length         s32     s32      44       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    SendFlag 1
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.3
</10.1.3 lock_band_read>




<10.1.4 cp_ciot_support_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      8        0..0xffffffff     offset         |input;|
    length         s32     s32      4        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.4
</10.1.4 cp_ciot_support_read>



<10.1.5 lock_frequency_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      676      0..0xffffffff     offset         |input;|
    length         s32     s32      40       0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.5
</10.1.5 lock_frequency_read>



<10.1.6 boot_in_network_mode_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      670      0..0xffffffff     offset         |input;|
    length         s32     s32      1        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.6
</10.1.6 boot_in_network_mode_read> 


<10.1.7 amr_codec_mode_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      493      0..0xffffffff     offset         |input;|
    length         s32     s32      1        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.7
</10.1.7 amr_codec_mode_read> 


<10.1.8 Audio_Path_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      671      0..0xffffffff     offset         |input;|
    length         s32     s32      1        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.8
</10.1.8 Audio_Path_read> 


<10.1.9 Ims_Param_read>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_read        |nochange;|
    offset         s32     s32      488      0..0xffffffff     offset         |input;|
    length         s32     s32      5        0..0xffffffff     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 10.2.9
</10.1.9 Ims_Param_read> 



<10.2 put parameters>
    id 1
    HideFlag 1
</10.2 put parameters>


<10.2.1 boot_register_domain_write>
    cmd   AT+CEMODE=
    id    2
    
    param     struct          begin
        Mode       u32     u32     0     0..3              Mode   |select;0:PS_mode_2;1:CS/PS_mode_1;2:CS/PS_mode_2;3:PS_mode_1;|
    param     struct          end
    
    HideFlag 1
    true  OK
    false ERROR   
</10.2.1 boot_register_domain_write>




<10.2.2 boot_rrcreq_reason_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     8      0..0xffffffff     offset       |nochange;|
    length         s32     s32     4      0..0xffffffff     length       |nochange;|
       
    // T_NVM_Static
    param    stringArray     begin
    
          signallingPrioritySupport   bitgroup     begin    u32
          
               bit0        u32       u32       1        0..1        signallingPrioritySupport      |select;0:disabe;1:Enable;|
               bit1        u32       u32       0        0..1        attachWithImsiSupport          |select;0:disabe;1:Enable;|          |Hide|   
               bit2        u32       u32       0        0..1        Timer_T3245_Support            |select;0:disabe;1:Enable;|          |Hide|
               bit3        u32       u32       0        0..1        eabSupported                   |select;0:disabe;1:Enable;|          |Hide|
               bit4        u32       u32       0        0..1        FastFirstHiPriPLMNSearch       |select;0:disabe;1:Enable;|          |Hide|
               bit5        u32       u32       1        0..1        cp_ciot_support                |select;0:disabe;1:Enable;|          |Hide|
               bit6        u32       u32       1        0..1        up_ciot_support                |select;0:disabe;1:Enable;|          |Hide|
               bit7        u32       u32       0        0..1        emmRegWithoutPdnSupport        |select;0:disabe;1:Enable;|          |Hide|
               bit8        u32       u32       1        0..1        emmRegWithoutPdnSupportOnly    |select;0:disabe;1:Enable;|          |Hide|
               bit9        u32       u32       1        0..1        smsWithoutComAttSupport        |select;0:disabe;1:Enable;|          |Hide|
               bit10       u32       u32       1        0..1        niddSupport                    |select;0:disabe;1:Enable;|          |Hide|
               bit11       u32       u32       1        0..1        S1_U_DataTransferSupport       |select;0:disabe;1:Enable;|          |Hide|
               bit12       u32       u32       1        0..1        cp_hc_support                  |select;0:disabe;1:Enable;|          |Hide|
               bit13       u32       u32       1        0..1        cp_up_prefer_0                 |select;0:disabe;1:Enable;|          |Hide|
               bit14       u32       u32       1        0..1        cp_up_prefer_1                 |select;0:disabe;1:Enable;|          |Hide|
               bit15       u32       u32       1        0..1        ePCObit_support                |select;0:disabe;1:Enable;|          |Hide|                                                                                      
               
               bit16       u32       u32       1        0..1        apnRatControl_support          |select;0:disabe;1:Enable;|          |Hide|
               bit17       u32       u32       1        0..1        psmSupport                     |select;0:disabe;1:Enable;|          |Hide|
               bit18       u32       u32       1        0..1        eDrxSupport                    |select;0:disabe;1:Enable;|          |Hide|
               bit19       u32       u32       1        0..1        lteUsageSetting                |select;0:disabe;1:Enable;|          |Hide|
               bit20       u32       u32       1        0..1        lteSmsPrefer                   |select;0:disabe;1:Enable;|          |Hide|
               bit21       u32       u32       0        0..1        srvccSupport                   |select;0:NOT_SUPPORT;1:SUPPORT;|    |Hide|                       |select;0:disabe;1:Enable;|
               bit22       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit23       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit24       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit25       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit26       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit27       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit28       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit29       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               
               bit30       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
               bit31       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide| 
          
          signallingPrioritySupport   bitgroup     end

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.2 boot_rrcreq_reason_write>




<10.2.3 lock_band_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     552    0..0xffffffff     offset       |nochange;|
    length         s32     s32     44     0..0xffffffff     length       |nochange;|
       

    param    stringArray     begin
    
                        rfParam      bitgroup     begin    u32
                             bit0        u32       u32      0        0..1        supportBandNum_0                        |select;0:disabe;1:Enable;|
                             bit1        u32       u32      0        0..1        supportBandNum_1                        |select;0:disabe;1:Enable;|
                             bit2        u32       u32      0        0..1        supportBandNum_2                        |select;0:disabe;1:Enable;|
                             bit3        u32       u32      0        0..1        supportBandNum_3                        |select;0:disabe;1:Enable;|
                             bit4        u32       u32      0        0..1        supportBandNum_4                        |select;0:disabe;1:Enable;|
                             bit5        u32       u32      1        0..1        supportBandNum_5                        |select;0:disabe;1:Enable;|
                             bit6        u32       u32      1        0..1        supportBandNum_6                        |select;0:disabe;1:Enable;|
                             bit7        u32       u32      0        0..1        freqBandPriorityAdjustment_r12          |select;0:disabe;1:Enable;|
                             bit8        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit9        u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit10       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit11       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit12       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit13       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit14       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|
                             bit15       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                                      
                                                                                                             
                             bit16       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit17       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit18       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit19       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit20       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit21       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit22       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit23       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit24       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit25       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit26       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit27       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit28       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit29       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit30       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                      
                             bit31       u32       u32      0        0..1        reserved                                |select;0:disabe;1:Enable;|                             
                        rfParam      bitgroup     end

                      
                        //T_supportedBandEutra       supportedBandListEUTRA[EUTRAN_MAX_SUPPORT_BAND];  //< u16 * 10 --> 20
                        supportedBandListEUTRA[20]             struct           begin
                             
                                   supportedBandListEUTRA[0]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0              |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1              |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2              |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3              |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4              |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5              |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6              |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                        |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                     |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                    |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                    |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                    |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13      |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport            |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                          |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[0]     bitgroup     end
                                                          
                                                        
                                   supportedBandListEUTRA[1]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[1]     bitgroup     end
                                  
                                                            
                                   supportedBandListEUTRA[2]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[2]     bitgroup     end
                              
                              
                                                        
                                   supportedBandListEUTRA[3]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[3]     bitgroup     end
                                  
                                  
                                                            
                                   supportedBandListEUTRA[4]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport               |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[4]     bitgroup     end
                                  
                                                                                        
                                   supportedBandListEUTRA[5]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                 |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                 |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                 |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                 |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                 |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                 |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                 |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                           |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                         |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                       |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                       |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                       |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13         |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport               |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                             |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[5]     bitgroup     end
                                  
                                                            
                                   supportedBandListEUTRA[6]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[6]     bitgroup     end
                                                               
                                                            
                                   supportedBandListEUTRA[7]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[7]     bitgroup     end
                                                                
                                                            
                                   supportedBandListEUTRA[8]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0                |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1                |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2                |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3                |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4                |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5                |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6                |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                          |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                        |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                      |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                      |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                      |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13        |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport              |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                            |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[8]     bitgroup     end
                                                                
                                                            
                                   supportedBandListEUTRA[9]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[9]     bitgroup     end                          
          
                                     
                                   supportedBandListEUTRA[10]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[10]     bitgroup     end               

                                     
                                   supportedBandListEUTRA[11]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[11]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[12]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[12]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[13]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[13]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[14]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[14]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[15]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[15]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[16]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[16]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[17]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[17]     bitgroup     end                                        

                                     
                                   supportedBandListEUTRA[18]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[18]     bitgroup     end     

                                     
                                   supportedBandListEUTRA[19]     bitgroup     begin    u16          
                                       bit0        u16       u16       0        0..1        supportedBandEutra_0               |select;0:disabe;1:Enable;|
                                       bit1        u16       u16       0        0..1        supportedBandEutra_1               |select;0:disabe;1:Enable;|
                                       bit2        u16       u16       0        0..1        supportedBandEutra_2               |select;0:disabe;1:Enable;|
                                       bit3        u16       u16       0        0..1        supportedBandEutra_3               |select;0:disabe;1:Enable;|
                                       bit4        u16       u16       0        0..1        supportedBandEutra_4               |select;0:disabe;1:Enable;|
                                       bit5        u16       u16       1        0..1        supportedBandEutra_5               |select;0:disabe;1:Enable;|
                                       bit6        u16       u16       1        0..1        supportedBandEutra_6               |select;0:disabe;1:Enable;|
                                       bit7        u16       u16       0        0..1        halfDuplex                         |select;0:disabe;1:Enable;|
                                       bit8        u16       u16       1        0..1        dl_256QAM_r12                      |select;0:disabe;1:Enable;|
                                       bit9        u16       u16       1        0..1        ul_64QAM_r12                       |select;0:disabe;1:Enable;|
                                       bit10       u16       u16       1        0..1        uePowerClass_0                     |select;0:disabe;1:Enable;|
                                       bit11       u16       u16       1        0..1        uePowerClass_1                     |select;0:disabe;1:Enable;|
                                       bit12       u16       u16       1        0..1        uePowerClass_2                     |select;0:disabe;1:Enable;|
                                       bit13       u16       u16       1        0..1        intraFreq_CE_NeedForGaps_r13       |select;0:disabe;1:Enable;|
                                       bit14       u16       u16       0        0..1        multiFreqSearchSupport             |select;0:disabe;1:Enable;|
                                       bit15       u16       u16       0        0..1        reserved                           |select;0:disabe;1:Enable;|
                                   supportedBandListEUTRA[19]     bitgroup     end     
                          
                        supportedBandListEUTRA[20]             struct           end                         
                                              

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.3 lock_band_write>





<10.2.4 cp_ciot_support_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     8      0..0xffffffff     offset       |nochange;|
    length         s32     s32     4      0..0xffffffff     length       |nochange;|
       
    // T_NVM_Static
    param    stringArray     begin
    
               nasCapability       bitgroup      begin    u32
                    bit0        u32       u32       0        0..1        signallingPrioritySupport      |select;0:disabe;1:Enable;|          |Hide|
                    bit1        u32       u32       0        0..1        attachWithImsiSupport          |select;0:disabe;1:Enable;|          |Hide|
                    bit2        u32       u32       0        0..1        Timer_T3245_Support            |select;0:disabe;1:Enable;|          |Hide|
                    bit3        u32       u32       0        0..1        eabSupported                   |select;0:disabe;1:Enable;|          |Hide|
                    bit4        u32       u32       0        0..1        FastFirstHiPriPLMNSearch       |select;0:disabe;1:Enable;|          |Hide|
                    bit5        u32       u32       1        0..1        cp_ciot_support                |select;0:disabe;1:Enable;|
                    bit6        u32       u32       0        0..1        up_ciot_support                |select;0:disabe;1:Enable;|          |Hide|
                    bit7        u32       u32       0        0..1        emmRegWithoutPdnSupport        |select;0:disabe;1:Enable;|          |Hide|
                    bit8        u32       u32       0        0..1        emmRegWithoutPdnSupportOnly    |select;0:disabe;1:Enable;|          |Hide|
                    bit9        u32       u32       0        0..1        smsWithoutComAttSupport        |select;0:disabe;1:Enable;|          |Hide|
                    bit10       u32       u32       0        0..1        niddSupport                    |select;0:disabe;1:Enable;|          |Hide|
                    bit11       u32       u32       0        0..1        S1_U_DataTransferSupport       |select;0:disabe;1:Enable;|          |Hide|
                    bit12       u32       u32       0        0..1        cp_hc_support                  |select;0:disabe;1:Enable;|          |Hide|
                    bit13       u32       u32       0        0..1        cp_up_prefer_0                 |select;0:disabe;1:Enable;|          |Hide|
                    bit14       u32       u32       0        0..1        cp_up_prefer_1                 |select;0:disabe;1:Enable;|          |Hide|
                    bit15       u32       u32       0        0..1        ePCObit_support                |select;0:disabe;1:Enable;|          |Hide|                                                                                        
                    
                    bit16       u32       u32       0        0..1        apnRatControl_support          |select;0:disabe;1:Enable;|          |Hide|
                    bit17       u32       u32       0        0..1        psmSupport                     |select;0:disabe;1:Enable;|          |Hide|
                    bit18       u32       u32       0        0..1        eDrxSupport                    |select;0:disabe;1:Enable;|          |Hide|
                    bit19       u32       u32       0        0..1        lteUsageSetting                |select;0:disabe;1:Enable;|          |Hide|
                    bit20       u32       u32       0        0..1        lteSmsPrefer                   |select;0:disabe;1:Enable;|          |Hide|
                    bit21       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit22       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit23       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit24       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit25       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit26       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit27       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit28       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit29       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit30       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|
                    bit31       u32       u32       0        0..1        reserv                         |select;0:disabe;1:Enable;|          |Hide|               
               nasCapability       bitgroup      end    
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.4 cp_ciot_support_write>



// T_LocFrequencyinfo    lockLteFreqInfo;
<10.2.5 lock_frequency_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     676    0..0xffffffff     offset       |nochange;|
    length         s32     s32     40     0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
    
         freqNum          u16         u16    0       0..9        freqNum          |input;|   
         reserved         u16         u16    0       0..0xFFFF   reserved         |input;|           
       
         freq[9]      struct     begin
            freq[0]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[0]          |input;|               
            freq[1]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[1]          |input;|               
            freq[2]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[2]          |input;|               
            freq[3]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[3]          |input;|               
            freq[4]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[4]          |input;|               
            freq[5]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[5]          |input;|               
            freq[6]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[6]          |input;|               
            freq[7]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[7]          |input;|               
            freq[8]       u32        u32    0xFFFF   0..0xFFFFFFFF       freq[8]          |input;|               
        freq[9]      struct     end
                                            
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.5 lock_frequency_write>



<10.2.6 boot_in_network_mode_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     670    0..0xffffffff     offset       |nochange;|
    length         s32     s32     1      0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
       
        defaultRat       u8         u8    0x0   0,2,4       defaultRat          |select;0:Auto;2:GSM_ONLY;4:LTE_ONLY;|               

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.6 boot_in_network_mode_write>


<10.2.7 amr_codec_mode_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     493    0..0xffffffff     offset       |nochange;|
    length         s32     s32     1      0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
       
        amr_codec_mode       u8         u8    0x0   0..0xFF       amr_codec_mode          |input;|               

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.7 amr_codec_mode_write>



<10.2.8 Audio_Path_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     671    0..0xffffffff     offset       |nochange;|
    length         s32     s32     1      0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
       
        audioPath       u8         u8    0x0   0..0xFF       audioPath          |input;|               

    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.8 Audio_Path_write>



<10.2.9 Ims_Param_write>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     488    0..0xffffffff     offset       |nochange;|
    length         s32     s32     5      0..0xffffffff     length       |nochange;|      
 
    param    stringArray     begin
        sip_mwiExpireSec         u32     u32    0x927c0     0..0xffffffff     sip_mwiExpireSec       |input;|           
        sip_mwiEventEnabled      u8      u8     1           0..1              sip_mwiEventEnabled    |select;0:disabled;1:Enabled;|
    param    stringArray     end
        
    true  OK
    false ERROR
    HideFlag 1
    
</10.2.9 Ims_Param_write>



//πÿ±’ATªÿœ‘
<999.999.1 atctst_aud_set_echo_off>

    cmd   ATE0
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.1 atctst_aud_set_echo_off>

// ¥Úø™ATªÿœ‘
<999.999.2 atctst_aud_set_echo_on>

    cmd   ATE1
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.2 atctst_aud_set_echo_on>


<999.999.3 NV_VERSION_SUPPORT>
    cmd   AT+NVGV=?
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
</999.999.3 NV_VERSION_SUPPORT>



<999.999.4 NV_GET_VERSION>
    cmd   AT+NVGV
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
    ReturnAT 999.999.5
</999.999.4 NV_GET_VERSION>




<999.999.5 NV_SET_VERSION>
    cmd   AT+NVGV=
    id    1
   
    param      stringArray     begin  
       nvmVersion     u32     u32      0x89100001      0..0xffffffff     nvmVersion         |input;|
    param      stringArray     end 
    
    true  OK
    false ERROR
    HideFlag  2
</999.999.5 NV_SET_VERSION>





<999.999.6 Reset_NVM_Version>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1      0..2              NV_write     |nochange;|
    offset         s32     s32     4      0..0xffffffff     offset       |nochange;|
    length         s32     s32     4      0..0xffffffff     length       |nochange;|
       
    // T_NVM_Static
    param    stringArray     begin
       nvmVersion     u32     u32      0x89100000      0..0xffffffff     nvmVersion         |input;|
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 2
    
</999.999.6 Reset_NVM_Version>



<999.999.7 Reset_NVM_FLASH>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     0      0..1              Static_NVM   |nochange;|
    operationType  s32     s32     2      0..2              NV_write     |nochange;|

    true  OK
    false ERROR
    HideFlag 2
    
</999.999.7 Reset_NVM_FLASH>




