var structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link =
[
    [ "phy_configs_chip_type", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a8a4e9b32c2c9d705e355097a74b924cc", null ],
    [ "phy_configs_fpga_type", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a232fa05a3fc7b10c73f9733f634d1046", null ],
    [ "HighspeedLink", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a5b1125253495883c01b9c7867c8f2458", null ],
    [ "common_phy_config_chip", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a7b60a70482e6a2df617a2364c080ef5f", null ],
    [ "common_phy_config_fpga", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#ac3616a60ba1285d2f07534dfd7f9a34c", null ],
    [ "enable_systime", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a7eddbb08c2ab9dd39f9a309d0a365999", null ],
    [ "phy_configs_chip", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#afe1321de3889367f6ca7322a26cecfe6", null ],
    [ "phy_configs_fpga", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a96b4529a1a93d92875445d214b061235", null ],
    [ "systime_sync_base", "structstadls_1_1vx_1_1v3_1_1detail_1_1_init_generator_1_1_highspeed_link.html#add7d0d49919f33df725e790f2f1f31d4", null ]
];