Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 14 15:09:52 2018
| Host         : huatianzhou-VirtualBox running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file cntr4m8_disp_control_sets_placed.rpt
| Design       : cntr4m8_disp
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    15 |
| Minimum Number of register sites lost to control set restrictions |    98 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------------------+------------------+----------------+
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  dclk/led_OBUF[0]             |               | ctr/r/num_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                |               |                              |                1 |              1 |
|  ctr/r/led[14]                |               |                              |                1 |              1 |
|  ctr/r/num_reg[0]_LDC_i_1_n_0 |               | ctr/r/num_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  ctr/r/num_reg[1]_LDC_i_1_n_0 |               | ctr/r/num_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  ctr/r/num_reg[2]_LDC_i_1_n_0 |               | ctr/r/num_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  ctr/r/num_reg[3]_LDC_i_1_n_0 |               | ctr/r/num_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                |               | dclk/cnt[0]_i_1_n_0          |                8 |             32 |
+-------------------------------+---------------+------------------------------+------------------+----------------+


