-----------------------------------------------------------------------------------------------------------
Rule 12.6
-----------------------------------------------------------------------------------------------------------
Rule 12.6.a : Must have rtl list file for synthesis (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.120
-----------------------------------------------------------------------------------------------------------
Rule 12.120.a : Any custom synthesis flow recipes must delivered with IP drop and documented in integration guide (failed)
-----------------------------------------------------------------------------------------------------------
Error: /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/scripts/reports_utils.tcl is an override file to the flow and not allowed, please remove the file
Error: /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/scripts/dc_vars.tcl is an override file to the flow and not allowed, please remove the file
Error: ../collateral/timing_common/flat_derate.tcl is an override file to the flow and not allowed, please remove the file


-----------------------------------------------------------------------------------------------------------
Rule 12.118
-----------------------------------------------------------------------------------------------------------
Rule 12.118.a : Exceptions among clock groups should be described in (design)_cross_clk_exceptions.tcl (passed)
-----------------------------------------------------------------------------------------------------------
Warning: global_exceptions.tcl does not exists
Warning: stap_exceptions.tcl does not exists
Warning: stap_interface_exceptions.tcl does not exists
Warning: global_cross_clk_exceptions.tcl does not exists
Warning: global_cross_clk_groups.tcl does not exists
Warning: stap_additional_timing_constraints.tcl does not exists
Warning: stap_dfx_io_constraints.tcl does not exists
Warning: stap_mbist_exceptions.tcl does not exists
Warning: stap_mbist_caseanalysis.tcl does not exists
Warning: stap_constraints.tcl does not exists


-----------------------------------------------------------------------------------------------------------
Rule 12.124
-----------------------------------------------------------------------------------------------------------
Rule 12.124.a : Provide timing reports for review and quality checking (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.124.b : Synthesis results meet timing requirements for drop (failed)
-----------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------
TIMING_PATH_GROUP_NAME                                         RTL0p0          RTL0p5   RTL0p8   RTL1p0
------------------------------------------------------------------------------------------------------------
FEED_THROUGH                                                   NOT REQUIRED    PASS     PASS     PASS  
INPUT_PATHS                                                    NOT REQUIRED    PASS     PASS     PASS  
OUTPUT_PATHS                                                   NOT REQUIRED    PASS     PASS     PASS  
ftap_tck                                                       NOT REQUIRED    PASS     FAIL     FAIL  


-----------------------------------------------------------------------------------------------------------
Rule 12.275
-----------------------------------------------------------------------------------------------------------
Rule 12.275.b : Syn run with UPF enabled (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.275.a : "check_mv_design" is run and free of errors (failed)
-----------------------------------------------------------------------------------------------------------
Error: Power Domain and Operating Condition Consistency Checks contains error


-----------------------------------------------------------------------------------------------------------
Rule 12.276
-----------------------------------------------------------------------------------------------------------
Rule 12.276.a : All inputs and outputs must have IO delay constraints with correct reference clock (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.277
-----------------------------------------------------------------------------------------------------------
Rule 12.277.a : All constraing files follow standard KIT conventions (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.277.c : Clock name should be a tcl variable and not hard coded in all constraint file (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.279
-----------------------------------------------------------------------------------------------------------
Rule 12.279.a : Only CTECH cells on clock paths are allowed (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.281
-----------------------------------------------------------------------------------------------------------
Rule 12.281.a : Scan configuration files must be provided (failed)
-----------------------------------------------------------------------------------------------------------
Error: G_INSERT_SCAN is not enabled


-----------------------------------------------------------------------------------------------------------
Rule 12.287
-----------------------------------------------------------------------------------------------------------
Rule 12.287.a : All I/Os are flopped (failed)
-----------------------------------------------------------------------------------------------------------
Error: Input Port ftap_tms is not flopped
Error: Input Port ftap_trst_b is not flopped
Error: Input Port ftap_tdi is not flopped
Error: Input Port ftap_slvidcode[31] is not flopped
Error: Input Port ftap_slvidcode[30] is not flopped
Error: Input Port ftap_slvidcode[29] is not flopped
Error: Input Port ftap_slvidcode[28] is not flopped
Error: Input Port ftap_slvidcode[27] is not flopped
Error: Input Port ftap_slvidcode[26] is not flopped
Error: Input Port ftap_slvidcode[25] is not flopped
Error: Input Port ftap_slvidcode[24] is not flopped
Error: Input Port ftap_slvidcode[23] is not flopped
Error: Input Port ftap_slvidcode[22] is not flopped
Error: Input Port ftap_slvidcode[21] is not flopped
Error: Input Port ftap_slvidcode[20] is not flopped
Error: Input Port ftap_slvidcode[19] is not flopped
Error: Input Port ftap_slvidcode[18] is not flopped
Error: Input Port ftap_slvidcode[17] is not flopped
Error: Input Port ftap_slvidcode[16] is not flopped
Error: Input Port ftap_slvidcode[15] is not flopped
Error: Input Port ftap_slvidcode[14] is not flopped
Error: Input Port ftap_slvidcode[13] is not flopped
Error: Input Port ftap_slvidcode[12] is not flopped
Error: Input Port ftap_slvidcode[11] is not flopped
Error: Input Port ftap_slvidcode[10] is not flopped
Error: Input Port ftap_slvidcode[9] is not flopped
Error: Input Port ftap_slvidcode[8] is not flopped
Error: Input Port ftap_slvidcode[7] is not flopped
Error: Input Port ftap_slvidcode[6] is not flopped
Error: Input Port ftap_slvidcode[5] is not flopped
Error: Input Port ftap_slvidcode[4] is not flopped
Error: Input Port ftap_slvidcode[3] is not flopped
Error: Input Port ftap_slvidcode[2] is not flopped
Error: Input Port ftap_slvidcode[1] is not flopped
Error: Input Port fdfx_powergood is not flopped
Error: Input Port fdfx_earlyboot_exit is not flopped
Error: Input Port ftap_pwrdomain_rst_b is not flopped
Error: Input Port stap_isol_en_b is not flopped
Error: Output Port atap_tdo is not flopped
Error: Output Port tdr_data_out[0] is not flopped
Error: Output Port sftapnw_ftap_secsel[0] is not flopped
Error: Output Port sftapnw_ftap_enabletdo[0] is not flopped
Error: Output Port sftapnw_ftap_enabletap[0] is not flopped
Error: Output Port sntapnw_ftap_tck is not flopped
Error: Output Port sntapnw_ftap_tms is not flopped
Error: Output Port sntapnw_ftap_trst_b is not flopped
Error: Output Port sntapnw_ftap_tdi is not flopped
Error: Output Port sn_fwtap_wrck is not flopped
Error: Output Port sn_fwtap_wrst_b is not flopped
Error: Output Port sn_fwtap_capturewr is not flopped
Error: Output Port sn_fwtap_shiftwr is not flopped
Error: Output Port sn_fwtap_updatewr is not flopped
Error: Output Port sn_fwtap_rti is not flopped
Error: Output Port sn_fwtap_selectwir is not flopped
Error: Output Port sn_fwtap_wsi[0] is not flopped
Error: Output Port stap_fbscan_tck is not flopped
Error: Output Port stap_fbscan_capturedr is not flopped
Error: Output Port stap_fbscan_shiftdr is not flopped
Error: Output Port stap_fbscan_updatedr is not flopped
Error: Output Port stap_fbscan_updatedr_clk is not flopped
Error: Output Port stap_fbscan_runbist_en is not flopped
Error: Output Port stap_fbscan_highz is not flopped
Error: Output Port stap_fbscan_extogen is not flopped
Error: Output Port stap_fbscan_intest_mode is not flopped
Error: Output Port stap_fbscan_chainen is not flopped
Error: Output Port stap_fbscan_mode is not flopped
Error: Output Port stap_fbscan_extogsig_b is not flopped
Error: Output Port stap_fbscan_d6init is not flopped
Error: Output Port stap_fbscan_d6actestsig_b is not flopped
Error: Output Port stap_fbscan_d6select is not flopped
Error: Output Port tap_rtdr_irdec[0] is not flopped
Error: Output Port tap_rtdr_prog_rst_b[0] is not flopped
Error: Output Port tap_rtdr_tdi[0] is not flopped
Error: Output Port tap_rtdr_capture[0] is not flopped
Error: Output Port tap_rtdr_shift[0] is not flopped
Error: Output Port tap_rtdr_update[0] is not flopped
Error: Output Port tap_rtdr_powergood is not flopped
Error: Output Port tap_rtdr_selectir is not flopped
Error: Output Port tap_rtdr_rti is not flopped


-----------------------------------------------------------------------------------------------------------
Rule 12.293
-----------------------------------------------------------------------------------------------------------
Rule 12.293.a : The current_design command or any procedure using current_design does not exist in the constraints (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.b : IP synthesized per drop at converged PVT/Guardband (passed)
-----------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------
FROM_NAME                                                      TO_NAME                                                        HOLD_UNCERTAINTY   SETUP_UNCERTAINTY
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.c : The block_setup.tcl file is clean (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.d : rtllist.tcl matches RTL and netlist (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.e : syn run free of erros (failed)
-----------------------------------------------------------------------------------------------------------
Error: Could not find a match for any of the library cells specified in -lib_cells option of map_isolation_cell command. (UPF-669)
Error: Cannot rename design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/ctech_lib_clk_buf.db:ctech_lib_clk_buf over existing design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/stap_ctech_lib_clk_buf.db:stap_ctech_lib_clk_buf. (UIMG-43)
Error: Cannot rename design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/ctech_lib_mux_2to1.db:ctech_lib_mux_2to1 over existing design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/stap_ctech_lib_mux_2to1.db:stap_ctech_lib_mux_2to1. (UIMG-43)
Error: Cannot rename design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/ctech_lib_dq.db:ctech_lib_dq over existing design /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/syn/stap_ctech_lib_dq.db:stap_ctech_lib_dq. (UIMG-43)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccst.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccsa.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccst.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccsa.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccst.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccsa.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccst.  (MV-523)
Error: Operating voltages (max=0.72, min=0.72) mismatch the power states of supply net vccsa.  (MV-523)
Error: logscan is not enabled
-----------------------------------------------------------------------------------------------------------
Rule 12.293.f : no unclocked register in DC synthesis result (failed)
-----------------------------------------------------------------------------------------------------------
Error: Total unclocked latch count (scanned and unscanned): 4
-----------------------------------------------------------------------------------------------------------
Rule 12.293.g : Gate count numbers provided through design_qor report (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.294
-----------------------------------------------------------------------------------------------------------
Rule 12.294.a : Review and waive any logic on reset violations for Caliber (failed)
-----------------------------------------------------------------------------------------------------------
Error: LogicOnResetPath.rpt file  does not exist
