0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sim_4bits/new/FullAdder_4bits_tb.vhd,1696587854,vhdl,,,,fulladder_4bits_tb,,,,,,,,
C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_1bit.vhd,1696586376,vhdl,,,,fulladder_1bit,,,,,,,,
C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_2bits.vhd,1696586376,vhdl,,,,fulladder_2bits,,,,,,,,
C:/Users/aa409t/Desktop/GitHub/Recap-VHDL/FullAdder/project_1/project_1.srcs/sources_1/new/FullAdder_4bits.vhd,1696587579,vhdl,,,,fulladder_4bits,,,,,,,,
