-- Generated .vhd for MBE multiplication

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity dadda_tree is

	port (
	Pp_0, Pp_1, Pp_2, Pp_3, Pp_4, Pp_5, Pp_6, Pp_7, Pp_8, Pp_9, Pp_10, Pp_11, Pp_12, Pp_13, Pp_14, Pp_15: in  std_logic_vector(64-1 downto 0);	-- input
	Z		: out std_logic_vector(64 downto 0));	-- output Z

end entity dadda_tree;

architecture arch of dadda_tree is

-- SIGNALS
signal r_L6_0, r_L6_1, r_L6_2, r_L6_3, r_L6_4, r_L6_5, r_L6_6, r_L6_7, r_L6_8, r_L6_9, r_L6_10, r_L6_11, r_L6_12, r_L6_13, r_L6_14, r_L6_15: std_logic_vector(64-1 downto 0);	-- input


--STEP NO. 5
signal r_L5_0, r_L5_1, r_L5_2, r_L5_3, r_L5_4, r_L5_5, r_L5_6, r_L5_7, r_L5_8, r_L5_9, r_L5_10, r_L5_11, r_L5_12: std_logic_vector(64-1 downto 0);


--STEP NO. 4
signal r_L4_0, r_L4_1, r_L4_2, r_L4_3, r_L4_4, r_L4_5, r_L4_6, r_L4_7, r_L4_8: std_logic_vector(64-1 downto 0);


--STEP NO. 3
signal r_L3_0, r_L3_1, r_L3_2, r_L3_3, r_L3_4, r_L3_5: std_logic_vector(64-1 downto 0);


--STEP NO. 2
signal r_L2_0, r_L2_1, r_L2_2, r_L2_3: std_logic_vector(64-1 downto 0);


--STEP NO. 1
signal r_L1_0, r_L1_1, r_L1_2: std_logic_vector(64-1 downto 0);


--STEP NO. 0
signal r_L0_0, r_L0_1: std_logic_vector(64-1 downto 0);

-- COMPONENTS
component full_adder is
	port (
		A	: in  std_logic;
		B	: in  std_logic;
		Cin	: in  std_logic;
		Sum	: out std_logic;
		Cout : out std_logic);
end component full_adder;

component half_adder is
port (
	A	: in  std_logic;
	B	: in  std_logic;
	S	: out std_logic;
	Cout	: out std_logic);
end component half_adder;

begin
 r_L6_0(37)<=Pp_2(37);
 r_L6_1(37)<=Pp_3(37);
 r_L6_2(37)<=Pp_4(37);
 r_L6_3(37)<=Pp_5(37);
 r_L6_4(37)<=Pp_6(37);
 r_L6_5(37)<=Pp_7(37);
 r_L6_6(37)<=Pp_8(37);
 r_L6_7(37)<=Pp_9(37);
 r_L6_8(37)<=Pp_10(37);
 r_L6_9(37)<=Pp_11(37);
 r_L6_10(37)<=Pp_12(37);
 r_L6_11(37)<=Pp_13(37);
 r_L6_12(37)<=Pp_14(37);
 r_L6_13(37)<=Pp_15(37);
 r_L6_0(38)<=Pp_2(38);
 r_L6_1(38)<=Pp_3(38);
 r_L6_2(38)<=Pp_4(38);
 r_L6_3(38)<=Pp_5(38);
 r_L6_4(38)<=Pp_6(38);
 r_L6_5(38)<=Pp_7(38);
 r_L6_6(38)<=Pp_8(38);
 r_L6_7(38)<=Pp_9(38);
 r_L6_8(38)<=Pp_10(38);
 r_L6_9(38)<=Pp_11(38);
 r_L6_10(38)<=Pp_12(38);
 r_L6_11(38)<=Pp_13(38);
 r_L6_12(38)<=Pp_14(38);
 r_L6_13(38)<=Pp_15(38);
 r_L6_0(39)<=Pp_3(39);
 r_L6_1(39)<=Pp_4(39);
 r_L6_2(39)<=Pp_5(39);
 r_L6_3(39)<=Pp_6(39);
 r_L6_4(39)<=Pp_7(39);
 r_L6_5(39)<=Pp_8(39);
 r_L6_6(39)<=Pp_9(39);
 r_L6_7(39)<=Pp_10(39);
 r_L6_8(39)<=Pp_11(39);
 r_L6_9(39)<=Pp_12(39);
 r_L6_10(39)<=Pp_13(39);
 r_L6_11(39)<=Pp_14(39);
 r_L6_12(39)<=Pp_15(39);
 r_L6_0(40)<=Pp_3(40);
 r_L6_1(40)<=Pp_4(40);
 r_L6_2(40)<=Pp_5(40);
 r_L6_3(40)<=Pp_6(40);
 r_L6_4(40)<=Pp_7(40);
 r_L6_5(40)<=Pp_8(40);
 r_L6_6(40)<=Pp_9(40);
 r_L6_7(40)<=Pp_10(40);
 r_L6_8(40)<=Pp_11(40);
 r_L6_9(40)<=Pp_12(40);
 r_L6_10(40)<=Pp_13(40);
 r_L6_11(40)<=Pp_14(40);
 r_L6_12(40)<=Pp_15(40);
 r_L6_0(41)<=Pp_4(41);
 r_L6_1(41)<=Pp_5(41);
 r_L6_2(41)<=Pp_6(41);
 r_L6_3(41)<=Pp_7(41);
 r_L6_4(41)<=Pp_8(41);
 r_L6_5(41)<=Pp_9(41);
 r_L6_6(41)<=Pp_10(41);
 r_L6_7(41)<=Pp_11(41);
 r_L6_8(41)<=Pp_12(41);
 r_L6_9(41)<=Pp_13(41);
 r_L6_10(41)<=Pp_14(41);
 r_L6_11(41)<=Pp_15(41);
 r_L6_0(42)<=Pp_4(42);
 r_L6_1(42)<=Pp_5(42);
 r_L6_2(42)<=Pp_6(42);
 r_L6_3(42)<=Pp_7(42);
 r_L6_4(42)<=Pp_8(42);
 r_L6_5(42)<=Pp_9(42);
 r_L6_6(42)<=Pp_10(42);
 r_L6_7(42)<=Pp_11(42);
 r_L6_8(42)<=Pp_12(42);
 r_L6_9(42)<=Pp_13(42);
 r_L6_10(42)<=Pp_14(42);
 r_L6_11(42)<=Pp_15(42);
 r_L6_0(43)<=Pp_5(43);
 r_L6_1(43)<=Pp_6(43);
 r_L6_2(43)<=Pp_7(43);
 r_L6_3(43)<=Pp_8(43);
 r_L6_4(43)<=Pp_9(43);
 r_L6_5(43)<=Pp_10(43);
 r_L6_6(43)<=Pp_11(43);
 r_L6_7(43)<=Pp_12(43);
 r_L6_8(43)<=Pp_13(43);
 r_L6_9(43)<=Pp_14(43);
 r_L6_10(43)<=Pp_15(43);
 r_L6_0(44)<=Pp_5(44);
 r_L6_1(44)<=Pp_6(44);
 r_L6_2(44)<=Pp_7(44);
 r_L6_3(44)<=Pp_8(44);
 r_L6_4(44)<=Pp_9(44);
 r_L6_5(44)<=Pp_10(44);
 r_L6_6(44)<=Pp_11(44);
 r_L6_7(44)<=Pp_12(44);
 r_L6_8(44)<=Pp_13(44);
 r_L6_9(44)<=Pp_14(44);
 r_L6_10(44)<=Pp_15(44);
 r_L6_0(45)<=Pp_6(45);
 r_L6_1(45)<=Pp_7(45);
 r_L6_2(45)<=Pp_8(45);
 r_L6_3(45)<=Pp_9(45);
 r_L6_4(45)<=Pp_10(45);
 r_L6_5(45)<=Pp_11(45);
 r_L6_6(45)<=Pp_12(45);
 r_L6_7(45)<=Pp_13(45);
 r_L6_8(45)<=Pp_14(45);
 r_L6_9(45)<=Pp_15(45);
 r_L6_0(46)<=Pp_6(46);
 r_L6_1(46)<=Pp_7(46);
 r_L6_2(46)<=Pp_8(46);
 r_L6_3(46)<=Pp_9(46);
 r_L6_4(46)<=Pp_10(46);
 r_L6_5(46)<=Pp_11(46);
 r_L6_6(46)<=Pp_12(46);
 r_L6_7(46)<=Pp_13(46);
 r_L6_8(46)<=Pp_14(46);
 r_L6_9(46)<=Pp_15(46);
 r_L6_0(47)<=Pp_7(47);
 r_L6_1(47)<=Pp_8(47);
 r_L6_2(47)<=Pp_9(47);
 r_L6_3(47)<=Pp_10(47);
 r_L6_4(47)<=Pp_11(47);
 r_L6_5(47)<=Pp_12(47);
 r_L6_6(47)<=Pp_13(47);
 r_L6_7(47)<=Pp_14(47);
 r_L6_8(47)<=Pp_15(47);
 r_L6_0(48)<=Pp_7(48);
 r_L6_1(48)<=Pp_8(48);
 r_L6_2(48)<=Pp_9(48);
 r_L6_3(48)<=Pp_10(48);
 r_L6_4(48)<=Pp_11(48);
 r_L6_5(48)<=Pp_12(48);
 r_L6_6(48)<=Pp_13(48);
 r_L6_7(48)<=Pp_14(48);
 r_L6_8(48)<=Pp_15(48);
 r_L6_0(49)<=Pp_8(49);
 r_L6_1(49)<=Pp_9(49);
 r_L6_2(49)<=Pp_10(49);
 r_L6_3(49)<=Pp_11(49);
 r_L6_4(49)<=Pp_12(49);
 r_L6_5(49)<=Pp_13(49);
 r_L6_6(49)<=Pp_14(49);
 r_L6_7(49)<=Pp_15(49);
 r_L6_0(50)<=Pp_8(50);
 r_L6_1(50)<=Pp_9(50);
 r_L6_2(50)<=Pp_10(50);
 r_L6_3(50)<=Pp_11(50);
 r_L6_4(50)<=Pp_12(50);
 r_L6_5(50)<=Pp_13(50);
 r_L6_6(50)<=Pp_14(50);
 r_L6_7(50)<=Pp_15(50);
 r_L6_0(51)<=Pp_9(51);
 r_L6_1(51)<=Pp_10(51);
 r_L6_2(51)<=Pp_11(51);
 r_L6_3(51)<=Pp_12(51);
 r_L6_4(51)<=Pp_13(51);
 r_L6_5(51)<=Pp_14(51);
 r_L6_6(51)<=Pp_15(51);
 r_L6_0(52)<=Pp_9(52);
 r_L6_1(52)<=Pp_10(52);
 r_L6_2(52)<=Pp_11(52);
 r_L6_3(52)<=Pp_12(52);
 r_L6_4(52)<=Pp_13(52);
 r_L6_5(52)<=Pp_14(52);
 r_L6_6(52)<=Pp_15(52);
 r_L6_0(53)<=Pp_10(53);
 r_L6_1(53)<=Pp_11(53);
 r_L6_2(53)<=Pp_12(53);
 r_L6_3(53)<=Pp_13(53);
 r_L6_4(53)<=Pp_14(53);
 r_L6_5(53)<=Pp_15(53);
 r_L6_0(54)<=Pp_10(54);
 r_L6_1(54)<=Pp_11(54);
 r_L6_2(54)<=Pp_12(54);
 r_L6_3(54)<=Pp_13(54);
 r_L6_4(54)<=Pp_14(54);
 r_L6_5(54)<=Pp_15(54);
 r_L6_0(55)<=Pp_11(55);
 r_L6_1(55)<=Pp_12(55);
 r_L6_2(55)<=Pp_13(55);
 r_L6_3(55)<=Pp_14(55);
 r_L6_4(55)<=Pp_15(55);
 r_L6_0(56)<=Pp_11(56);
 r_L6_1(56)<=Pp_12(56);
 r_L6_2(56)<=Pp_13(56);
 r_L6_3(56)<=Pp_14(56);
 r_L6_4(56)<=Pp_15(56);
 r_L6_0(57)<=Pp_12(57);
 r_L6_1(57)<=Pp_13(57);
 r_L6_2(57)<=Pp_14(57);
 r_L6_3(57)<=Pp_15(57);
 r_L6_0(58)<=Pp_12(58);
 r_L6_1(58)<=Pp_13(58);
 r_L6_2(58)<=Pp_14(58);
 r_L6_3(58)<=Pp_15(58);
 r_L6_0(59)<=Pp_13(59);
 r_L6_1(59)<=Pp_14(59);
 r_L6_2(59)<=Pp_15(59);
 r_L6_0(60)<=Pp_13(60);
 r_L6_1(60)<=Pp_14(60);
 r_L6_2(60)<=Pp_15(60);
 r_L6_0(61)<=Pp_14(61);
 r_L6_1(61)<=Pp_15(61);
 r_L6_0(62)<=Pp_14(62);
 r_L6_1(62)<=Pp_15(62);
 r_L6_0(63)<=Pp_15(63);
 



--STEP L5	d =13:
r_L5_0(0)<= r_L6_0(0);
r_L5_0(0)<= r_L6_1(0);


r_L5_0(1)<= r_L6_0(1);
r_L5_0(1)<= r_L6_1(1);


r_L5_0(2)<= r_L6_0(2);
r_L5_1(2)<= r_L6_1(2);
r_L5_1(2)<= r_L6_2(2);


r_L5_0(3)<= r_L6_0(3);
r_L5_1(3)<= r_L6_1(3);
r_L5_1(3)<= r_L6_2(3);


r_L5_0(4)<= r_L6_0(4);
r_L5_1(4)<= r_L6_1(4);
r_L5_2(4)<= r_L6_2(4);
r_L5_2(4)<= r_L6_3(4);


r_L5_0(5)<= r_L6_0(5);
r_L5_1(5)<= r_L6_1(5);
r_L5_2(5)<= r_L6_2(5);
r_L5_2(5)<= r_L6_3(5);


r_L5_0(6)<= r_L6_0(6);
r_L5_1(6)<= r_L6_1(6);
r_L5_2(6)<= r_L6_2(6);
r_L5_3(6)<= r_L6_3(6);
r_L5_3(6)<= r_L6_4(6);


r_L5_0(7)<= r_L6_0(7);
r_L5_1(7)<= r_L6_1(7);
r_L5_2(7)<= r_L6_2(7);
r_L5_3(7)<= r_L6_3(7);
r_L5_3(7)<= r_L6_4(7);


r_L5_0(8)<= r_L6_0(8);
r_L5_1(8)<= r_L6_1(8);
r_L5_2(8)<= r_L6_2(8);
r_L5_3(8)<= r_L6_3(8);
r_L5_4(8)<= r_L6_4(8);
r_L5_4(8)<= r_L6_5(8);


r_L5_0(9)<= r_L6_0(9);
r_L5_1(9)<= r_L6_1(9);
r_L5_2(9)<= r_L6_2(9);
r_L5_3(9)<= r_L6_3(9);
r_L5_4(9)<= r_L6_4(9);
r_L5_4(9)<= r_L6_5(9);


r_L5_0(10)<= r_L6_0(10);
r_L5_1(10)<= r_L6_1(10);
r_L5_2(10)<= r_L6_2(10);
r_L5_3(10)<= r_L6_3(10);
r_L5_4(10)<= r_L6_4(10);
r_L5_5(10)<= r_L6_5(10);
r_L5_5(10)<= r_L6_6(10);


r_L5_0(11)<= r_L6_0(11);
r_L5_1(11)<= r_L6_1(11);
r_L5_2(11)<= r_L6_2(11);
r_L5_3(11)<= r_L6_3(11);
r_L5_4(11)<= r_L6_4(11);
r_L5_5(11)<= r_L6_5(11);
r_L5_5(11)<= r_L6_6(11);


r_L5_0(12)<= r_L6_0(12);
r_L5_1(12)<= r_L6_1(12);
r_L5_2(12)<= r_L6_2(12);
r_L5_3(12)<= r_L6_3(12);
r_L5_4(12)<= r_L6_4(12);
r_L5_5(12)<= r_L6_5(12);
r_L5_6(12)<= r_L6_6(12);
r_L5_6(12)<= r_L6_7(12);


r_L5_0(13)<= r_L6_0(13);
r_L5_1(13)<= r_L6_1(13);
r_L5_2(13)<= r_L6_2(13);
r_L5_3(13)<= r_L6_3(13);
r_L5_4(13)<= r_L6_4(13);
r_L5_5(13)<= r_L6_5(13);
r_L5_6(13)<= r_L6_6(13);
r_L5_6(13)<= r_L6_7(13);


r_L5_0(14)<= r_L6_0(14);
r_L5_1(14)<= r_L6_1(14);
r_L5_2(14)<= r_L6_2(14);
r_L5_3(14)<= r_L6_3(14);
r_L5_4(14)<= r_L6_4(14);
r_L5_5(14)<= r_L6_5(14);
r_L5_6(14)<= r_L6_6(14);
r_L5_7(14)<= r_L6_7(14);
r_L5_7(14)<= r_L6_8(14);


r_L5_0(15)<= r_L6_0(15);
r_L5_1(15)<= r_L6_1(15);
r_L5_2(15)<= r_L6_2(15);
r_L5_3(15)<= r_L6_3(15);
r_L5_4(15)<= r_L6_4(15);
r_L5_5(15)<= r_L6_5(15);
r_L5_6(15)<= r_L6_6(15);
r_L5_7(15)<= r_L6_7(15);
r_L5_7(15)<= r_L6_8(15);


r_L5_0(16)<= r_L6_0(16);
r_L5_1(16)<= r_L6_1(16);
r_L5_2(16)<= r_L6_2(16);
r_L5_3(16)<= r_L6_3(16);
r_L5_4(16)<= r_L6_4(16);
r_L5_5(16)<= r_L6_5(16);
r_L5_6(16)<= r_L6_6(16);
r_L5_7(16)<= r_L6_7(16);
r_L5_8(16)<= r_L6_8(16);
r_L5_8(16)<= r_L6_9(16);


r_L5_0(17)<= r_L6_0(17);
r_L5_1(17)<= r_L6_1(17);
r_L5_2(17)<= r_L6_2(17);
r_L5_3(17)<= r_L6_3(17);
r_L5_4(17)<= r_L6_4(17);
r_L5_5(17)<= r_L6_5(17);
r_L5_6(17)<= r_L6_6(17);
r_L5_7(17)<= r_L6_7(17);
r_L5_8(17)<= r_L6_8(17);
r_L5_8(17)<= r_L6_9(17);


r_L5_0(18)<= r_L6_0(18);
r_L5_1(18)<= r_L6_1(18);
r_L5_2(18)<= r_L6_2(18);
r_L5_3(18)<= r_L6_3(18);
r_L5_4(18)<= r_L6_4(18);
r_L5_5(18)<= r_L6_5(18);
r_L5_6(18)<= r_L6_6(18);
r_L5_7(18)<= r_L6_7(18);
r_L5_8(18)<= r_L6_8(18);
r_L5_9(18)<= r_L6_9(18);
r_L5_9(18)<= r_L6_10(18);


r_L5_0(19)<= r_L6_0(19);
r_L5_1(19)<= r_L6_1(19);
r_L5_2(19)<= r_L6_2(19);
r_L5_3(19)<= r_L6_3(19);
r_L5_4(19)<= r_L6_4(19);
r_L5_5(19)<= r_L6_5(19);
r_L5_6(19)<= r_L6_6(19);
r_L5_7(19)<= r_L6_7(19);
r_L5_8(19)<= r_L6_8(19);
r_L5_9(19)<= r_L6_9(19);
r_L5_9(19)<= r_L6_10(19);


r_L5_0(20)<= r_L6_0(20);
r_L5_1(20)<= r_L6_1(20);
r_L5_2(20)<= r_L6_2(20);
r_L5_3(20)<= r_L6_3(20);
r_L5_4(20)<= r_L6_4(20);
r_L5_5(20)<= r_L6_5(20);
r_L5_6(20)<= r_L6_6(20);
r_L5_7(20)<= r_L6_7(20);
r_L5_8(20)<= r_L6_8(20);
r_L5_9(20)<= r_L6_9(20);
r_L5_10(20)<= r_L6_10(20);
r_L5_10(20)<= r_L6_11(20);


r_L5_0(21)<= r_L6_0(21);
r_L5_1(21)<= r_L6_1(21);
r_L5_2(21)<= r_L6_2(21);
r_L5_3(21)<= r_L6_3(21);
r_L5_4(21)<= r_L6_4(21);
r_L5_5(21)<= r_L6_5(21);
r_L5_6(21)<= r_L6_6(21);
r_L5_7(21)<= r_L6_7(21);
r_L5_8(21)<= r_L6_8(21);
r_L5_9(21)<= r_L6_9(21);
r_L5_10(21)<= r_L6_10(21);
r_L5_10(21)<= r_L6_11(21);


r_L5_0(22)<= r_L6_0(22);
r_L5_1(22)<= r_L6_1(22);
r_L5_2(22)<= r_L6_2(22);
r_L5_3(22)<= r_L6_3(22);
r_L5_4(22)<= r_L6_4(22);
r_L5_5(22)<= r_L6_5(22);
r_L5_6(22)<= r_L6_6(22);
r_L5_7(22)<= r_L6_7(22);
r_L5_8(22)<= r_L6_8(22);
r_L5_9(22)<= r_L6_9(22);
r_L5_10(22)<= r_L6_10(22);
r_L5_11(22)<= r_L6_11(22);
r_L5_11(22)<= r_L6_12(22);


r_L5_0(23)<= r_L6_0(23);
r_L5_1(23)<= r_L6_1(23);
r_L5_2(23)<= r_L6_2(23);
r_L5_3(23)<= r_L6_3(23);
r_L5_4(23)<= r_L6_4(23);
r_L5_5(23)<= r_L6_5(23);
r_L5_6(23)<= r_L6_6(23);
r_L5_7(23)<= r_L6_7(23);
r_L5_8(23)<= r_L6_8(23);
r_L5_9(23)<= r_L6_9(23);
r_L5_10(23)<= r_L6_10(23);
r_L5_11(23)<= r_L6_11(23);
r_L5_11(23)<= r_L6_12(23);


HA_L5_24: half_adder port map(r_L6_0(24), r_L6_0(24), r_L5_0(24), r_L5_0(25));
r_L5_1(24)<= r_L6_2(24);
r_L5_2(24)<= r_L6_3(24);
r_L5_3(24)<= r_L6_4(24);
r_L5_4(24)<= r_L6_5(24);
r_L5_5(24)<= r_L6_6(24);
r_L5_6(24)<= r_L6_7(24);
r_L5_7(24)<= r_L6_8(24);
r_L5_8(24)<= r_L6_9(24);
r_L5_9(24)<= r_L6_10(24);
r_L5_10(24)<= r_L6_11(24);
r_L5_11(24)<= r_L6_12(24);


FH_L5_25_1: full_adder port map(r_L6_0(25), r_L6_1(25), r_L6_2(25), r_L5_1(25), r_L5_0(26));
r_L5_2(25)<= r_L6_4(25);
r_L5_3(25)<= r_L6_5(25);
r_L5_4(25)<= r_L6_6(25);
r_L5_5(25)<= r_L6_7(25);
r_L5_6(25)<= r_L6_8(25);
r_L5_7(25)<= r_L6_9(25);
r_L5_8(25)<= r_L6_10(25);
r_L5_9(25)<= r_L6_11(25);
r_L5_10(25)<= r_L6_12(25);


FH_L5_26_1: full_adder port map(r_L6_0(26), r_L6_1(26), r_L6_2(26), r_L5_1(26), r_L5_0(27));
HA_L5_26: half_adder port map(r_L6_3(26), r_L6_3(26), r_L5_2(26), r_L5_1(27));
r_L5_3(26)<= r_L6_6(26);
r_L5_4(26)<= r_L6_7(26);
r_L5_5(26)<= r_L6_8(26);
r_L5_6(26)<= r_L6_9(26);
r_L5_7(26)<= r_L6_10(26);
r_L5_8(26)<= r_L6_11(26);
r_L5_9(26)<= r_L6_12(26);


FH_L5_27_1: full_adder port map(r_L6_0(27), r_L6_1(27), r_L6_2(27), r_L5_2(27), r_L5_0(28));
FH_L5_27_2: full_adder port map(r_L6_3(27), r_L6_4(27), r_L6_5(27), r_L5_3(27), r_L5_1(28));
r_L5_4(27)<= r_L6_8(27);
r_L5_5(27)<= r_L6_9(27);
r_L5_6(27)<= r_L6_10(27);
r_L5_7(27)<= r_L6_11(27);
r_L5_8(27)<= r_L6_12(27);


FH_L5_28_1: full_adder port map(r_L6_0(28), r_L6_1(28), r_L6_2(28), r_L5_2(28), r_L5_0(29));
FH_L5_28_2: full_adder port map(r_L6_3(28), r_L6_4(28), r_L6_5(28), r_L5_3(28), r_L5_1(29));
HA_L5_28: half_adder port map(r_L6_6(28), r_L6_6(28), r_L5_4(28), r_L5_2(29));
r_L5_5(28)<= r_L6_10(28);
r_L5_6(28)<= r_L6_11(28);
r_L5_7(28)<= r_L6_12(28);


FH_L5_29_1: full_adder port map(r_L6_0(29), r_L6_1(29), r_L6_2(29), r_L5_3(29), r_L5_0(30));
FH_L5_29_2: full_adder port map(r_L6_3(29), r_L6_4(29), r_L6_5(29), r_L5_4(29), r_L5_1(30));
FH_L5_29_3: full_adder port map(r_L6_6(29), r_L6_7(29), r_L6_8(29), r_L5_5(29), r_L5_2(30));
r_L5_6(29)<= r_L6_12(29);


FH_L5_30_1: full_adder port map(r_L6_0(30), r_L6_1(30), r_L6_2(30), r_L5_3(30), r_L5_0(31));
FH_L5_30_2: full_adder port map(r_L6_3(30), r_L6_4(30), r_L6_5(30), r_L5_4(30), r_L5_1(31));
FH_L5_30_3: full_adder port map(r_L6_6(30), r_L6_7(30), r_L6_8(30), r_L5_5(30), r_L5_2(31));
r_L5_6(30)<= r_L6_12(30);


FH_L5_31_1: full_adder port map(r_L6_0(31), r_L6_1(31), r_L6_2(31), r_L5_3(31), r_L5_0(32));
FH_L5_31_2: full_adder port map(r_L6_3(31), r_L6_4(31), r_L6_5(31), r_L5_4(31), r_L5_1(32));
FH_L5_31_3: full_adder port map(r_L6_6(31), r_L6_7(31), r_L6_8(31), r_L5_5(31), r_L5_2(32));
r_L5_6(31)<= r_L6_12(31);


FH_L5_32_1: full_adder port map(r_L6_0(32), r_L6_1(32), r_L6_2(32), r_L5_3(32), r_L5_0(33));
FH_L5_32_2: full_adder port map(r_L6_3(32), r_L6_4(32), r_L6_5(32), r_L5_4(32), r_L5_1(33));
FH_L5_32_3: full_adder port map(r_L6_6(32), r_L6_7(32), r_L6_8(32), r_L5_5(32), r_L5_2(33));
r_L5_6(32)<= r_L6_12(32);


FH_L5_33_1: full_adder port map(r_L6_0(33), r_L6_1(33), r_L6_2(33), r_L5_3(33), r_L5_0(34));
FH_L5_33_2: full_adder port map(r_L6_3(33), r_L6_4(33), r_L6_5(33), r_L5_4(33), r_L5_1(34));
FH_L5_33_3: full_adder port map(r_L6_6(33), r_L6_7(33), r_L6_8(33), r_L5_5(33), r_L5_2(34));
r_L5_6(33)<= r_L6_12(33);


FH_L5_34_1: full_adder port map(r_L6_0(34), r_L6_1(34), r_L6_2(34), r_L5_3(34), r_L5_0(35));
FH_L5_34_2: full_adder port map(r_L6_3(34), r_L6_4(34), r_L6_5(34), r_L5_4(34), r_L5_1(35));
FH_L5_34_3: full_adder port map(r_L6_6(34), r_L6_7(34), r_L6_8(34), r_L5_5(34), r_L5_2(35));
r_L5_6(34)<= r_L6_12(34);


FH_L5_35_1: full_adder port map(r_L6_0(35), r_L6_1(35), r_L6_2(35), r_L5_3(35), r_L5_0(36));
FH_L5_35_2: full_adder port map(r_L6_3(35), r_L6_4(35), r_L6_5(35), r_L5_4(35), r_L5_1(36));
FH_L5_35_3: full_adder port map(r_L6_6(35), r_L6_7(35), r_L6_8(35), r_L5_5(35), r_L5_2(36));
r_L5_6(35)<= r_L6_12(35);


FH_L5_36_1: full_adder port map(r_L6_0(36), r_L6_1(36), r_L6_2(36), r_L5_3(36), r_L5_0(37));
FH_L5_36_2: full_adder port map(r_L6_3(36), r_L6_4(36), r_L6_5(36), r_L5_4(36), r_L5_1(37));
HA_L5_36: half_adder port map(r_L6_6(36), r_L6_6(36), r_L5_5(36), r_L5_2(37));
r_L5_6(36)<= r_L6_11(36);
r_L5_7(36)<= r_L6_12(36);


FH_L5_37_1: full_adder port map(r_L6_0(37), r_L6_1(37), r_L6_2(37), r_L5_3(37), r_L5_0(38));
FH_L5_37_2: full_adder port map(r_L6_3(37), r_L6_4(37), r_L6_5(37), r_L5_4(37), r_L5_1(38));
r_L5_5(37)<= r_L6_9(37);
r_L5_6(37)<= r_L6_10(37);
r_L5_7(37)<= r_L6_11(37);
r_L5_8(37)<= r_L6_12(37);


FH_L5_38_1: full_adder port map(r_L6_0(38), r_L6_1(38), r_L6_2(38), r_L5_2(38), r_L5_0(39));
HA_L5_38: half_adder port map(r_L6_3(38), r_L6_3(38), r_L5_3(38), r_L5_1(39));
r_L5_4(38)<= r_L6_7(38);
r_L5_5(38)<= r_L6_8(38);
r_L5_6(38)<= r_L6_9(38);
r_L5_7(38)<= r_L6_10(38);
r_L5_8(38)<= r_L6_11(38);
r_L5_9(38)<= r_L6_12(38);


FH_L5_39_1: full_adder port map(r_L6_0(39), r_L6_1(39), r_L6_2(39), r_L5_2(39), r_L5_0(40));
r_L5_3(39)<= r_L6_5(39);
r_L5_4(39)<= r_L6_6(39);
r_L5_5(39)<= r_L6_7(39);
r_L5_6(39)<= r_L6_8(39);
r_L5_7(39)<= r_L6_9(39);
r_L5_8(39)<= r_L6_10(39);
r_L5_9(39)<= r_L6_11(39);
r_L5_10(39)<= r_L6_12(39);


HA_L5_40: half_adder port map(r_L6_0(40), r_L6_0(40), r_L5_1(40), r_L5_0(41));
r_L5_2(40)<= r_L6_3(40);
r_L5_3(40)<= r_L6_4(40);
r_L5_4(40)<= r_L6_5(40);
r_L5_5(40)<= r_L6_6(40);
r_L5_6(40)<= r_L6_7(40);
r_L5_7(40)<= r_L6_8(40);
r_L5_8(40)<= r_L6_9(40);
r_L5_9(40)<= r_L6_10(40);
r_L5_10(40)<= r_L6_11(40);
r_L5_11(40)<= r_L6_12(40);


r_L5_1(41)<= r_L6_1(41);
r_L5_2(41)<= r_L6_2(41);
r_L5_3(41)<= r_L6_3(41);
r_L5_4(41)<= r_L6_4(41);
r_L5_5(41)<= r_L6_5(41);
r_L5_6(41)<= r_L6_6(41);
r_L5_7(41)<= r_L6_7(41);
r_L5_8(41)<= r_L6_8(41);
r_L5_9(41)<= r_L6_9(41);
r_L5_10(41)<= r_L6_10(41);
r_L5_11(41)<= r_L6_11(41);
r_L5_11(41)<= r_L6_12(41);


r_L5_0(42)<= r_L6_0(42);
r_L5_1(42)<= r_L6_1(42);
r_L5_2(42)<= r_L6_2(42);
r_L5_3(42)<= r_L6_3(42);
r_L5_4(42)<= r_L6_4(42);
r_L5_5(42)<= r_L6_5(42);
r_L5_6(42)<= r_L6_6(42);
r_L5_7(42)<= r_L6_7(42);
r_L5_8(42)<= r_L6_8(42);
r_L5_9(42)<= r_L6_9(42);
r_L5_10(42)<= r_L6_10(42);
r_L5_10(42)<= r_L6_11(42);


r_L5_0(43)<= r_L6_0(43);
r_L5_1(43)<= r_L6_1(43);
r_L5_2(43)<= r_L6_2(43);
r_L5_3(43)<= r_L6_3(43);
r_L5_4(43)<= r_L6_4(43);
r_L5_5(43)<= r_L6_5(43);
r_L5_6(43)<= r_L6_6(43);
r_L5_7(43)<= r_L6_7(43);
r_L5_8(43)<= r_L6_8(43);
r_L5_9(43)<= r_L6_9(43);
r_L5_9(43)<= r_L6_10(43);


r_L5_0(44)<= r_L6_0(44);
r_L5_1(44)<= r_L6_1(44);
r_L5_2(44)<= r_L6_2(44);
r_L5_3(44)<= r_L6_3(44);
r_L5_4(44)<= r_L6_4(44);
r_L5_5(44)<= r_L6_5(44);
r_L5_6(44)<= r_L6_6(44);
r_L5_7(44)<= r_L6_7(44);
r_L5_8(44)<= r_L6_8(44);
r_L5_9(44)<= r_L6_9(44);
r_L5_9(44)<= r_L6_10(44);


r_L5_0(45)<= r_L6_0(45);
r_L5_1(45)<= r_L6_1(45);
r_L5_2(45)<= r_L6_2(45);
r_L5_3(45)<= r_L6_3(45);
r_L5_4(45)<= r_L6_4(45);
r_L5_5(45)<= r_L6_5(45);
r_L5_6(45)<= r_L6_6(45);
r_L5_7(45)<= r_L6_7(45);
r_L5_8(45)<= r_L6_8(45);
r_L5_8(45)<= r_L6_9(45);


r_L5_0(46)<= r_L6_0(46);
r_L5_1(46)<= r_L6_1(46);
r_L5_2(46)<= r_L6_2(46);
r_L5_3(46)<= r_L6_3(46);
r_L5_4(46)<= r_L6_4(46);
r_L5_5(46)<= r_L6_5(46);
r_L5_6(46)<= r_L6_6(46);
r_L5_7(46)<= r_L6_7(46);
r_L5_8(46)<= r_L6_8(46);
r_L5_8(46)<= r_L6_9(46);


r_L5_0(47)<= r_L6_0(47);
r_L5_1(47)<= r_L6_1(47);
r_L5_2(47)<= r_L6_2(47);
r_L5_3(47)<= r_L6_3(47);
r_L5_4(47)<= r_L6_4(47);
r_L5_5(47)<= r_L6_5(47);
r_L5_6(47)<= r_L6_6(47);
r_L5_7(47)<= r_L6_7(47);
r_L5_7(47)<= r_L6_8(47);


r_L5_0(48)<= r_L6_0(48);
r_L5_1(48)<= r_L6_1(48);
r_L5_2(48)<= r_L6_2(48);
r_L5_3(48)<= r_L6_3(48);
r_L5_4(48)<= r_L6_4(48);
r_L5_5(48)<= r_L6_5(48);
r_L5_6(48)<= r_L6_6(48);
r_L5_7(48)<= r_L6_7(48);
r_L5_7(48)<= r_L6_8(48);


r_L5_0(49)<= r_L6_0(49);
r_L5_1(49)<= r_L6_1(49);
r_L5_2(49)<= r_L6_2(49);
r_L5_3(49)<= r_L6_3(49);
r_L5_4(49)<= r_L6_4(49);
r_L5_5(49)<= r_L6_5(49);
r_L5_6(49)<= r_L6_6(49);
r_L5_6(49)<= r_L6_7(49);


r_L5_0(50)<= r_L6_0(50);
r_L5_1(50)<= r_L6_1(50);
r_L5_2(50)<= r_L6_2(50);
r_L5_3(50)<= r_L6_3(50);
r_L5_4(50)<= r_L6_4(50);
r_L5_5(50)<= r_L6_5(50);
r_L5_6(50)<= r_L6_6(50);
r_L5_6(50)<= r_L6_7(50);


r_L5_0(51)<= r_L6_0(51);
r_L5_1(51)<= r_L6_1(51);
r_L5_2(51)<= r_L6_2(51);
r_L5_3(51)<= r_L6_3(51);
r_L5_4(51)<= r_L6_4(51);
r_L5_5(51)<= r_L6_5(51);
r_L5_5(51)<= r_L6_6(51);


r_L5_0(52)<= r_L6_0(52);
r_L5_1(52)<= r_L6_1(52);
r_L5_2(52)<= r_L6_2(52);
r_L5_3(52)<= r_L6_3(52);
r_L5_4(52)<= r_L6_4(52);
r_L5_5(52)<= r_L6_5(52);
r_L5_5(52)<= r_L6_6(52);


r_L5_0(53)<= r_L6_0(53);
r_L5_1(53)<= r_L6_1(53);
r_L5_2(53)<= r_L6_2(53);
r_L5_3(53)<= r_L6_3(53);
r_L5_4(53)<= r_L6_4(53);
r_L5_4(53)<= r_L6_5(53);


r_L5_0(54)<= r_L6_0(54);
r_L5_1(54)<= r_L6_1(54);
r_L5_2(54)<= r_L6_2(54);
r_L5_3(54)<= r_L6_3(54);
r_L5_4(54)<= r_L6_4(54);
r_L5_4(54)<= r_L6_5(54);


r_L5_0(55)<= r_L6_0(55);
r_L5_1(55)<= r_L6_1(55);
r_L5_2(55)<= r_L6_2(55);
r_L5_3(55)<= r_L6_3(55);
r_L5_3(55)<= r_L6_4(55);


r_L5_0(56)<= r_L6_0(56);
r_L5_1(56)<= r_L6_1(56);
r_L5_2(56)<= r_L6_2(56);
r_L5_3(56)<= r_L6_3(56);
r_L5_3(56)<= r_L6_4(56);


r_L5_0(57)<= r_L6_0(57);
r_L5_1(57)<= r_L6_1(57);
r_L5_2(57)<= r_L6_2(57);
r_L5_2(57)<= r_L6_3(57);


r_L5_0(58)<= r_L6_0(58);
r_L5_1(58)<= r_L6_1(58);
r_L5_2(58)<= r_L6_2(58);
r_L5_2(58)<= r_L6_3(58);


r_L5_0(59)<= r_L6_0(59);
r_L5_1(59)<= r_L6_1(59);
r_L5_1(59)<= r_L6_2(59);


r_L5_0(60)<= r_L6_0(60);
r_L5_1(60)<= r_L6_1(60);
r_L5_1(60)<= r_L6_2(60);


r_L5_0(61)<= r_L6_0(61);
r_L5_0(61)<= r_L6_1(61);


r_L5_0(62)<= r_L6_0(62);
r_L5_0(62)<= r_L6_1(62);


r_L5_0(63)<= r_L6_0(63);




--STEP L4	d =9:
r_L4_0(0)<= r_L5_0(0);
r_L4_0(0)<= r_L5_1(0);


r_L4_0(1)<= r_L5_0(1);
r_L4_0(1)<= r_L5_1(1);


r_L4_0(2)<= r_L5_0(2);
r_L4_1(2)<= r_L5_1(2);
r_L4_1(2)<= r_L5_2(2);


r_L4_0(3)<= r_L5_0(3);
r_L4_1(3)<= r_L5_1(3);
r_L4_1(3)<= r_L5_2(3);


r_L4_0(4)<= r_L5_0(4);
r_L4_1(4)<= r_L5_1(4);
r_L4_2(4)<= r_L5_2(4);
r_L4_2(4)<= r_L5_3(4);


r_L4_0(5)<= r_L5_0(5);
r_L4_1(5)<= r_L5_1(5);
r_L4_2(5)<= r_L5_2(5);
r_L4_2(5)<= r_L5_3(5);


r_L4_0(6)<= r_L5_0(6);
r_L4_1(6)<= r_L5_1(6);
r_L4_2(6)<= r_L5_2(6);
r_L4_3(6)<= r_L5_3(6);
r_L4_3(6)<= r_L5_4(6);


r_L4_0(7)<= r_L5_0(7);
r_L4_1(7)<= r_L5_1(7);
r_L4_2(7)<= r_L5_2(7);
r_L4_3(7)<= r_L5_3(7);
r_L4_3(7)<= r_L5_4(7);


r_L4_0(8)<= r_L5_0(8);
r_L4_1(8)<= r_L5_1(8);
r_L4_2(8)<= r_L5_2(8);
r_L4_3(8)<= r_L5_3(8);
r_L4_4(8)<= r_L5_4(8);
r_L4_4(8)<= r_L5_5(8);


r_L4_0(9)<= r_L5_0(9);
r_L4_1(9)<= r_L5_1(9);
r_L4_2(9)<= r_L5_2(9);
r_L4_3(9)<= r_L5_3(9);
r_L4_4(9)<= r_L5_4(9);
r_L4_4(9)<= r_L5_5(9);


r_L4_0(10)<= r_L5_0(10);
r_L4_1(10)<= r_L5_1(10);
r_L4_2(10)<= r_L5_2(10);
r_L4_3(10)<= r_L5_3(10);
r_L4_4(10)<= r_L5_4(10);
r_L4_5(10)<= r_L5_5(10);
r_L4_5(10)<= r_L5_6(10);


r_L4_0(11)<= r_L5_0(11);
r_L4_1(11)<= r_L5_1(11);
r_L4_2(11)<= r_L5_2(11);
r_L4_3(11)<= r_L5_3(11);
r_L4_4(11)<= r_L5_4(11);
r_L4_5(11)<= r_L5_5(11);
r_L4_5(11)<= r_L5_6(11);


r_L4_0(12)<= r_L5_0(12);
r_L4_1(12)<= r_L5_1(12);
r_L4_2(12)<= r_L5_2(12);
r_L4_3(12)<= r_L5_3(12);
r_L4_4(12)<= r_L5_4(12);
r_L4_5(12)<= r_L5_5(12);
r_L4_6(12)<= r_L5_6(12);
r_L4_6(12)<= r_L5_7(12);


r_L4_0(13)<= r_L5_0(13);
r_L4_1(13)<= r_L5_1(13);
r_L4_2(13)<= r_L5_2(13);
r_L4_3(13)<= r_L5_3(13);
r_L4_4(13)<= r_L5_4(13);
r_L4_5(13)<= r_L5_5(13);
r_L4_6(13)<= r_L5_6(13);
r_L4_6(13)<= r_L5_7(13);


r_L4_0(14)<= r_L5_0(14);
r_L4_1(14)<= r_L5_1(14);
r_L4_2(14)<= r_L5_2(14);
r_L4_3(14)<= r_L5_3(14);
r_L4_4(14)<= r_L5_4(14);
r_L4_5(14)<= r_L5_5(14);
r_L4_6(14)<= r_L5_6(14);
r_L4_7(14)<= r_L5_7(14);
r_L4_7(14)<= r_L5_8(14);


r_L4_0(15)<= r_L5_0(15);
r_L4_1(15)<= r_L5_1(15);
r_L4_2(15)<= r_L5_2(15);
r_L4_3(15)<= r_L5_3(15);
r_L4_4(15)<= r_L5_4(15);
r_L4_5(15)<= r_L5_5(15);
r_L4_6(15)<= r_L5_6(15);
r_L4_7(15)<= r_L5_7(15);
r_L4_7(15)<= r_L5_8(15);


HA_L4_16: half_adder port map(r_L5_0(16), r_L5_0(16), r_L4_0(16), r_L4_0(17));
r_L4_1(16)<= r_L5_2(16);
r_L4_2(16)<= r_L5_3(16);
r_L4_3(16)<= r_L5_4(16);
r_L4_4(16)<= r_L5_5(16);
r_L4_5(16)<= r_L5_6(16);
r_L4_6(16)<= r_L5_7(16);
r_L4_7(16)<= r_L5_8(16);


FH_L4_17_1: full_adder port map(r_L5_0(17), r_L5_1(17), r_L5_2(17), r_L4_1(17), r_L4_0(18));
r_L4_2(17)<= r_L5_4(17);
r_L4_3(17)<= r_L5_5(17);
r_L4_4(17)<= r_L5_6(17);
r_L4_5(17)<= r_L5_7(17);
r_L4_6(17)<= r_L5_8(17);


FH_L4_18_1: full_adder port map(r_L5_0(18), r_L5_1(18), r_L5_2(18), r_L4_1(18), r_L4_0(19));
HA_L4_18: half_adder port map(r_L5_3(18), r_L5_3(18), r_L4_2(18), r_L4_1(19));
r_L4_3(18)<= r_L5_6(18);
r_L4_4(18)<= r_L5_7(18);
r_L4_5(18)<= r_L5_8(18);


FH_L4_19_1: full_adder port map(r_L5_0(19), r_L5_1(19), r_L5_2(19), r_L4_2(19), r_L4_0(20));
FH_L4_19_2: full_adder port map(r_L5_3(19), r_L5_4(19), r_L5_5(19), r_L4_3(19), r_L4_1(20));
r_L4_4(19)<= r_L5_8(19);


FH_L4_20_1: full_adder port map(r_L5_0(20), r_L5_1(20), r_L5_2(20), r_L4_2(20), r_L4_0(21));
FH_L4_20_2: full_adder port map(r_L5_3(20), r_L5_4(20), r_L5_5(20), r_L4_3(20), r_L4_1(21));
HA_L4_20: half_adder port map(r_L5_6(20), r_L5_6(20), r_L4_4(20), r_L4_2(21));


FH_L4_21_1: full_adder port map(r_L5_0(21), r_L5_1(21), r_L5_2(21), r_L4_3(21), r_L4_0(22));
FH_L4_21_2: full_adder port map(r_L5_3(21), r_L5_4(21), r_L5_5(21), r_L4_4(21), r_L4_1(22));
FH_L4_21_3: full_adder port map(r_L5_6(21), r_L5_7(21), r_L5_8(21), r_L4_5(21), r_L4_2(22));


FH_L4_22_1: full_adder port map(r_L5_0(22), r_L5_1(22), r_L5_2(22), r_L4_3(22), r_L4_0(23));
FH_L4_22_2: full_adder port map(r_L5_3(22), r_L5_4(22), r_L5_5(22), r_L4_4(22), r_L4_1(23));
FH_L4_22_3: full_adder port map(r_L5_6(22), r_L5_7(22), r_L5_8(22), r_L4_5(22), r_L4_2(23));
HA_L4_22: half_adder port map(r_L5_9(22), r_L5_9(22), r_L4_6(22), r_L4_3(23));


FH_L4_23_1: full_adder port map(r_L5_0(23), r_L5_1(23), r_L5_2(23), r_L4_4(23), r_L4_0(24));
FH_L4_23_2: full_adder port map(r_L5_3(23), r_L5_4(23), r_L5_5(23), r_L4_5(23), r_L4_1(24));
FH_L4_23_3: full_adder port map(r_L5_6(23), r_L5_7(23), r_L5_8(23), r_L4_6(23), r_L4_2(24));
FH_L4_23_4: full_adder port map(r_L5_9(23), r_L5_10(23), r_L5_11(23), r_L4_7(23), r_L4_3(24));


FH_L4_24_1: full_adder port map(r_L5_0(24), r_L5_1(24), r_L5_2(24), r_L4_4(24), r_L4_0(25));
FH_L4_24_2: full_adder port map(r_L5_3(24), r_L5_4(24), r_L5_5(24), r_L4_5(24), r_L4_1(25));
FH_L4_24_3: full_adder port map(r_L5_6(24), r_L5_7(24), r_L5_8(24), r_L4_6(24), r_L4_2(25));
FH_L4_24_4: full_adder port map(r_L5_9(24), r_L5_10(24), r_L5_11(24), r_L4_7(24), r_L4_3(25));


FH_L4_25_1: full_adder port map(r_L5_0(25), r_L5_1(25), r_L5_2(25), r_L4_4(25), r_L4_0(26));
FH_L4_25_2: full_adder port map(r_L5_3(25), r_L5_4(25), r_L5_5(25), r_L4_5(25), r_L4_1(26));
FH_L4_25_3: full_adder port map(r_L5_6(25), r_L5_7(25), r_L5_8(25), r_L4_6(25), r_L4_2(26));
FH_L4_25_4: full_adder port map(r_L5_9(25), r_L5_10(25), r_L5_11(25), r_L4_7(25), r_L4_3(26));


FH_L4_26_1: full_adder port map(r_L5_0(26), r_L5_1(26), r_L5_2(26), r_L4_4(26), r_L4_0(27));
FH_L4_26_2: full_adder port map(r_L5_3(26), r_L5_4(26), r_L5_5(26), r_L4_5(26), r_L4_1(27));
FH_L4_26_3: full_adder port map(r_L5_6(26), r_L5_7(26), r_L5_8(26), r_L4_6(26), r_L4_2(27));
FH_L4_26_4: full_adder port map(r_L5_9(26), r_L5_10(26), r_L5_11(26), r_L4_7(26), r_L4_3(27));


FH_L4_27_1: full_adder port map(r_L5_0(27), r_L5_1(27), r_L5_2(27), r_L4_4(27), r_L4_0(28));
FH_L4_27_2: full_adder port map(r_L5_3(27), r_L5_4(27), r_L5_5(27), r_L4_5(27), r_L4_1(28));
FH_L4_27_3: full_adder port map(r_L5_6(27), r_L5_7(27), r_L5_8(27), r_L4_6(27), r_L4_2(28));
FH_L4_27_4: full_adder port map(r_L5_9(27), r_L5_10(27), r_L5_11(27), r_L4_7(27), r_L4_3(28));


FH_L4_28_1: full_adder port map(r_L5_0(28), r_L5_1(28), r_L5_2(28), r_L4_4(28), r_L4_0(29));
FH_L4_28_2: full_adder port map(r_L5_3(28), r_L5_4(28), r_L5_5(28), r_L4_5(28), r_L4_1(29));
FH_L4_28_3: full_adder port map(r_L5_6(28), r_L5_7(28), r_L5_8(28), r_L4_6(28), r_L4_2(29));
FH_L4_28_4: full_adder port map(r_L5_9(28), r_L5_10(28), r_L5_11(28), r_L4_7(28), r_L4_3(29));


FH_L4_29_1: full_adder port map(r_L5_0(29), r_L5_1(29), r_L5_2(29), r_L4_4(29), r_L4_0(30));
FH_L4_29_2: full_adder port map(r_L5_3(29), r_L5_4(29), r_L5_5(29), r_L4_5(29), r_L4_1(30));
FH_L4_29_3: full_adder port map(r_L5_6(29), r_L5_7(29), r_L5_8(29), r_L4_6(29), r_L4_2(30));
FH_L4_29_4: full_adder port map(r_L5_9(29), r_L5_10(29), r_L5_11(29), r_L4_7(29), r_L4_3(30));


FH_L4_30_1: full_adder port map(r_L5_0(30), r_L5_1(30), r_L5_2(30), r_L4_4(30), r_L4_0(31));
FH_L4_30_2: full_adder port map(r_L5_3(30), r_L5_4(30), r_L5_5(30), r_L4_5(30), r_L4_1(31));
FH_L4_30_3: full_adder port map(r_L5_6(30), r_L5_7(30), r_L5_8(30), r_L4_6(30), r_L4_2(31));
FH_L4_30_4: full_adder port map(r_L5_9(30), r_L5_10(30), r_L5_11(30), r_L4_7(30), r_L4_3(31));


FH_L4_31_1: full_adder port map(r_L5_0(31), r_L5_1(31), r_L5_2(31), r_L4_4(31), r_L4_0(32));
FH_L4_31_2: full_adder port map(r_L5_3(31), r_L5_4(31), r_L5_5(31), r_L4_5(31), r_L4_1(32));
FH_L4_31_3: full_adder port map(r_L5_6(31), r_L5_7(31), r_L5_8(31), r_L4_6(31), r_L4_2(32));
FH_L4_31_4: full_adder port map(r_L5_9(31), r_L5_10(31), r_L5_11(31), r_L4_7(31), r_L4_3(32));


FH_L4_32_1: full_adder port map(r_L5_0(32), r_L5_1(32), r_L5_2(32), r_L4_4(32), r_L4_0(33));
FH_L4_32_2: full_adder port map(r_L5_3(32), r_L5_4(32), r_L5_5(32), r_L4_5(32), r_L4_1(33));
FH_L4_32_3: full_adder port map(r_L5_6(32), r_L5_7(32), r_L5_8(32), r_L4_6(32), r_L4_2(33));
FH_L4_32_4: full_adder port map(r_L5_9(32), r_L5_10(32), r_L5_11(32), r_L4_7(32), r_L4_3(33));


FH_L4_33_1: full_adder port map(r_L5_0(33), r_L5_1(33), r_L5_2(33), r_L4_4(33), r_L4_0(34));
FH_L4_33_2: full_adder port map(r_L5_3(33), r_L5_4(33), r_L5_5(33), r_L4_5(33), r_L4_1(34));
FH_L4_33_3: full_adder port map(r_L5_6(33), r_L5_7(33), r_L5_8(33), r_L4_6(33), r_L4_2(34));
FH_L4_33_4: full_adder port map(r_L5_9(33), r_L5_10(33), r_L5_11(33), r_L4_7(33), r_L4_3(34));


FH_L4_34_1: full_adder port map(r_L5_0(34), r_L5_1(34), r_L5_2(34), r_L4_4(34), r_L4_0(35));
FH_L4_34_2: full_adder port map(r_L5_3(34), r_L5_4(34), r_L5_5(34), r_L4_5(34), r_L4_1(35));
FH_L4_34_3: full_adder port map(r_L5_6(34), r_L5_7(34), r_L5_8(34), r_L4_6(34), r_L4_2(35));
FH_L4_34_4: full_adder port map(r_L5_9(34), r_L5_10(34), r_L5_11(34), r_L4_7(34), r_L4_3(35));


FH_L4_35_1: full_adder port map(r_L5_0(35), r_L5_1(35), r_L5_2(35), r_L4_4(35), r_L4_0(36));
FH_L4_35_2: full_adder port map(r_L5_3(35), r_L5_4(35), r_L5_5(35), r_L4_5(35), r_L4_1(36));
FH_L4_35_3: full_adder port map(r_L5_6(35), r_L5_7(35), r_L5_8(35), r_L4_6(35), r_L4_2(36));
FH_L4_35_4: full_adder port map(r_L5_9(35), r_L5_10(35), r_L5_11(35), r_L4_7(35), r_L4_3(36));


FH_L4_36_1: full_adder port map(r_L5_0(36), r_L5_1(36), r_L5_2(36), r_L4_4(36), r_L4_0(37));
FH_L4_36_2: full_adder port map(r_L5_3(36), r_L5_4(36), r_L5_5(36), r_L4_5(36), r_L4_1(37));
FH_L4_36_3: full_adder port map(r_L5_6(36), r_L5_7(36), r_L5_8(36), r_L4_6(36), r_L4_2(37));
FH_L4_36_4: full_adder port map(r_L5_9(36), r_L5_10(36), r_L5_11(36), r_L4_7(36), r_L4_3(37));


FH_L4_37_1: full_adder port map(r_L5_0(37), r_L5_1(37), r_L5_2(37), r_L4_4(37), r_L4_0(38));
FH_L4_37_2: full_adder port map(r_L5_3(37), r_L5_4(37), r_L5_5(37), r_L4_5(37), r_L4_1(38));
FH_L4_37_3: full_adder port map(r_L5_6(37), r_L5_7(37), r_L5_8(37), r_L4_6(37), r_L4_2(38));
FH_L4_37_4: full_adder port map(r_L5_9(37), r_L5_10(37), r_L5_11(37), r_L4_7(37), r_L4_3(38));


FH_L4_38_1: full_adder port map(r_L5_0(38), r_L5_1(38), r_L5_2(38), r_L4_4(38), r_L4_0(39));
FH_L4_38_2: full_adder port map(r_L5_3(38), r_L5_4(38), r_L5_5(38), r_L4_5(38), r_L4_1(39));
FH_L4_38_3: full_adder port map(r_L5_6(38), r_L5_7(38), r_L5_8(38), r_L4_6(38), r_L4_2(39));
FH_L4_38_4: full_adder port map(r_L5_9(38), r_L5_10(38), r_L5_11(38), r_L4_7(38), r_L4_3(39));


FH_L4_39_1: full_adder port map(r_L5_0(39), r_L5_1(39), r_L5_2(39), r_L4_4(39), r_L4_0(40));
FH_L4_39_2: full_adder port map(r_L5_3(39), r_L5_4(39), r_L5_5(39), r_L4_5(39), r_L4_1(40));
FH_L4_39_3: full_adder port map(r_L5_6(39), r_L5_7(39), r_L5_8(39), r_L4_6(39), r_L4_2(40));
FH_L4_39_4: full_adder port map(r_L5_9(39), r_L5_10(39), r_L5_11(39), r_L4_7(39), r_L4_3(40));


FH_L4_40_1: full_adder port map(r_L5_0(40), r_L5_1(40), r_L5_2(40), r_L4_4(40), r_L4_0(41));
FH_L4_40_2: full_adder port map(r_L5_3(40), r_L5_4(40), r_L5_5(40), r_L4_5(40), r_L4_1(41));
FH_L4_40_3: full_adder port map(r_L5_6(40), r_L5_7(40), r_L5_8(40), r_L4_6(40), r_L4_2(41));
FH_L4_40_4: full_adder port map(r_L5_9(40), r_L5_10(40), r_L5_11(40), r_L4_7(40), r_L4_3(41));


FH_L4_41_1: full_adder port map(r_L5_0(41), r_L5_1(41), r_L5_2(41), r_L4_4(41), r_L4_0(42));
FH_L4_41_2: full_adder port map(r_L5_3(41), r_L5_4(41), r_L5_5(41), r_L4_5(41), r_L4_1(42));
FH_L4_41_3: full_adder port map(r_L5_6(41), r_L5_7(41), r_L5_8(41), r_L4_6(41), r_L4_2(42));
FH_L4_41_4: full_adder port map(r_L5_9(41), r_L5_10(41), r_L5_11(41), r_L4_7(41), r_L4_3(42));


FH_L4_42_1: full_adder port map(r_L5_0(42), r_L5_1(42), r_L5_2(42), r_L4_4(42), r_L4_0(43));
FH_L4_42_2: full_adder port map(r_L5_3(42), r_L5_4(42), r_L5_5(42), r_L4_5(42), r_L4_1(43));
FH_L4_42_3: full_adder port map(r_L5_6(42), r_L5_7(42), r_L5_8(42), r_L4_6(42), r_L4_2(43));
HA_L4_42: half_adder port map(r_L5_9(42), r_L5_9(42), r_L4_7(42), r_L4_3(43));


FH_L4_43_1: full_adder port map(r_L5_0(43), r_L5_1(43), r_L5_2(43), r_L4_4(43), r_L4_0(44));
FH_L4_43_2: full_adder port map(r_L5_3(43), r_L5_4(43), r_L5_5(43), r_L4_5(43), r_L4_1(44));
FH_L4_43_3: full_adder port map(r_L5_6(43), r_L5_7(43), r_L5_8(43), r_L4_6(43), r_L4_2(44));


FH_L4_44_1: full_adder port map(r_L5_0(44), r_L5_1(44), r_L5_2(44), r_L4_3(44), r_L4_0(45));
FH_L4_44_2: full_adder port map(r_L5_3(44), r_L5_4(44), r_L5_5(44), r_L4_4(44), r_L4_1(45));
HA_L4_44: half_adder port map(r_L5_6(44), r_L5_6(44), r_L4_5(44), r_L4_2(45));


FH_L4_45_1: full_adder port map(r_L5_0(45), r_L5_1(45), r_L5_2(45), r_L4_3(45), r_L4_0(46));
FH_L4_45_2: full_adder port map(r_L5_3(45), r_L5_4(45), r_L5_5(45), r_L4_4(45), r_L4_1(46));


FH_L4_46_1: full_adder port map(r_L5_0(46), r_L5_1(46), r_L5_2(46), r_L4_2(46), r_L4_0(47));
HA_L4_46: half_adder port map(r_L5_3(46), r_L5_3(46), r_L4_3(46), r_L4_1(47));
r_L4_4(46)<= r_L5_7(46);
r_L4_5(46)<= r_L5_8(46);


FH_L4_47_1: full_adder port map(r_L5_0(47), r_L5_1(47), r_L5_2(47), r_L4_2(47), r_L4_0(48));
r_L4_3(47)<= r_L5_5(47);
r_L4_4(47)<= r_L5_6(47);
r_L4_5(47)<= r_L5_7(47);
r_L4_6(47)<= r_L5_8(47);


HA_L4_48: half_adder port map(r_L5_0(48), r_L5_0(48), r_L4_1(48), r_L4_0(49));
r_L4_2(48)<= r_L5_3(48);
r_L4_3(48)<= r_L5_4(48);
r_L4_4(48)<= r_L5_5(48);
r_L4_5(48)<= r_L5_6(48);
r_L4_6(48)<= r_L5_7(48);
r_L4_7(48)<= r_L5_8(48);


r_L4_1(49)<= r_L5_1(49);
r_L4_2(49)<= r_L5_2(49);
r_L4_3(49)<= r_L5_3(49);
r_L4_4(49)<= r_L5_4(49);
r_L4_5(49)<= r_L5_5(49);
r_L4_6(49)<= r_L5_6(49);
r_L4_7(49)<= r_L5_7(49);
r_L4_7(49)<= r_L5_8(49);


r_L4_0(50)<= r_L5_0(50);
r_L4_1(50)<= r_L5_1(50);
r_L4_2(50)<= r_L5_2(50);
r_L4_3(50)<= r_L5_3(50);
r_L4_4(50)<= r_L5_4(50);
r_L4_5(50)<= r_L5_5(50);
r_L4_6(50)<= r_L5_6(50);
r_L4_6(50)<= r_L5_7(50);


r_L4_0(51)<= r_L5_0(51);
r_L4_1(51)<= r_L5_1(51);
r_L4_2(51)<= r_L5_2(51);
r_L4_3(51)<= r_L5_3(51);
r_L4_4(51)<= r_L5_4(51);
r_L4_5(51)<= r_L5_5(51);
r_L4_5(51)<= r_L5_6(51);


r_L4_0(52)<= r_L5_0(52);
r_L4_1(52)<= r_L5_1(52);
r_L4_2(52)<= r_L5_2(52);
r_L4_3(52)<= r_L5_3(52);
r_L4_4(52)<= r_L5_4(52);
r_L4_5(52)<= r_L5_5(52);
r_L4_5(52)<= r_L5_6(52);


r_L4_0(53)<= r_L5_0(53);
r_L4_1(53)<= r_L5_1(53);
r_L4_2(53)<= r_L5_2(53);
r_L4_3(53)<= r_L5_3(53);
r_L4_4(53)<= r_L5_4(53);
r_L4_4(53)<= r_L5_5(53);


r_L4_0(54)<= r_L5_0(54);
r_L4_1(54)<= r_L5_1(54);
r_L4_2(54)<= r_L5_2(54);
r_L4_3(54)<= r_L5_3(54);
r_L4_4(54)<= r_L5_4(54);
r_L4_4(54)<= r_L5_5(54);


r_L4_0(55)<= r_L5_0(55);
r_L4_1(55)<= r_L5_1(55);
r_L4_2(55)<= r_L5_2(55);
r_L4_3(55)<= r_L5_3(55);
r_L4_3(55)<= r_L5_4(55);


r_L4_0(56)<= r_L5_0(56);
r_L4_1(56)<= r_L5_1(56);
r_L4_2(56)<= r_L5_2(56);
r_L4_3(56)<= r_L5_3(56);
r_L4_3(56)<= r_L5_4(56);


r_L4_0(57)<= r_L5_0(57);
r_L4_1(57)<= r_L5_1(57);
r_L4_2(57)<= r_L5_2(57);
r_L4_2(57)<= r_L5_3(57);


r_L4_0(58)<= r_L5_0(58);
r_L4_1(58)<= r_L5_1(58);
r_L4_2(58)<= r_L5_2(58);
r_L4_2(58)<= r_L5_3(58);


r_L4_0(59)<= r_L5_0(59);
r_L4_1(59)<= r_L5_1(59);
r_L4_1(59)<= r_L5_2(59);


r_L4_0(60)<= r_L5_0(60);
r_L4_1(60)<= r_L5_1(60);
r_L4_1(60)<= r_L5_2(60);


r_L4_0(61)<= r_L5_0(61);
r_L4_0(61)<= r_L5_1(61);


r_L4_0(62)<= r_L5_0(62);
r_L4_0(62)<= r_L5_1(62);


r_L4_0(63)<= r_L5_0(63);




--STEP L3	d =6:
r_L3_0(0)<= r_L4_0(0);
r_L3_0(0)<= r_L4_1(0);


r_L3_0(1)<= r_L4_0(1);
r_L3_0(1)<= r_L4_1(1);


r_L3_0(2)<= r_L4_0(2);
r_L3_1(2)<= r_L4_1(2);
r_L3_1(2)<= r_L4_2(2);


r_L3_0(3)<= r_L4_0(3);
r_L3_1(3)<= r_L4_1(3);
r_L3_1(3)<= r_L4_2(3);


r_L3_0(4)<= r_L4_0(4);
r_L3_1(4)<= r_L4_1(4);
r_L3_2(4)<= r_L4_2(4);
r_L3_2(4)<= r_L4_3(4);


r_L3_0(5)<= r_L4_0(5);
r_L3_1(5)<= r_L4_1(5);
r_L3_2(5)<= r_L4_2(5);
r_L3_2(5)<= r_L4_3(5);


r_L3_0(6)<= r_L4_0(6);
r_L3_1(6)<= r_L4_1(6);
r_L3_2(6)<= r_L4_2(6);
r_L3_3(6)<= r_L4_3(6);
r_L3_3(6)<= r_L4_4(6);


r_L3_0(7)<= r_L4_0(7);
r_L3_1(7)<= r_L4_1(7);
r_L3_2(7)<= r_L4_2(7);
r_L3_3(7)<= r_L4_3(7);
r_L3_3(7)<= r_L4_4(7);


r_L3_0(8)<= r_L4_0(8);
r_L3_1(8)<= r_L4_1(8);
r_L3_2(8)<= r_L4_2(8);
r_L3_3(8)<= r_L4_3(8);
r_L3_4(8)<= r_L4_4(8);
r_L3_4(8)<= r_L4_5(8);


r_L3_0(9)<= r_L4_0(9);
r_L3_1(9)<= r_L4_1(9);
r_L3_2(9)<= r_L4_2(9);
r_L3_3(9)<= r_L4_3(9);
r_L3_4(9)<= r_L4_4(9);
r_L3_4(9)<= r_L4_5(9);


HA_L3_10: half_adder port map(r_L4_0(10), r_L4_0(10), r_L3_0(10), r_L3_0(11));
r_L3_1(10)<= r_L4_2(10);
r_L3_2(10)<= r_L4_3(10);
r_L3_3(10)<= r_L4_4(10);
r_L3_4(10)<= r_L4_5(10);


FH_L3_11_1: full_adder port map(r_L4_0(11), r_L4_1(11), r_L4_2(11), r_L3_1(11), r_L3_0(12));
r_L3_2(11)<= r_L4_4(11);
r_L3_3(11)<= r_L4_5(11);


FH_L3_12_1: full_adder port map(r_L4_0(12), r_L4_1(12), r_L4_2(12), r_L3_1(12), r_L3_0(13));
HA_L3_12: half_adder port map(r_L4_3(12), r_L4_3(12), r_L3_2(12), r_L3_1(13));


FH_L3_13_1: full_adder port map(r_L4_0(13), r_L4_1(13), r_L4_2(13), r_L3_2(13), r_L3_0(14));
FH_L3_13_2: full_adder port map(r_L4_3(13), r_L4_4(13), r_L4_5(13), r_L3_3(13), r_L3_1(14));


FH_L3_14_1: full_adder port map(r_L4_0(14), r_L4_1(14), r_L4_2(14), r_L3_2(14), r_L3_0(15));
FH_L3_14_2: full_adder port map(r_L4_3(14), r_L4_4(14), r_L4_5(14), r_L3_3(14), r_L3_1(15));
HA_L3_14: half_adder port map(r_L4_6(14), r_L4_6(14), r_L3_4(14), r_L3_2(15));


FH_L3_15_1: full_adder port map(r_L4_0(15), r_L4_1(15), r_L4_2(15), r_L3_3(15), r_L3_0(16));
FH_L3_15_2: full_adder port map(r_L4_3(15), r_L4_4(15), r_L4_5(15), r_L3_4(15), r_L3_1(16));
FH_L3_15_3: full_adder port map(r_L4_6(15), r_L4_7(15), r_L4_8(15), r_L3_5(15), r_L3_2(16));


FH_L3_16_1: full_adder port map(r_L4_0(16), r_L4_1(16), r_L4_2(16), r_L3_3(16), r_L3_0(17));
FH_L3_16_2: full_adder port map(r_L4_3(16), r_L4_4(16), r_L4_5(16), r_L3_4(16), r_L3_1(17));
FH_L3_16_3: full_adder port map(r_L4_6(16), r_L4_7(16), r_L4_8(16), r_L3_5(16), r_L3_2(17));


FH_L3_17_1: full_adder port map(r_L4_0(17), r_L4_1(17), r_L4_2(17), r_L3_3(17), r_L3_0(18));
FH_L3_17_2: full_adder port map(r_L4_3(17), r_L4_4(17), r_L4_5(17), r_L3_4(17), r_L3_1(18));
FH_L3_17_3: full_adder port map(r_L4_6(17), r_L4_7(17), r_L4_8(17), r_L3_5(17), r_L3_2(18));


FH_L3_18_1: full_adder port map(r_L4_0(18), r_L4_1(18), r_L4_2(18), r_L3_3(18), r_L3_0(19));
FH_L3_18_2: full_adder port map(r_L4_3(18), r_L4_4(18), r_L4_5(18), r_L3_4(18), r_L3_1(19));
FH_L3_18_3: full_adder port map(r_L4_6(18), r_L4_7(18), r_L4_8(18), r_L3_5(18), r_L3_2(19));


FH_L3_19_1: full_adder port map(r_L4_0(19), r_L4_1(19), r_L4_2(19), r_L3_3(19), r_L3_0(20));
FH_L3_19_2: full_adder port map(r_L4_3(19), r_L4_4(19), r_L4_5(19), r_L3_4(19), r_L3_1(20));
FH_L3_19_3: full_adder port map(r_L4_6(19), r_L4_7(19), r_L4_8(19), r_L3_5(19), r_L3_2(20));


FH_L3_20_1: full_adder port map(r_L4_0(20), r_L4_1(20), r_L4_2(20), r_L3_3(20), r_L3_0(21));
FH_L3_20_2: full_adder port map(r_L4_3(20), r_L4_4(20), r_L4_5(20), r_L3_4(20), r_L3_1(21));
FH_L3_20_3: full_adder port map(r_L4_6(20), r_L4_7(20), r_L4_8(20), r_L3_5(20), r_L3_2(21));


FH_L3_21_1: full_adder port map(r_L4_0(21), r_L4_1(21), r_L4_2(21), r_L3_3(21), r_L3_0(22));
FH_L3_21_2: full_adder port map(r_L4_3(21), r_L4_4(21), r_L4_5(21), r_L3_4(21), r_L3_1(22));
FH_L3_21_3: full_adder port map(r_L4_6(21), r_L4_7(21), r_L4_8(21), r_L3_5(21), r_L3_2(22));


FH_L3_22_1: full_adder port map(r_L4_0(22), r_L4_1(22), r_L4_2(22), r_L3_3(22), r_L3_0(23));
FH_L3_22_2: full_adder port map(r_L4_3(22), r_L4_4(22), r_L4_5(22), r_L3_4(22), r_L3_1(23));
FH_L3_22_3: full_adder port map(r_L4_6(22), r_L4_7(22), r_L4_8(22), r_L3_5(22), r_L3_2(23));


FH_L3_23_1: full_adder port map(r_L4_0(23), r_L4_1(23), r_L4_2(23), r_L3_3(23), r_L3_0(24));
FH_L3_23_2: full_adder port map(r_L4_3(23), r_L4_4(23), r_L4_5(23), r_L3_4(23), r_L3_1(24));
FH_L3_23_3: full_adder port map(r_L4_6(23), r_L4_7(23), r_L4_8(23), r_L3_5(23), r_L3_2(24));


FH_L3_24_1: full_adder port map(r_L4_0(24), r_L4_1(24), r_L4_2(24), r_L3_3(24), r_L3_0(25));
FH_L3_24_2: full_adder port map(r_L4_3(24), r_L4_4(24), r_L4_5(24), r_L3_4(24), r_L3_1(25));
FH_L3_24_3: full_adder port map(r_L4_6(24), r_L4_7(24), r_L4_8(24), r_L3_5(24), r_L3_2(25));


FH_L3_25_1: full_adder port map(r_L4_0(25), r_L4_1(25), r_L4_2(25), r_L3_3(25), r_L3_0(26));
FH_L3_25_2: full_adder port map(r_L4_3(25), r_L4_4(25), r_L4_5(25), r_L3_4(25), r_L3_1(26));
FH_L3_25_3: full_adder port map(r_L4_6(25), r_L4_7(25), r_L4_8(25), r_L3_5(25), r_L3_2(26));


FH_L3_26_1: full_adder port map(r_L4_0(26), r_L4_1(26), r_L4_2(26), r_L3_3(26), r_L3_0(27));
FH_L3_26_2: full_adder port map(r_L4_3(26), r_L4_4(26), r_L4_5(26), r_L3_4(26), r_L3_1(27));
FH_L3_26_3: full_adder port map(r_L4_6(26), r_L4_7(26), r_L4_8(26), r_L3_5(26), r_L3_2(27));


FH_L3_27_1: full_adder port map(r_L4_0(27), r_L4_1(27), r_L4_2(27), r_L3_3(27), r_L3_0(28));
FH_L3_27_2: full_adder port map(r_L4_3(27), r_L4_4(27), r_L4_5(27), r_L3_4(27), r_L3_1(28));
FH_L3_27_3: full_adder port map(r_L4_6(27), r_L4_7(27), r_L4_8(27), r_L3_5(27), r_L3_2(28));


FH_L3_28_1: full_adder port map(r_L4_0(28), r_L4_1(28), r_L4_2(28), r_L3_3(28), r_L3_0(29));
FH_L3_28_2: full_adder port map(r_L4_3(28), r_L4_4(28), r_L4_5(28), r_L3_4(28), r_L3_1(29));
FH_L3_28_3: full_adder port map(r_L4_6(28), r_L4_7(28), r_L4_8(28), r_L3_5(28), r_L3_2(29));


FH_L3_29_1: full_adder port map(r_L4_0(29), r_L4_1(29), r_L4_2(29), r_L3_3(29), r_L3_0(30));
FH_L3_29_2: full_adder port map(r_L4_3(29), r_L4_4(29), r_L4_5(29), r_L3_4(29), r_L3_1(30));
FH_L3_29_3: full_adder port map(r_L4_6(29), r_L4_7(29), r_L4_8(29), r_L3_5(29), r_L3_2(30));


FH_L3_30_1: full_adder port map(r_L4_0(30), r_L4_1(30), r_L4_2(30), r_L3_3(30), r_L3_0(31));
FH_L3_30_2: full_adder port map(r_L4_3(30), r_L4_4(30), r_L4_5(30), r_L3_4(30), r_L3_1(31));
FH_L3_30_3: full_adder port map(r_L4_6(30), r_L4_7(30), r_L4_8(30), r_L3_5(30), r_L3_2(31));


FH_L3_31_1: full_adder port map(r_L4_0(31), r_L4_1(31), r_L4_2(31), r_L3_3(31), r_L3_0(32));
FH_L3_31_2: full_adder port map(r_L4_3(31), r_L4_4(31), r_L4_5(31), r_L3_4(31), r_L3_1(32));
FH_L3_31_3: full_adder port map(r_L4_6(31), r_L4_7(31), r_L4_8(31), r_L3_5(31), r_L3_2(32));


FH_L3_32_1: full_adder port map(r_L4_0(32), r_L4_1(32), r_L4_2(32), r_L3_3(32), r_L3_0(33));
FH_L3_32_2: full_adder port map(r_L4_3(32), r_L4_4(32), r_L4_5(32), r_L3_4(32), r_L3_1(33));
FH_L3_32_3: full_adder port map(r_L4_6(32), r_L4_7(32), r_L4_8(32), r_L3_5(32), r_L3_2(33));


FH_L3_33_1: full_adder port map(r_L4_0(33), r_L4_1(33), r_L4_2(33), r_L3_3(33), r_L3_0(34));
FH_L3_33_2: full_adder port map(r_L4_3(33), r_L4_4(33), r_L4_5(33), r_L3_4(33), r_L3_1(34));
FH_L3_33_3: full_adder port map(r_L4_6(33), r_L4_7(33), r_L4_8(33), r_L3_5(33), r_L3_2(34));


FH_L3_34_1: full_adder port map(r_L4_0(34), r_L4_1(34), r_L4_2(34), r_L3_3(34), r_L3_0(35));
FH_L3_34_2: full_adder port map(r_L4_3(34), r_L4_4(34), r_L4_5(34), r_L3_4(34), r_L3_1(35));
FH_L3_34_3: full_adder port map(r_L4_6(34), r_L4_7(34), r_L4_8(34), r_L3_5(34), r_L3_2(35));


FH_L3_35_1: full_adder port map(r_L4_0(35), r_L4_1(35), r_L4_2(35), r_L3_3(35), r_L3_0(36));
FH_L3_35_2: full_adder port map(r_L4_3(35), r_L4_4(35), r_L4_5(35), r_L3_4(35), r_L3_1(36));
FH_L3_35_3: full_adder port map(r_L4_6(35), r_L4_7(35), r_L4_8(35), r_L3_5(35), r_L3_2(36));


FH_L3_36_1: full_adder port map(r_L4_0(36), r_L4_1(36), r_L4_2(36), r_L3_3(36), r_L3_0(37));
FH_L3_36_2: full_adder port map(r_L4_3(36), r_L4_4(36), r_L4_5(36), r_L3_4(36), r_L3_1(37));
FH_L3_36_3: full_adder port map(r_L4_6(36), r_L4_7(36), r_L4_8(36), r_L3_5(36), r_L3_2(37));


FH_L3_37_1: full_adder port map(r_L4_0(37), r_L4_1(37), r_L4_2(37), r_L3_3(37), r_L3_0(38));
FH_L3_37_2: full_adder port map(r_L4_3(37), r_L4_4(37), r_L4_5(37), r_L3_4(37), r_L3_1(38));
FH_L3_37_3: full_adder port map(r_L4_6(37), r_L4_7(37), r_L4_8(37), r_L3_5(37), r_L3_2(38));


FH_L3_38_1: full_adder port map(r_L4_0(38), r_L4_1(38), r_L4_2(38), r_L3_3(38), r_L3_0(39));
FH_L3_38_2: full_adder port map(r_L4_3(38), r_L4_4(38), r_L4_5(38), r_L3_4(38), r_L3_1(39));
FH_L3_38_3: full_adder port map(r_L4_6(38), r_L4_7(38), r_L4_8(38), r_L3_5(38), r_L3_2(39));


FH_L3_39_1: full_adder port map(r_L4_0(39), r_L4_1(39), r_L4_2(39), r_L3_3(39), r_L3_0(40));
FH_L3_39_2: full_adder port map(r_L4_3(39), r_L4_4(39), r_L4_5(39), r_L3_4(39), r_L3_1(40));
FH_L3_39_3: full_adder port map(r_L4_6(39), r_L4_7(39), r_L4_8(39), r_L3_5(39), r_L3_2(40));


FH_L3_40_1: full_adder port map(r_L4_0(40), r_L4_1(40), r_L4_2(40), r_L3_3(40), r_L3_0(41));
FH_L3_40_2: full_adder port map(r_L4_3(40), r_L4_4(40), r_L4_5(40), r_L3_4(40), r_L3_1(41));
FH_L3_40_3: full_adder port map(r_L4_6(40), r_L4_7(40), r_L4_8(40), r_L3_5(40), r_L3_2(41));


FH_L3_41_1: full_adder port map(r_L4_0(41), r_L4_1(41), r_L4_2(41), r_L3_3(41), r_L3_0(42));
FH_L3_41_2: full_adder port map(r_L4_3(41), r_L4_4(41), r_L4_5(41), r_L3_4(41), r_L3_1(42));
FH_L3_41_3: full_adder port map(r_L4_6(41), r_L4_7(41), r_L4_8(41), r_L3_5(41), r_L3_2(42));


FH_L3_42_1: full_adder port map(r_L4_0(42), r_L4_1(42), r_L4_2(42), r_L3_3(42), r_L3_0(43));
FH_L3_42_2: full_adder port map(r_L4_3(42), r_L4_4(42), r_L4_5(42), r_L3_4(42), r_L3_1(43));
FH_L3_42_3: full_adder port map(r_L4_6(42), r_L4_7(42), r_L4_8(42), r_L3_5(42), r_L3_2(43));


FH_L3_43_1: full_adder port map(r_L4_0(43), r_L4_1(43), r_L4_2(43), r_L3_3(43), r_L3_0(44));
FH_L3_43_2: full_adder port map(r_L4_3(43), r_L4_4(43), r_L4_5(43), r_L3_4(43), r_L3_1(44));
FH_L3_43_3: full_adder port map(r_L4_6(43), r_L4_7(43), r_L4_8(43), r_L3_5(43), r_L3_2(44));


FH_L3_44_1: full_adder port map(r_L4_0(44), r_L4_1(44), r_L4_2(44), r_L3_3(44), r_L3_0(45));
FH_L3_44_2: full_adder port map(r_L4_3(44), r_L4_4(44), r_L4_5(44), r_L3_4(44), r_L3_1(45));
FH_L3_44_3: full_adder port map(r_L4_6(44), r_L4_7(44), r_L4_8(44), r_L3_5(44), r_L3_2(45));


FH_L3_45_1: full_adder port map(r_L4_0(45), r_L4_1(45), r_L4_2(45), r_L3_3(45), r_L3_0(46));
FH_L3_45_2: full_adder port map(r_L4_3(45), r_L4_4(45), r_L4_5(45), r_L3_4(45), r_L3_1(46));
FH_L3_45_3: full_adder port map(r_L4_6(45), r_L4_7(45), r_L4_8(45), r_L3_5(45), r_L3_2(46));


FH_L3_46_1: full_adder port map(r_L4_0(46), r_L4_1(46), r_L4_2(46), r_L3_3(46), r_L3_0(47));
FH_L3_46_2: full_adder port map(r_L4_3(46), r_L4_4(46), r_L4_5(46), r_L3_4(46), r_L3_1(47));
FH_L3_46_3: full_adder port map(r_L4_6(46), r_L4_7(46), r_L4_8(46), r_L3_5(46), r_L3_2(47));


FH_L3_47_1: full_adder port map(r_L4_0(47), r_L4_1(47), r_L4_2(47), r_L3_3(47), r_L3_0(48));
FH_L3_47_2: full_adder port map(r_L4_3(47), r_L4_4(47), r_L4_5(47), r_L3_4(47), r_L3_1(48));
FH_L3_47_3: full_adder port map(r_L4_6(47), r_L4_7(47), r_L4_8(47), r_L3_5(47), r_L3_2(48));


FH_L3_48_1: full_adder port map(r_L4_0(48), r_L4_1(48), r_L4_2(48), r_L3_3(48), r_L3_0(49));
FH_L3_48_2: full_adder port map(r_L4_3(48), r_L4_4(48), r_L4_5(48), r_L3_4(48), r_L3_1(49));
FH_L3_48_3: full_adder port map(r_L4_6(48), r_L4_7(48), r_L4_8(48), r_L3_5(48), r_L3_2(49));


FH_L3_49_1: full_adder port map(r_L4_0(49), r_L4_1(49), r_L4_2(49), r_L3_3(49), r_L3_0(50));
FH_L3_49_2: full_adder port map(r_L4_3(49), r_L4_4(49), r_L4_5(49), r_L3_4(49), r_L3_1(50));
FH_L3_49_3: full_adder port map(r_L4_6(49), r_L4_7(49), r_L4_8(49), r_L3_5(49), r_L3_2(50));


FH_L3_50_1: full_adder port map(r_L4_0(50), r_L4_1(50), r_L4_2(50), r_L3_3(50), r_L3_0(51));
FH_L3_50_2: full_adder port map(r_L4_3(50), r_L4_4(50), r_L4_5(50), r_L3_4(50), r_L3_1(51));
HA_L3_50: half_adder port map(r_L4_6(50), r_L4_6(50), r_L3_5(50), r_L3_2(51));


FH_L3_51_1: full_adder port map(r_L4_0(51), r_L4_1(51), r_L4_2(51), r_L3_3(51), r_L3_0(52));
FH_L3_51_2: full_adder port map(r_L4_3(51), r_L4_4(51), r_L4_5(51), r_L3_4(51), r_L3_1(52));


FH_L3_52_1: full_adder port map(r_L4_0(52), r_L4_1(52), r_L4_2(52), r_L3_2(52), r_L3_0(53));
HA_L3_52: half_adder port map(r_L4_3(52), r_L4_3(52), r_L3_3(52), r_L3_1(53));


FH_L3_53_1: full_adder port map(r_L4_0(53), r_L4_1(53), r_L4_2(53), r_L3_2(53), r_L3_0(54));
r_L3_3(53)<= r_L4_5(53);


HA_L3_54: half_adder port map(r_L4_0(54), r_L4_0(54), r_L3_1(54), r_L3_0(55));
r_L3_2(54)<= r_L4_3(54);
r_L3_3(54)<= r_L4_4(54);
r_L3_4(54)<= r_L4_5(54);


r_L3_1(55)<= r_L4_1(55);
r_L3_2(55)<= r_L4_2(55);
r_L3_3(55)<= r_L4_3(55);
r_L3_4(55)<= r_L4_4(55);
r_L3_4(55)<= r_L4_5(55);


r_L3_0(56)<= r_L4_0(56);
r_L3_1(56)<= r_L4_1(56);
r_L3_2(56)<= r_L4_2(56);
r_L3_3(56)<= r_L4_3(56);
r_L3_3(56)<= r_L4_4(56);


r_L3_0(57)<= r_L4_0(57);
r_L3_1(57)<= r_L4_1(57);
r_L3_2(57)<= r_L4_2(57);
r_L3_2(57)<= r_L4_3(57);


r_L3_0(58)<= r_L4_0(58);
r_L3_1(58)<= r_L4_1(58);
r_L3_2(58)<= r_L4_2(58);
r_L3_2(58)<= r_L4_3(58);


r_L3_0(59)<= r_L4_0(59);
r_L3_1(59)<= r_L4_1(59);
r_L3_1(59)<= r_L4_2(59);


r_L3_0(60)<= r_L4_0(60);
r_L3_1(60)<= r_L4_1(60);
r_L3_1(60)<= r_L4_2(60);


r_L3_0(61)<= r_L4_0(61);
r_L3_0(61)<= r_L4_1(61);


r_L3_0(62)<= r_L4_0(62);
r_L3_0(62)<= r_L4_1(62);


r_L3_0(63)<= r_L4_0(63);




--STEP L2	d =4:
r_L2_0(0)<= r_L3_0(0);
r_L2_0(0)<= r_L3_1(0);


r_L2_0(1)<= r_L3_0(1);
r_L2_0(1)<= r_L3_1(1);


r_L2_0(2)<= r_L3_0(2);
r_L2_1(2)<= r_L3_1(2);
r_L2_1(2)<= r_L3_2(2);


r_L2_0(3)<= r_L3_0(3);
r_L2_1(3)<= r_L3_1(3);
r_L2_1(3)<= r_L3_2(3);


r_L2_0(4)<= r_L3_0(4);
r_L2_1(4)<= r_L3_1(4);
r_L2_2(4)<= r_L3_2(4);
r_L2_2(4)<= r_L3_3(4);


r_L2_0(5)<= r_L3_0(5);
r_L2_1(5)<= r_L3_1(5);
r_L2_2(5)<= r_L3_2(5);
r_L2_2(5)<= r_L3_3(5);


HA_L2_6: half_adder port map(r_L3_0(6), r_L3_0(6), r_L2_0(6), r_L2_0(7));
r_L2_1(6)<= r_L3_2(6);
r_L2_2(6)<= r_L3_3(6);


FH_L2_7_1: full_adder port map(r_L3_0(7), r_L3_1(7), r_L3_2(7), r_L2_1(7), r_L2_0(8));


FH_L2_8_1: full_adder port map(r_L3_0(8), r_L3_1(8), r_L3_2(8), r_L2_1(8), r_L2_0(9));
HA_L2_8: half_adder port map(r_L3_3(8), r_L3_3(8), r_L2_2(8), r_L2_1(9));


FH_L2_9_1: full_adder port map(r_L3_0(9), r_L3_1(9), r_L3_2(9), r_L2_2(9), r_L2_0(10));
FH_L2_9_2: full_adder port map(r_L3_3(9), r_L3_4(9), r_L3_5(9), r_L2_3(9), r_L2_1(10));


FH_L2_10_1: full_adder port map(r_L3_0(10), r_L3_1(10), r_L3_2(10), r_L2_2(10), r_L2_0(11));
FH_L2_10_2: full_adder port map(r_L3_3(10), r_L3_4(10), r_L3_5(10), r_L2_3(10), r_L2_1(11));


FH_L2_11_1: full_adder port map(r_L3_0(11), r_L3_1(11), r_L3_2(11), r_L2_2(11), r_L2_0(12));
FH_L2_11_2: full_adder port map(r_L3_3(11), r_L3_4(11), r_L3_5(11), r_L2_3(11), r_L2_1(12));


FH_L2_12_1: full_adder port map(r_L3_0(12), r_L3_1(12), r_L3_2(12), r_L2_2(12), r_L2_0(13));
FH_L2_12_2: full_adder port map(r_L3_3(12), r_L3_4(12), r_L3_5(12), r_L2_3(12), r_L2_1(13));


FH_L2_13_1: full_adder port map(r_L3_0(13), r_L3_1(13), r_L3_2(13), r_L2_2(13), r_L2_0(14));
FH_L2_13_2: full_adder port map(r_L3_3(13), r_L3_4(13), r_L3_5(13), r_L2_3(13), r_L2_1(14));


FH_L2_14_1: full_adder port map(r_L3_0(14), r_L3_1(14), r_L3_2(14), r_L2_2(14), r_L2_0(15));
FH_L2_14_2: full_adder port map(r_L3_3(14), r_L3_4(14), r_L3_5(14), r_L2_3(14), r_L2_1(15));


FH_L2_15_1: full_adder port map(r_L3_0(15), r_L3_1(15), r_L3_2(15), r_L2_2(15), r_L2_0(16));
FH_L2_15_2: full_adder port map(r_L3_3(15), r_L3_4(15), r_L3_5(15), r_L2_3(15), r_L2_1(16));


FH_L2_16_1: full_adder port map(r_L3_0(16), r_L3_1(16), r_L3_2(16), r_L2_2(16), r_L2_0(17));
FH_L2_16_2: full_adder port map(r_L3_3(16), r_L3_4(16), r_L3_5(16), r_L2_3(16), r_L2_1(17));


FH_L2_17_1: full_adder port map(r_L3_0(17), r_L3_1(17), r_L3_2(17), r_L2_2(17), r_L2_0(18));
FH_L2_17_2: full_adder port map(r_L3_3(17), r_L3_4(17), r_L3_5(17), r_L2_3(17), r_L2_1(18));


FH_L2_18_1: full_adder port map(r_L3_0(18), r_L3_1(18), r_L3_2(18), r_L2_2(18), r_L2_0(19));
FH_L2_18_2: full_adder port map(r_L3_3(18), r_L3_4(18), r_L3_5(18), r_L2_3(18), r_L2_1(19));


FH_L2_19_1: full_adder port map(r_L3_0(19), r_L3_1(19), r_L3_2(19), r_L2_2(19), r_L2_0(20));
FH_L2_19_2: full_adder port map(r_L3_3(19), r_L3_4(19), r_L3_5(19), r_L2_3(19), r_L2_1(20));


FH_L2_20_1: full_adder port map(r_L3_0(20), r_L3_1(20), r_L3_2(20), r_L2_2(20), r_L2_0(21));
FH_L2_20_2: full_adder port map(r_L3_3(20), r_L3_4(20), r_L3_5(20), r_L2_3(20), r_L2_1(21));


FH_L2_21_1: full_adder port map(r_L3_0(21), r_L3_1(21), r_L3_2(21), r_L2_2(21), r_L2_0(22));
FH_L2_21_2: full_adder port map(r_L3_3(21), r_L3_4(21), r_L3_5(21), r_L2_3(21), r_L2_1(22));


FH_L2_22_1: full_adder port map(r_L3_0(22), r_L3_1(22), r_L3_2(22), r_L2_2(22), r_L2_0(23));
FH_L2_22_2: full_adder port map(r_L3_3(22), r_L3_4(22), r_L3_5(22), r_L2_3(22), r_L2_1(23));


FH_L2_23_1: full_adder port map(r_L3_0(23), r_L3_1(23), r_L3_2(23), r_L2_2(23), r_L2_0(24));
FH_L2_23_2: full_adder port map(r_L3_3(23), r_L3_4(23), r_L3_5(23), r_L2_3(23), r_L2_1(24));


FH_L2_24_1: full_adder port map(r_L3_0(24), r_L3_1(24), r_L3_2(24), r_L2_2(24), r_L2_0(25));
FH_L2_24_2: full_adder port map(r_L3_3(24), r_L3_4(24), r_L3_5(24), r_L2_3(24), r_L2_1(25));


FH_L2_25_1: full_adder port map(r_L3_0(25), r_L3_1(25), r_L3_2(25), r_L2_2(25), r_L2_0(26));
FH_L2_25_2: full_adder port map(r_L3_3(25), r_L3_4(25), r_L3_5(25), r_L2_3(25), r_L2_1(26));


FH_L2_26_1: full_adder port map(r_L3_0(26), r_L3_1(26), r_L3_2(26), r_L2_2(26), r_L2_0(27));
FH_L2_26_2: full_adder port map(r_L3_3(26), r_L3_4(26), r_L3_5(26), r_L2_3(26), r_L2_1(27));


FH_L2_27_1: full_adder port map(r_L3_0(27), r_L3_1(27), r_L3_2(27), r_L2_2(27), r_L2_0(28));
FH_L2_27_2: full_adder port map(r_L3_3(27), r_L3_4(27), r_L3_5(27), r_L2_3(27), r_L2_1(28));


FH_L2_28_1: full_adder port map(r_L3_0(28), r_L3_1(28), r_L3_2(28), r_L2_2(28), r_L2_0(29));
FH_L2_28_2: full_adder port map(r_L3_3(28), r_L3_4(28), r_L3_5(28), r_L2_3(28), r_L2_1(29));


FH_L2_29_1: full_adder port map(r_L3_0(29), r_L3_1(29), r_L3_2(29), r_L2_2(29), r_L2_0(30));
FH_L2_29_2: full_adder port map(r_L3_3(29), r_L3_4(29), r_L3_5(29), r_L2_3(29), r_L2_1(30));


FH_L2_30_1: full_adder port map(r_L3_0(30), r_L3_1(30), r_L3_2(30), r_L2_2(30), r_L2_0(31));
FH_L2_30_2: full_adder port map(r_L3_3(30), r_L3_4(30), r_L3_5(30), r_L2_3(30), r_L2_1(31));


FH_L2_31_1: full_adder port map(r_L3_0(31), r_L3_1(31), r_L3_2(31), r_L2_2(31), r_L2_0(32));
FH_L2_31_2: full_adder port map(r_L3_3(31), r_L3_4(31), r_L3_5(31), r_L2_3(31), r_L2_1(32));


FH_L2_32_1: full_adder port map(r_L3_0(32), r_L3_1(32), r_L3_2(32), r_L2_2(32), r_L2_0(33));
FH_L2_32_2: full_adder port map(r_L3_3(32), r_L3_4(32), r_L3_5(32), r_L2_3(32), r_L2_1(33));


FH_L2_33_1: full_adder port map(r_L3_0(33), r_L3_1(33), r_L3_2(33), r_L2_2(33), r_L2_0(34));
FH_L2_33_2: full_adder port map(r_L3_3(33), r_L3_4(33), r_L3_5(33), r_L2_3(33), r_L2_1(34));


FH_L2_34_1: full_adder port map(r_L3_0(34), r_L3_1(34), r_L3_2(34), r_L2_2(34), r_L2_0(35));
FH_L2_34_2: full_adder port map(r_L3_3(34), r_L3_4(34), r_L3_5(34), r_L2_3(34), r_L2_1(35));


FH_L2_35_1: full_adder port map(r_L3_0(35), r_L3_1(35), r_L3_2(35), r_L2_2(35), r_L2_0(36));
FH_L2_35_2: full_adder port map(r_L3_3(35), r_L3_4(35), r_L3_5(35), r_L2_3(35), r_L2_1(36));


FH_L2_36_1: full_adder port map(r_L3_0(36), r_L3_1(36), r_L3_2(36), r_L2_2(36), r_L2_0(37));
FH_L2_36_2: full_adder port map(r_L3_3(36), r_L3_4(36), r_L3_5(36), r_L2_3(36), r_L2_1(37));


FH_L2_37_1: full_adder port map(r_L3_0(37), r_L3_1(37), r_L3_2(37), r_L2_2(37), r_L2_0(38));
FH_L2_37_2: full_adder port map(r_L3_3(37), r_L3_4(37), r_L3_5(37), r_L2_3(37), r_L2_1(38));


FH_L2_38_1: full_adder port map(r_L3_0(38), r_L3_1(38), r_L3_2(38), r_L2_2(38), r_L2_0(39));
FH_L2_38_2: full_adder port map(r_L3_3(38), r_L3_4(38), r_L3_5(38), r_L2_3(38), r_L2_1(39));


FH_L2_39_1: full_adder port map(r_L3_0(39), r_L3_1(39), r_L3_2(39), r_L2_2(39), r_L2_0(40));
FH_L2_39_2: full_adder port map(r_L3_3(39), r_L3_4(39), r_L3_5(39), r_L2_3(39), r_L2_1(40));


FH_L2_40_1: full_adder port map(r_L3_0(40), r_L3_1(40), r_L3_2(40), r_L2_2(40), r_L2_0(41));
FH_L2_40_2: full_adder port map(r_L3_3(40), r_L3_4(40), r_L3_5(40), r_L2_3(40), r_L2_1(41));


FH_L2_41_1: full_adder port map(r_L3_0(41), r_L3_1(41), r_L3_2(41), r_L2_2(41), r_L2_0(42));
FH_L2_41_2: full_adder port map(r_L3_3(41), r_L3_4(41), r_L3_5(41), r_L2_3(41), r_L2_1(42));


FH_L2_42_1: full_adder port map(r_L3_0(42), r_L3_1(42), r_L3_2(42), r_L2_2(42), r_L2_0(43));
FH_L2_42_2: full_adder port map(r_L3_3(42), r_L3_4(42), r_L3_5(42), r_L2_3(42), r_L2_1(43));


FH_L2_43_1: full_adder port map(r_L3_0(43), r_L3_1(43), r_L3_2(43), r_L2_2(43), r_L2_0(44));
FH_L2_43_2: full_adder port map(r_L3_3(43), r_L3_4(43), r_L3_5(43), r_L2_3(43), r_L2_1(44));


FH_L2_44_1: full_adder port map(r_L3_0(44), r_L3_1(44), r_L3_2(44), r_L2_2(44), r_L2_0(45));
FH_L2_44_2: full_adder port map(r_L3_3(44), r_L3_4(44), r_L3_5(44), r_L2_3(44), r_L2_1(45));


FH_L2_45_1: full_adder port map(r_L3_0(45), r_L3_1(45), r_L3_2(45), r_L2_2(45), r_L2_0(46));
FH_L2_45_2: full_adder port map(r_L3_3(45), r_L3_4(45), r_L3_5(45), r_L2_3(45), r_L2_1(46));


FH_L2_46_1: full_adder port map(r_L3_0(46), r_L3_1(46), r_L3_2(46), r_L2_2(46), r_L2_0(47));
FH_L2_46_2: full_adder port map(r_L3_3(46), r_L3_4(46), r_L3_5(46), r_L2_3(46), r_L2_1(47));


FH_L2_47_1: full_adder port map(r_L3_0(47), r_L3_1(47), r_L3_2(47), r_L2_2(47), r_L2_0(48));
FH_L2_47_2: full_adder port map(r_L3_3(47), r_L3_4(47), r_L3_5(47), r_L2_3(47), r_L2_1(48));


FH_L2_48_1: full_adder port map(r_L3_0(48), r_L3_1(48), r_L3_2(48), r_L2_2(48), r_L2_0(49));
FH_L2_48_2: full_adder port map(r_L3_3(48), r_L3_4(48), r_L3_5(48), r_L2_3(48), r_L2_1(49));


FH_L2_49_1: full_adder port map(r_L3_0(49), r_L3_1(49), r_L3_2(49), r_L2_2(49), r_L2_0(50));
FH_L2_49_2: full_adder port map(r_L3_3(49), r_L3_4(49), r_L3_5(49), r_L2_3(49), r_L2_1(50));


FH_L2_50_1: full_adder port map(r_L3_0(50), r_L3_1(50), r_L3_2(50), r_L2_2(50), r_L2_0(51));
FH_L2_50_2: full_adder port map(r_L3_3(50), r_L3_4(50), r_L3_5(50), r_L2_3(50), r_L2_1(51));


FH_L2_51_1: full_adder port map(r_L3_0(51), r_L3_1(51), r_L3_2(51), r_L2_2(51), r_L2_0(52));
FH_L2_51_2: full_adder port map(r_L3_3(51), r_L3_4(51), r_L3_5(51), r_L2_3(51), r_L2_1(52));


FH_L2_52_1: full_adder port map(r_L3_0(52), r_L3_1(52), r_L3_2(52), r_L2_2(52), r_L2_0(53));
FH_L2_52_2: full_adder port map(r_L3_3(52), r_L3_4(52), r_L3_5(52), r_L2_3(52), r_L2_1(53));


FH_L2_53_1: full_adder port map(r_L3_0(53), r_L3_1(53), r_L3_2(53), r_L2_2(53), r_L2_0(54));
FH_L2_53_2: full_adder port map(r_L3_3(53), r_L3_4(53), r_L3_5(53), r_L2_3(53), r_L2_1(54));


FH_L2_54_1: full_adder port map(r_L3_0(54), r_L3_1(54), r_L3_2(54), r_L2_2(54), r_L2_0(55));
FH_L2_54_2: full_adder port map(r_L3_3(54), r_L3_4(54), r_L3_5(54), r_L2_3(54), r_L2_1(55));


FH_L2_55_1: full_adder port map(r_L3_0(55), r_L3_1(55), r_L3_2(55), r_L2_2(55), r_L2_0(56));
FH_L2_55_2: full_adder port map(r_L3_3(55), r_L3_4(55), r_L3_5(55), r_L2_3(55), r_L2_1(56));


FH_L2_56_1: full_adder port map(r_L3_0(56), r_L3_1(56), r_L3_2(56), r_L2_2(56), r_L2_0(57));
HA_L2_56: half_adder port map(r_L3_3(56), r_L3_3(56), r_L2_3(56), r_L2_1(57));


FH_L2_57_1: full_adder port map(r_L3_0(57), r_L3_1(57), r_L3_2(57), r_L2_2(57), r_L2_0(58));


HA_L2_58: half_adder port map(r_L3_0(58), r_L3_0(58), r_L2_1(58), r_L2_0(59));
r_L2_2(58)<= r_L3_3(58);


r_L2_1(59)<= r_L3_1(59);
r_L2_2(59)<= r_L3_2(59);
r_L2_2(59)<= r_L3_3(59);


r_L2_0(60)<= r_L3_0(60);
r_L2_1(60)<= r_L3_1(60);
r_L2_1(60)<= r_L3_2(60);


r_L2_0(61)<= r_L3_0(61);
r_L2_0(61)<= r_L3_1(61);


r_L2_0(62)<= r_L3_0(62);
r_L2_0(62)<= r_L3_1(62);


r_L2_0(63)<= r_L3_0(63);




--STEP L1	d =3:
r_L1_0(0)<= r_L2_0(0);
r_L1_0(0)<= r_L2_1(0);


r_L1_0(1)<= r_L2_0(1);
r_L1_0(1)<= r_L2_1(1);


r_L1_0(2)<= r_L2_0(2);
r_L1_1(2)<= r_L2_1(2);
r_L1_1(2)<= r_L2_2(2);


r_L1_0(3)<= r_L2_0(3);
r_L1_1(3)<= r_L2_1(3);
r_L1_1(3)<= r_L2_2(3);


HA_L1_4: half_adder port map(r_L2_0(4), r_L2_0(4), r_L1_0(4), r_L1_0(5));
r_L1_1(4)<= r_L2_2(4);


FH_L1_5_1: full_adder port map(r_L2_0(5), r_L2_1(5), r_L2_2(5), r_L1_1(5), r_L1_0(6));


FH_L1_6_1: full_adder port map(r_L2_0(6), r_L2_1(6), r_L2_2(6), r_L1_1(6), r_L1_0(7));


FH_L1_7_1: full_adder port map(r_L2_0(7), r_L2_1(7), r_L2_2(7), r_L1_1(7), r_L1_0(8));


FH_L1_8_1: full_adder port map(r_L2_0(8), r_L2_1(8), r_L2_2(8), r_L1_1(8), r_L1_0(9));


FH_L1_9_1: full_adder port map(r_L2_0(9), r_L2_1(9), r_L2_2(9), r_L1_1(9), r_L1_0(10));


FH_L1_10_1: full_adder port map(r_L2_0(10), r_L2_1(10), r_L2_2(10), r_L1_1(10), r_L1_0(11));


FH_L1_11_1: full_adder port map(r_L2_0(11), r_L2_1(11), r_L2_2(11), r_L1_1(11), r_L1_0(12));


FH_L1_12_1: full_adder port map(r_L2_0(12), r_L2_1(12), r_L2_2(12), r_L1_1(12), r_L1_0(13));


FH_L1_13_1: full_adder port map(r_L2_0(13), r_L2_1(13), r_L2_2(13), r_L1_1(13), r_L1_0(14));


FH_L1_14_1: full_adder port map(r_L2_0(14), r_L2_1(14), r_L2_2(14), r_L1_1(14), r_L1_0(15));


FH_L1_15_1: full_adder port map(r_L2_0(15), r_L2_1(15), r_L2_2(15), r_L1_1(15), r_L1_0(16));


FH_L1_16_1: full_adder port map(r_L2_0(16), r_L2_1(16), r_L2_2(16), r_L1_1(16), r_L1_0(17));


FH_L1_17_1: full_adder port map(r_L2_0(17), r_L2_1(17), r_L2_2(17), r_L1_1(17), r_L1_0(18));


FH_L1_18_1: full_adder port map(r_L2_0(18), r_L2_1(18), r_L2_2(18), r_L1_1(18), r_L1_0(19));


FH_L1_19_1: full_adder port map(r_L2_0(19), r_L2_1(19), r_L2_2(19), r_L1_1(19), r_L1_0(20));


FH_L1_20_1: full_adder port map(r_L2_0(20), r_L2_1(20), r_L2_2(20), r_L1_1(20), r_L1_0(21));


FH_L1_21_1: full_adder port map(r_L2_0(21), r_L2_1(21), r_L2_2(21), r_L1_1(21), r_L1_0(22));


FH_L1_22_1: full_adder port map(r_L2_0(22), r_L2_1(22), r_L2_2(22), r_L1_1(22), r_L1_0(23));


FH_L1_23_1: full_adder port map(r_L2_0(23), r_L2_1(23), r_L2_2(23), r_L1_1(23), r_L1_0(24));


FH_L1_24_1: full_adder port map(r_L2_0(24), r_L2_1(24), r_L2_2(24), r_L1_1(24), r_L1_0(25));


FH_L1_25_1: full_adder port map(r_L2_0(25), r_L2_1(25), r_L2_2(25), r_L1_1(25), r_L1_0(26));


FH_L1_26_1: full_adder port map(r_L2_0(26), r_L2_1(26), r_L2_2(26), r_L1_1(26), r_L1_0(27));


FH_L1_27_1: full_adder port map(r_L2_0(27), r_L2_1(27), r_L2_2(27), r_L1_1(27), r_L1_0(28));


FH_L1_28_1: full_adder port map(r_L2_0(28), r_L2_1(28), r_L2_2(28), r_L1_1(28), r_L1_0(29));


FH_L1_29_1: full_adder port map(r_L2_0(29), r_L2_1(29), r_L2_2(29), r_L1_1(29), r_L1_0(30));


FH_L1_30_1: full_adder port map(r_L2_0(30), r_L2_1(30), r_L2_2(30), r_L1_1(30), r_L1_0(31));


FH_L1_31_1: full_adder port map(r_L2_0(31), r_L2_1(31), r_L2_2(31), r_L1_1(31), r_L1_0(32));


FH_L1_32_1: full_adder port map(r_L2_0(32), r_L2_1(32), r_L2_2(32), r_L1_1(32), r_L1_0(33));


FH_L1_33_1: full_adder port map(r_L2_0(33), r_L2_1(33), r_L2_2(33), r_L1_1(33), r_L1_0(34));


FH_L1_34_1: full_adder port map(r_L2_0(34), r_L2_1(34), r_L2_2(34), r_L1_1(34), r_L1_0(35));


FH_L1_35_1: full_adder port map(r_L2_0(35), r_L2_1(35), r_L2_2(35), r_L1_1(35), r_L1_0(36));


FH_L1_36_1: full_adder port map(r_L2_0(36), r_L2_1(36), r_L2_2(36), r_L1_1(36), r_L1_0(37));


FH_L1_37_1: full_adder port map(r_L2_0(37), r_L2_1(37), r_L2_2(37), r_L1_1(37), r_L1_0(38));


FH_L1_38_1: full_adder port map(r_L2_0(38), r_L2_1(38), r_L2_2(38), r_L1_1(38), r_L1_0(39));


FH_L1_39_1: full_adder port map(r_L2_0(39), r_L2_1(39), r_L2_2(39), r_L1_1(39), r_L1_0(40));


FH_L1_40_1: full_adder port map(r_L2_0(40), r_L2_1(40), r_L2_2(40), r_L1_1(40), r_L1_0(41));


FH_L1_41_1: full_adder port map(r_L2_0(41), r_L2_1(41), r_L2_2(41), r_L1_1(41), r_L1_0(42));


FH_L1_42_1: full_adder port map(r_L2_0(42), r_L2_1(42), r_L2_2(42), r_L1_1(42), r_L1_0(43));


FH_L1_43_1: full_adder port map(r_L2_0(43), r_L2_1(43), r_L2_2(43), r_L1_1(43), r_L1_0(44));


FH_L1_44_1: full_adder port map(r_L2_0(44), r_L2_1(44), r_L2_2(44), r_L1_1(44), r_L1_0(45));


FH_L1_45_1: full_adder port map(r_L2_0(45), r_L2_1(45), r_L2_2(45), r_L1_1(45), r_L1_0(46));


FH_L1_46_1: full_adder port map(r_L2_0(46), r_L2_1(46), r_L2_2(46), r_L1_1(46), r_L1_0(47));


FH_L1_47_1: full_adder port map(r_L2_0(47), r_L2_1(47), r_L2_2(47), r_L1_1(47), r_L1_0(48));


FH_L1_48_1: full_adder port map(r_L2_0(48), r_L2_1(48), r_L2_2(48), r_L1_1(48), r_L1_0(49));


FH_L1_49_1: full_adder port map(r_L2_0(49), r_L2_1(49), r_L2_2(49), r_L1_1(49), r_L1_0(50));


FH_L1_50_1: full_adder port map(r_L2_0(50), r_L2_1(50), r_L2_2(50), r_L1_1(50), r_L1_0(51));


FH_L1_51_1: full_adder port map(r_L2_0(51), r_L2_1(51), r_L2_2(51), r_L1_1(51), r_L1_0(52));


FH_L1_52_1: full_adder port map(r_L2_0(52), r_L2_1(52), r_L2_2(52), r_L1_1(52), r_L1_0(53));


FH_L1_53_1: full_adder port map(r_L2_0(53), r_L2_1(53), r_L2_2(53), r_L1_1(53), r_L1_0(54));


FH_L1_54_1: full_adder port map(r_L2_0(54), r_L2_1(54), r_L2_2(54), r_L1_1(54), r_L1_0(55));


FH_L1_55_1: full_adder port map(r_L2_0(55), r_L2_1(55), r_L2_2(55), r_L1_1(55), r_L1_0(56));


FH_L1_56_1: full_adder port map(r_L2_0(56), r_L2_1(56), r_L2_2(56), r_L1_1(56), r_L1_0(57));


FH_L1_57_1: full_adder port map(r_L2_0(57), r_L2_1(57), r_L2_2(57), r_L1_1(57), r_L1_0(58));


FH_L1_58_1: full_adder port map(r_L2_0(58), r_L2_1(58), r_L2_2(58), r_L1_1(58), r_L1_0(59));


FH_L1_59_1: full_adder port map(r_L2_0(59), r_L2_1(59), r_L2_2(59), r_L1_1(59), r_L1_0(60));


HA_L1_60: half_adder port map(r_L2_0(60), r_L2_0(60), r_L1_1(60), r_L1_0(61));


r_L1_1(61)<= r_L2_1(61);
r_L1_1(61)<= r_L2_2(61);


r_L1_0(62)<= r_L2_0(62);
r_L1_0(62)<= r_L2_1(62);


r_L1_0(63)<= r_L2_0(63);




--STEP L0	d =2:
r_L0_0(0)<= r_L1_0(0);
r_L0_0(0)<= r_L1_1(0);


r_L0_0(1)<= r_L1_0(1);
r_L0_0(1)<= r_L1_1(1);


HA_L0_2: half_adder port map(r_L1_0(2), r_L1_0(2), r_L0_0(2), r_L0_0(3));


FH_L0_3_1: full_adder port map(r_L1_0(3), r_L1_1(3), r_L1_2(3), r_L0_1(3), r_L0_0(4));


FH_L0_4_1: full_adder port map(r_L1_0(4), r_L1_1(4), r_L1_2(4), r_L0_1(4), r_L0_0(5));


FH_L0_5_1: full_adder port map(r_L1_0(5), r_L1_1(5), r_L1_2(5), r_L0_1(5), r_L0_0(6));


FH_L0_6_1: full_adder port map(r_L1_0(6), r_L1_1(6), r_L1_2(6), r_L0_1(6), r_L0_0(7));


FH_L0_7_1: full_adder port map(r_L1_0(7), r_L1_1(7), r_L1_2(7), r_L0_1(7), r_L0_0(8));


FH_L0_8_1: full_adder port map(r_L1_0(8), r_L1_1(8), r_L1_2(8), r_L0_1(8), r_L0_0(9));


FH_L0_9_1: full_adder port map(r_L1_0(9), r_L1_1(9), r_L1_2(9), r_L0_1(9), r_L0_0(10));


FH_L0_10_1: full_adder port map(r_L1_0(10), r_L1_1(10), r_L1_2(10), r_L0_1(10), r_L0_0(11));


FH_L0_11_1: full_adder port map(r_L1_0(11), r_L1_1(11), r_L1_2(11), r_L0_1(11), r_L0_0(12));


FH_L0_12_1: full_adder port map(r_L1_0(12), r_L1_1(12), r_L1_2(12), r_L0_1(12), r_L0_0(13));


FH_L0_13_1: full_adder port map(r_L1_0(13), r_L1_1(13), r_L1_2(13), r_L0_1(13), r_L0_0(14));


FH_L0_14_1: full_adder port map(r_L1_0(14), r_L1_1(14), r_L1_2(14), r_L0_1(14), r_L0_0(15));


FH_L0_15_1: full_adder port map(r_L1_0(15), r_L1_1(15), r_L1_2(15), r_L0_1(15), r_L0_0(16));


FH_L0_16_1: full_adder port map(r_L1_0(16), r_L1_1(16), r_L1_2(16), r_L0_1(16), r_L0_0(17));


FH_L0_17_1: full_adder port map(r_L1_0(17), r_L1_1(17), r_L1_2(17), r_L0_1(17), r_L0_0(18));


FH_L0_18_1: full_adder port map(r_L1_0(18), r_L1_1(18), r_L1_2(18), r_L0_1(18), r_L0_0(19));


FH_L0_19_1: full_adder port map(r_L1_0(19), r_L1_1(19), r_L1_2(19), r_L0_1(19), r_L0_0(20));


FH_L0_20_1: full_adder port map(r_L1_0(20), r_L1_1(20), r_L1_2(20), r_L0_1(20), r_L0_0(21));


FH_L0_21_1: full_adder port map(r_L1_0(21), r_L1_1(21), r_L1_2(21), r_L0_1(21), r_L0_0(22));


FH_L0_22_1: full_adder port map(r_L1_0(22), r_L1_1(22), r_L1_2(22), r_L0_1(22), r_L0_0(23));


FH_L0_23_1: full_adder port map(r_L1_0(23), r_L1_1(23), r_L1_2(23), r_L0_1(23), r_L0_0(24));


FH_L0_24_1: full_adder port map(r_L1_0(24), r_L1_1(24), r_L1_2(24), r_L0_1(24), r_L0_0(25));


FH_L0_25_1: full_adder port map(r_L1_0(25), r_L1_1(25), r_L1_2(25), r_L0_1(25), r_L0_0(26));


FH_L0_26_1: full_adder port map(r_L1_0(26), r_L1_1(26), r_L1_2(26), r_L0_1(26), r_L0_0(27));


FH_L0_27_1: full_adder port map(r_L1_0(27), r_L1_1(27), r_L1_2(27), r_L0_1(27), r_L0_0(28));


FH_L0_28_1: full_adder port map(r_L1_0(28), r_L1_1(28), r_L1_2(28), r_L0_1(28), r_L0_0(29));


FH_L0_29_1: full_adder port map(r_L1_0(29), r_L1_1(29), r_L1_2(29), r_L0_1(29), r_L0_0(30));


FH_L0_30_1: full_adder port map(r_L1_0(30), r_L1_1(30), r_L1_2(30), r_L0_1(30), r_L0_0(31));


FH_L0_31_1: full_adder port map(r_L1_0(31), r_L1_1(31), r_L1_2(31), r_L0_1(31), r_L0_0(32));


FH_L0_32_1: full_adder port map(r_L1_0(32), r_L1_1(32), r_L1_2(32), r_L0_1(32), r_L0_0(33));


FH_L0_33_1: full_adder port map(r_L1_0(33), r_L1_1(33), r_L1_2(33), r_L0_1(33), r_L0_0(34));


FH_L0_34_1: full_adder port map(r_L1_0(34), r_L1_1(34), r_L1_2(34), r_L0_1(34), r_L0_0(35));


FH_L0_35_1: full_adder port map(r_L1_0(35), r_L1_1(35), r_L1_2(35), r_L0_1(35), r_L0_0(36));


FH_L0_36_1: full_adder port map(r_L1_0(36), r_L1_1(36), r_L1_2(36), r_L0_1(36), r_L0_0(37));


FH_L0_37_1: full_adder port map(r_L1_0(37), r_L1_1(37), r_L1_2(37), r_L0_1(37), r_L0_0(38));


FH_L0_38_1: full_adder port map(r_L1_0(38), r_L1_1(38), r_L1_2(38), r_L0_1(38), r_L0_0(39));


FH_L0_39_1: full_adder port map(r_L1_0(39), r_L1_1(39), r_L1_2(39), r_L0_1(39), r_L0_0(40));


FH_L0_40_1: full_adder port map(r_L1_0(40), r_L1_1(40), r_L1_2(40), r_L0_1(40), r_L0_0(41));


FH_L0_41_1: full_adder port map(r_L1_0(41), r_L1_1(41), r_L1_2(41), r_L0_1(41), r_L0_0(42));


FH_L0_42_1: full_adder port map(r_L1_0(42), r_L1_1(42), r_L1_2(42), r_L0_1(42), r_L0_0(43));


FH_L0_43_1: full_adder port map(r_L1_0(43), r_L1_1(43), r_L1_2(43), r_L0_1(43), r_L0_0(44));


FH_L0_44_1: full_adder port map(r_L1_0(44), r_L1_1(44), r_L1_2(44), r_L0_1(44), r_L0_0(45));


FH_L0_45_1: full_adder port map(r_L1_0(45), r_L1_1(45), r_L1_2(45), r_L0_1(45), r_L0_0(46));


FH_L0_46_1: full_adder port map(r_L1_0(46), r_L1_1(46), r_L1_2(46), r_L0_1(46), r_L0_0(47));


FH_L0_47_1: full_adder port map(r_L1_0(47), r_L1_1(47), r_L1_2(47), r_L0_1(47), r_L0_0(48));


FH_L0_48_1: full_adder port map(r_L1_0(48), r_L1_1(48), r_L1_2(48), r_L0_1(48), r_L0_0(49));


FH_L0_49_1: full_adder port map(r_L1_0(49), r_L1_1(49), r_L1_2(49), r_L0_1(49), r_L0_0(50));


FH_L0_50_1: full_adder port map(r_L1_0(50), r_L1_1(50), r_L1_2(50), r_L0_1(50), r_L0_0(51));


FH_L0_51_1: full_adder port map(r_L1_0(51), r_L1_1(51), r_L1_2(51), r_L0_1(51), r_L0_0(52));


FH_L0_52_1: full_adder port map(r_L1_0(52), r_L1_1(52), r_L1_2(52), r_L0_1(52), r_L0_0(53));


FH_L0_53_1: full_adder port map(r_L1_0(53), r_L1_1(53), r_L1_2(53), r_L0_1(53), r_L0_0(54));


FH_L0_54_1: full_adder port map(r_L1_0(54), r_L1_1(54), r_L1_2(54), r_L0_1(54), r_L0_0(55));


FH_L0_55_1: full_adder port map(r_L1_0(55), r_L1_1(55), r_L1_2(55), r_L0_1(55), r_L0_0(56));


FH_L0_56_1: full_adder port map(r_L1_0(56), r_L1_1(56), r_L1_2(56), r_L0_1(56), r_L0_0(57));


FH_L0_57_1: full_adder port map(r_L1_0(57), r_L1_1(57), r_L1_2(57), r_L0_1(57), r_L0_0(58));


FH_L0_58_1: full_adder port map(r_L1_0(58), r_L1_1(58), r_L1_2(58), r_L0_1(58), r_L0_0(59));


FH_L0_59_1: full_adder port map(r_L1_0(59), r_L1_1(59), r_L1_2(59), r_L0_1(59), r_L0_0(60));


FH_L0_60_1: full_adder port map(r_L1_0(60), r_L1_1(60), r_L1_2(60), r_L0_1(60), r_L0_0(61));


FH_L0_61_1: full_adder port map(r_L1_0(61), r_L1_1(61), r_L1_2(61), r_L0_1(61), r_L0_0(62));


HA_L0_62: half_adder port map(r_L1_0(62), r_L1_0(62), r_L0_1(62), r_L0_0(63));


r_L0_1(63)<= r_L1_1(63);


Z <=  signed(r_L0_0) + signed(r_L0_1);

end architecture arch;