;=================================================
; Name: Hsiang-Yin Hsieh
; Email: hhsie011@ucr.edu
; 
; Lab: lab 6, ex 3
; Lab section: 22
; TA: Jang-Shin Enoch Lin
; 
;=================================================
;Algorithm:
;Accept input from user or hard-code input into memory
;Enter loop
;If input is positive, add input to itself.
;If input is negative, add input to itself and then add 1.
;Iterate 15 times (LC-3 16-bit addressable)
;Exit loop
;If input is negative, perform logical AND on input with mask 0111 1111 1111 1111.
;If input is positive, we are done.
