Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 886e8a4fd10e457ea86fd572585bfb75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ADC_Demo_behav xil_defaultlib.ADC_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'aRst_n' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Trigger_Gate' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:81]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 18 for port 'Period' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:46]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 21 for port 'Period' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:66]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'addrb' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/Driver_ADC.v:75]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 18 for port 'Offset' [D:/A08/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/new/ADC_Demo.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=55.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync_6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge_5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync__parameteriz...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.rgb2dvi_0_ClockGen
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_0
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_1
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_2
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_3
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_4
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge
Compiling module xil_defaultlib.rgb2dvi_0_rgb2dvi
Compiling module xil_defaultlib.rgb2dvi_0
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.Freq_Cal
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.Wave_Ram_bindec
Compiling module xil_defaultlib.Wave_Ram_bindec_0
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_mux__parame...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_top
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.Wave_Ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Wave_Ram
Compiling module xil_defaultlib.Driver_ADC
Compiling module xil_defaultlib.Wave_Generator
Compiling module xil_defaultlib.ADC_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_Demo_behav
