//* ========== Instance parameters for MCLK peripheral ========== */
const
  MCLK_APBBMASK_PORT_Pos      = 0;            //(MCLK_APBBMASK) PORT APB Clock Enable */
  MCLK_APBBMASK_PORT          = ($1 shl MCLK_APBBMASK_PORT_Pos);
  MCLK_APBBMASK_DSU_Pos       = 1;            //(MCLK_APBBMASK) DSU APB Clock Enable */
  MCLK_APBBMASK_DSU           = ($1 shl MCLK_APBBMASK_DSU_Pos);
  MCLK_APBBMASK_NVMCTRL_Pos   = 2;            //(MCLK_APBBMASK) NVMCTRL APB Clock Enable */
  MCLK_APBBMASK_NVMCTRL       = ($1 shl MCLK_APBBMASK_NVMCTRL_Pos);
  MCLK_APBBMASK_HMATRIXHS_Pos = 5;            //(MCLK_APBBMASK) HMATRIXHS APB Clock Enable */
  MCLK_APBBMASK_HMATRIXHS     = ($1 shl MCLK_APBBMASK_HMATRIXHS_Pos);


  MCLK_APBCMASK_EVSYS_Pos    = 0;            //(MCLK_APBCMASK) EVSYS APB Clock Enable */
  MCLK_APBCMASK_EVSYS        = ($1 shl MCLK_APBCMASK_EVSYS_Pos);
  MCLK_APBCMASK_SERCOM0_Pos  = 1;            //(MCLK_APBCMASK) SERCOM0 APB Clock Enable */
  MCLK_APBCMASK_SERCOM0      = ($1 shl MCLK_APBCMASK_SERCOM0_Pos);
  MCLK_APBCMASK_SERCOM1_Pos  = 2;            //(MCLK_APBCMASK) SE;RCOM1 APB Clock Enable */
  MCLK_APBCMASK_SERCOM1      = ($1 shl MCLK_APBCMASK_SERCOM1_Pos);
  MCLK_APBCMASK_SERCOM2_Pos  = 3;            //(MCLK_APBCMASK) SERCOM2 APB Clock Enable */
  MCLK_APBCMASK_SERCOM2      = ($1 shl MCLK_APBCMASK_SERCOM2_Pos);
  MCLK_APBCMASK_SERCOM3_Pos  = 4;            //(MCLK_APBCMASK) SERCOM3 APB Clock Enable */
  MCLK_APBCMASK_SERCOM3      = ($1 shl MCLK_APBCMASK_SERCOM3_Pos);
  MCLK_APBCMASK_SERCOM4_Pos  = 5;            //(MCLK_APBCMASK) SERCOM4 APB Clock Enable */
  MCLK_APBCMASK_SERCOM4      = ($1 shl MCLK_APBCMASK_SERCOM4_Pos);
  MCLK_APBCMASK_SERCOM5_Pos  = 6;            //(MCLK_APBCMASK) SERCOM5 APB Clock Enable */
  MCLK_APBCMASK_SERCOM5      = ($1 shl MCLK_APBCMASK_SERCOM5_Pos);
  MCLK_APBCMASK_TCC0_Pos     = 9;            //(MCLK_APBCMASK) TCC0 APB Clock Enable */
  MCLK_APBCMASK_TCC0         = ($1 shl MCLK_APBCMASK_TCC0_Pos);
  MCLK_APBCMASK_TCC1_Pos     = 10;           //(MCLK_APBCMASK) TCC1 APB Clock Enable */
  MCLK_APBCMASK_TCC1         = ($1 shl MCLK_APBCMASK_TCC1_Pos);
  MCLK_APBCMASK_TCC2_Pos     = 11;           //(MCLK_APBCMASK) TCC2 APB Clock Enable */
  MCLK_APBCMASK_TCC2         = ($1 shl MCLK_APBCMASK_TCC2_Pos);
  MCLK_APBCMASK_TC0_Pos      = 12;           //(MCLK_APBCMASK) TC0 APB Clock Enable */
  MCLK_APBCMASK_TC0          = ($1 shl MCLK_APBCMASK_TC0_Pos);
  MCLK_APBCMASK_TC1_Pos      = 13;           //(MCLK_APBCMASK) TC1 APB Clock Enable */
  MCLK_APBCMASK_TC1          = ($1 shl MCLK_APBCMASK_TC1_Pos);
  MCLK_APBCMASK_TC2_Pos      = 14;           //(MCLK_APBCMASK) TC2 APB Clock Enable */
  MCLK_APBCMASK_TC2          = ($1 shl MCLK_APBCMASK_TC2_Pos);
  MCLK_APBCMASK_TC3_Pos      = 15;           //(MCLK_APBCMASK) TC3 APB Clock Enable */
  MCLK_APBCMASK_TC3          = ($1 shl MCLK_APBCMASK_TC3_Pos);
  MCLK_APBCMASK_TC4_Pos      = 16;           //(MCLK_APBCMASK) TC4 APB Clock Enable */
  MCLK_APBCMASK_TC4          = ($1 shl MCLK_APBCMASK_TC4_Pos);
  MCLK_APBCMASK_ADC0_Pos     = 17;           //(MCLK_APBCMASK) ADC0 APB Clock Enable */
  MCLK_APBCMASK_ADC0         = ($1 shl MCLK_APBCMASK_ADC0_Pos);
  MCLK_APBCMASK_ADC1_Pos     = 18;           //(MCLK_APBCMASK) ADC1 APB Clock Enable */
  MCLK_APBCMASK_ADC1         = ($1 shl MCLK_APBCMASK_ADC1_Pos);
  MCLK_APBCMASK_SDADC_Pos    = 19;           //(MCLK_APBCMASK) SDADC APB Clock Enable */
  MCLK_APBCMASK_SDADC        = ($1 shl MCLK_APBCMASK_SDADC_Pos);
  MCLK_APBCMASK_AC_Pos       = 20;           //(MCLK_APBCMASK) AC APB Clock Enable */
  MCLK_APBCMASK_AC           = ($1 shl MCLK_APBCMASK_AC_Pos);
  MCLK_APBCMASK_DAC_Pos      = 21;           //(MCLK_APBCMASK) DAC APB Clock Enable */
  MCLK_APBCMASK_DAC          = ($1 shl MCLK_APBCMASK_DAC_Pos);
  MCLK_APBCMASK_PTC_Pos      = 22;           //(MCLK_APBCMASK) PTC APB Clock Enable */
  MCLK_APBCMASK_PTC          = ($1 shl MCLK_APBCMASK_PTC_Pos);
  MCLK_APBCMASK_CCL_Pos      = 23;           //(MCLK_APBCMASK) CCL APB Clock Enable */
  MCLK_APBCMASK_CCL          = ($1 shl MCLK_APBCMASK_CCL_Pos);
  MCLK_APBCMASK_TAL_Pos      = 24;           //(MCLK_APBCMASK) TAL APB Clock Enable */
  MCLK_APBCMASK_TAL          = ($1 shl MCLK_APBCMASK_TAL_Pos);
