{
  "module_name": "phy-qcom-qmp-pcs-v3.h",
  "hash_id": "c46416f6ad59edd34e2b3c2032fd29265658279a9782e23c17f8207e54c9cb5d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v3.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_PCS_V3_H_\n#define QCOM_PHY_QMP_PCS_V3_H_\n\n \n#define QPHY_V3_PCS_SW_RESET\t\t\t\t0x000\n#define QPHY_V3_PCS_POWER_DOWN_CONTROL\t\t\t0x004\n#define QPHY_V3_PCS_START_CONTROL\t\t\t0x008\n#define QPHY_V3_PCS_TXMGN_V0\t\t\t\t0x00c\n#define QPHY_V3_PCS_TXMGN_V1\t\t\t\t0x010\n#define QPHY_V3_PCS_TXMGN_V2\t\t\t\t0x014\n#define QPHY_V3_PCS_TXMGN_V3\t\t\t\t0x018\n#define QPHY_V3_PCS_TXMGN_V4\t\t\t\t0x01c\n#define QPHY_V3_PCS_TXMGN_LS\t\t\t\t0x020\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_V0\t\t\t0x024\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0\t\t\t0x028\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_V1\t\t\t0x02c\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1\t\t\t0x030\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_V2\t\t\t0x034\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2\t\t\t0x038\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_V3\t\t\t0x03c\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3\t\t\t0x040\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_V4\t\t\t0x044\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4\t\t\t0x048\n#define QPHY_V3_PCS_TXDEEMPH_M6DB_LS\t\t\t0x04c\n#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS\t\t\t0x050\n#define QPHY_V3_PCS_ENDPOINT_REFCLK_DRIVE\t\t0x054\n#define QPHY_V3_PCS_RX_IDLE_DTCT_CNTRL\t\t\t0x058\n#define QPHY_V3_PCS_RATE_SLEW_CNTRL\t\t\t0x05c\n#define QPHY_V3_PCS_POWER_STATE_CONFIG1\t\t\t0x060\n#define QPHY_V3_PCS_POWER_STATE_CONFIG2\t\t\t0x064\n#define QPHY_V3_PCS_POWER_STATE_CONFIG3\t\t\t0x068\n#define QPHY_V3_PCS_POWER_STATE_CONFIG4\t\t\t0x06c\n#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L\t\t0x070\n#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H\t\t0x074\n#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L\t\t\t0x078\n#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H\t\t\t0x07c\n#define QPHY_V3_PCS_LOCK_DETECT_CONFIG1\t\t\t0x080\n#define QPHY_V3_PCS_LOCK_DETECT_CONFIG2\t\t\t0x084\n#define QPHY_V3_PCS_LOCK_DETECT_CONFIG3\t\t\t0x088\n#define QPHY_V3_PCS_TSYNC_RSYNC_TIME\t\t\t0x08c\n#define QPHY_V3_PCS_SIGDET_LOW_2_IDLE_TIME\t\t0x090\n#define QPHY_V3_PCS_BEACON_2_IDLE_TIME_L\t\t0x094\n#define QPHY_V3_PCS_BEACON_2_IDLE_TIME_H\t\t0x098\n#define QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_SYSCLK\t\t0x09c\n#define QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK\t\t0x0a0\n#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK\t\t0x0a4\n#define QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME\t\t0x0a8\n#define QPHY_V3_PCS_LFPS_DET_HIGH_COUNT_VAL\t\t0x0ac\n#define QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK\t\t0x0b0\n#define QPHY_V3_PCS_LFPS_TX_END_CNT_P2U3_START\t\t0x0b4\n#define QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME\t\t0x0b8\n#define QPHY_V3_PCS_RXEQTRAINING_RUN_TIME\t\t0x0bc\n#define QPHY_V3_PCS_TXONESZEROS_RUN_LENGTH\t\t0x0c0\n#define QPHY_V3_PCS_FLL_CNTRL1\t\t\t\t0x0c4\n#define QPHY_V3_PCS_FLL_CNTRL2\t\t\t\t0x0c8\n#define QPHY_V3_PCS_FLL_CNT_VAL_L\t\t\t0x0cc\n#define QPHY_V3_PCS_FLL_CNT_VAL_H_TOL\t\t\t0x0d0\n#define QPHY_V3_PCS_FLL_MAN_CODE\t\t\t0x0d4\n#define QPHY_V3_PCS_AUTONOMOUS_MODE_CTRL\t\t0x0d8\n#define QPHY_V3_PCS_LFPS_RXTERM_IRQ_CLEAR\t\t0x0dc\n#define QPHY_V3_PCS_ARCVR_DTCT_EN_PERIOD\t\t0x0e0\n#define QPHY_V3_PCS_ARCVR_DTCT_CM_DLY\t\t\t0x0e4\n#define QPHY_V3_PCS_ALFPS_DEGLITCH_VAL\t\t\t0x0e8\n#define QPHY_V3_PCS_INSIG_SW_CTRL1\t\t\t0x0ec\n#define QPHY_V3_PCS_INSIG_SW_CTRL2\t\t\t0x0f0\n#define QPHY_V3_PCS_INSIG_SW_CTRL3\t\t\t0x0f4\n#define QPHY_V3_PCS_INSIG_MX_CTRL1\t\t\t0x0f8\n#define QPHY_V3_PCS_INSIG_MX_CTRL2\t\t\t0x0fc\n#define QPHY_V3_PCS_INSIG_MX_CTRL3\t\t\t0x100\n#define QPHY_V3_PCS_OUTSIG_SW_CTRL1\t\t\t0x104\n#define QPHY_V3_PCS_OUTSIG_MX_CTRL1\t\t\t0x108\n#define QPHY_V3_PCS_CLK_DEBUG_BYPASS_CTRL\t\t0x10c\n#define QPHY_V3_PCS_TEST_CONTROL\t\t\t0x110\n#define QPHY_V3_PCS_TEST_CONTROL2\t\t\t0x114\n#define QPHY_V3_PCS_TEST_CONTROL3\t\t\t0x118\n#define QPHY_V3_PCS_TEST_CONTROL4\t\t\t0x11c\n#define QPHY_V3_PCS_TEST_CONTROL5\t\t\t0x120\n#define QPHY_V3_PCS_TEST_CONTROL6\t\t\t0x124\n#define QPHY_V3_PCS_TEST_CONTROL7\t\t\t0x128\n#define QPHY_V3_PCS_COM_RESET_CONTROL\t\t\t0x12c\n#define QPHY_V3_PCS_BIST_CTRL\t\t\t\t0x130\n#define QPHY_V3_PCS_PRBS_POLY0\t\t\t\t0x134\n#define QPHY_V3_PCS_PRBS_POLY1\t\t\t\t0x138\n#define QPHY_V3_PCS_PRBS_SEED0\t\t\t\t0x13c\n#define QPHY_V3_PCS_PRBS_SEED1\t\t\t\t0x140\n#define QPHY_V3_PCS_FIXED_PAT_CTRL\t\t\t0x144\n#define QPHY_V3_PCS_FIXED_PAT0\t\t\t\t0x148\n#define QPHY_V3_PCS_FIXED_PAT1\t\t\t\t0x14c\n#define QPHY_V3_PCS_FIXED_PAT2\t\t\t\t0x150\n#define QPHY_V3_PCS_FIXED_PAT3\t\t\t\t0x154\n#define QPHY_V3_PCS_COM_CLK_SWITCH_CTRL\t\t\t0x158\n#define QPHY_V3_PCS_ELECIDLE_DLY_SEL\t\t\t0x15c\n#define QPHY_V3_PCS_SPARE1\t\t\t\t0x160\n#define QPHY_V3_PCS_BIST_CHK_ERR_CNT_L_STATUS\t\t0x164\n#define QPHY_V3_PCS_BIST_CHK_ERR_CNT_H_STATUS\t\t0x168\n#define QPHY_V3_PCS_BIST_CHK_STATUS\t\t\t0x16c\n#define QPHY_V3_PCS_LFPS_RXTERM_IRQ_SOURCE_STATUS\t0x170\n#define QPHY_V3_PCS_PCS_STATUS\t\t\t\t0x174\n#define QPHY_V3_PCS_PCS_STATUS2\t\t\t\t0x178\n#define QPHY_V3_PCS_PCS_STATUS3\t\t\t\t0x17c\n#define QPHY_V3_PCS_COM_RESET_STATUS\t\t\t0x180\n#define QPHY_V3_PCS_OSC_DTCT_STATUS\t\t\t0x184\n#define QPHY_V3_PCS_REVISION_ID0\t\t\t0x188\n#define QPHY_V3_PCS_REVISION_ID1\t\t\t0x18c\n#define QPHY_V3_PCS_REVISION_ID2\t\t\t0x190\n#define QPHY_V3_PCS_REVISION_ID3\t\t\t0x194\n#define QPHY_V3_PCS_DEBUG_BUS_0_STATUS\t\t\t0x198\n#define QPHY_V3_PCS_DEBUG_BUS_1_STATUS\t\t\t0x19c\n#define QPHY_V3_PCS_DEBUG_BUS_2_STATUS\t\t\t0x1a0\n#define QPHY_V3_PCS_DEBUG_BUS_3_STATUS\t\t\t0x1a4\n#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK_MSB\t0x1a8\n#define QPHY_V3_PCS_OSC_DTCT_ACTIONS\t\t\t0x1ac\n#define QPHY_V3_PCS_SIGDET_CNTRL\t\t\t0x1b0\n#define QPHY_V3_PCS_IDAC_CAL_CNTRL\t\t\t0x1b4\n#define QPHY_V3_PCS_CMN_ACK_OUT_SEL\t\t\t0x1b8\n#define QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME_SYSCLK\t0x1bc\n#define QPHY_V3_PCS_AUTONOMOUS_MODE_STATUS\t\t0x1c0\n#define QPHY_V3_PCS_ENDPOINT_REFCLK_CNTRL\t\t0x1c4\n#define QPHY_V3_PCS_EPCLK_PRE_PLL_LOCK_DLY_SYSCLK\t0x1c8\n#define QPHY_V3_PCS_EPCLK_PRE_PLL_LOCK_DLY_AUXCLK\t0x1cc\n#define QPHY_V3_PCS_EPCLK_DLY_COUNT_VAL_L\t\t0x1d0\n#define QPHY_V3_PCS_EPCLK_DLY_COUNT_VAL_H\t\t0x1d4\n#define QPHY_V3_PCS_RX_SIGDET_LVL\t\t\t0x1d8\n#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB\t0x1dc\n#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB\t0x1e0\n#define QPHY_V3_PCS_AUTONOMOUS_MODE_CTRL2\t\t0x1e4\n#define QPHY_V3_PCS_RXTERMINATION_DLY_SEL\t\t0x1e8\n#define QPHY_V3_PCS_LFPS_PER_TIMER_VAL\t\t\t0x1ec\n#define QPHY_V3_PCS_SIGDET_STARTUP_TIMER_VAL\t\t0x1f0\n#define QPHY_V3_PCS_LOCK_DETECT_CONFIG4\t\t\t0x1f4\n#define QPHY_V3_PCS_RX_SIGDET_DTCT_CNTRL\t\t0x1f8\n#define QPHY_V3_PCS_PCS_STATUS4\t\t\t\t0x1fc\n#define QPHY_V3_PCS_PCS_STATUS4_CLEAR\t\t\t0x200\n#define QPHY_V3_PCS_DEC_ERROR_COUNT_STATUS\t\t0x204\n#define QPHY_V3_PCS_COMMA_POS_STATUS\t\t\t0x208\n#define QPHY_V3_PCS_REFGEN_REQ_CONFIG1\t\t\t0x20c\n#define QPHY_V3_PCS_REFGEN_REQ_CONFIG2\t\t\t0x210\n#define QPHY_V3_PCS_REFGEN_REQ_CONFIG3\t\t\t0x214\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}