Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "synch_manager_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/synch_manager_wrapper.ngc"

---- Source Options
Top Module Name                    : synch_manager_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/synch_manager_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v1_00_b.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_d.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dly1_mux.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd" in Library ipif_common_v1_00_d.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_calc.vhd" in Library ipif_common_v1_00_d.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/common.vhd" in Library opb_SynchManager_v1_00_c.
Package <common> compiled.
Package body <common> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_wr.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dpram_select.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/srl16_fifo.vhd" in Library opb_ipif_v2_00_h.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_rd.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_reset.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_d.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_d.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" in Library opb_ipif_v2_00_h.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/mutex_store.vhd" in Library opb_SynchManager_v1_00_c.
Entity <mutex_store> compiled.
Entity <mutex_store> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/thread_store.vhd" in Library opb_SynchManager_v1_00_c.
Entity <thread_store> compiled.
Entity <thread_store> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/send_store.vhd" in Library opb_SynchManager_v1_00_c.
Entity <send_store> compiled.
Entity <send_store> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/lock_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <lock_fsm> compiled.
Entity <lock_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/unlock_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <unlock_fsm> compiled.
Entity <unlock_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/trylock_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <trylock_fsm> compiled.
Entity <trylock_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/count_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <count_fsm> compiled.
Entity <count_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/kind_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <kind_fsm> compiled.
Entity <kind_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/owner_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <owner_fsm> compiled.
Entity <owner_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/result_fsm.vhd" in Library opb_SynchManager_v1_00_c.
Entity <result_fsm> compiled.
Entity <result_fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd" in Library opb_ipif_v2_00_h.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd" in Library opb_ipif_v2_00_h.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/reset_control.vhd" in Library opb_ipif_v2_00_h.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v2_00_h.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/slave.vhd" in Library opb_SynchManager_v1_00_c.
Entity <slave> compiled.
Entity <slave> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/master.vhd" in Library opb_SynchManager_v1_00_c.
Entity <master> compiled.
Entity <master> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" in Library opb_SynchManager_v1_00_c.
Entity <opb_SynchManager> compiled.
Entity <opb_SynchManager> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/synch_manager_wrapper.vhd" in Library work.
Entity <synch_manager_wrapper> compiled.
Entity <synch_manager_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <synch_manager_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_synchmanager> in library <opb_SynchManager_v1_00_c> (architecture <imp>) with generics.
	C_BASEADDR = "00010011000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010011111111111111111111111111"
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_SCHED_BADDR = "00010001000000000000000000000000"
	C_SCHED_HADDR = "00010001000000001111111111111111"
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32,32,32)
	C_ARD_ID_ARRAY = (101,102,103,104,105,106,107)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = 1
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <slave> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_MAX_AR_DWIDTH = 32
	C_NUM_ADDR_RNG = 7
	C_NUM_CE = 1
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256

Analyzing hierarchy for entity <master> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_BASEADDR = "00010011000000000000000000000000"
	C_DWIDTH = 32
	C_HIGHADDR = "00010011111111111111111111111111"
	C_MAX_AR_DWIDTH = 32
	C_NUM_ADDR_RNG = 7
	C_NUM_CE = 1
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256
	C_RESULT_BASEADDR = "00010011000001100000000000000000"
	C_SCHED_BASEADDR = "00010001000000000000000000000000"

Analyzing hierarchy for entity <master_attachment> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 5
	C_MASTER_ARB_MODEL = 0
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <address_decoder> in library <opb_ipif_v2_00_h> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32,32,32)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1)
	C_BUS_AWIDTH = 19
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32

Analyzing hierarchy for entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <slave_attachment> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010011000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <ipif_common_v1_00_d> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <mutex_store> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <thread_store> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <send_store> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <lock_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <unlock_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <trylock_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <count_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <kind_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <owner_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <result_fsm> in library <opb_SynchManager_v1_00_c> (architecture <behavioral>) with generics.
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8

Analyzing hierarchy for entity <addr_load_and_incr> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_BUS_WIDTH = 30

Analyzing hierarchy for entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 4
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "0000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "0010000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "0100000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "0110000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "1000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "1010000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 19
	C_BAR = "1100000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000010000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000100000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000110000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001010000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001100000000000000000"

Analyzing hierarchy for entity <ld_arith_reg2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <srl_fifo_rbu> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <synch_manager_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <synch_manager_wrapper> analyzed. Unit <synch_manager_wrapper> generated.

Analyzing generic Entity <opb_synchmanager> in library <opb_SynchManager_v1_00_c> (Architecture <imp>).
	C_BASEADDR = "00010011000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010011111111111111111111111111"
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_SCHED_BADDR = "00010001000000000000000000000000"
	C_SCHED_HADDR = "00010001000000001111111111111111"
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'Bus2IP_CE' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'Bus2IP_IPMstTrans' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'Bus2IP_Burst' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'Bus2IP_DMA_Ack' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd" line 502: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
Entity <opb_synchmanager> analyzed. Unit <opb_synchmanager> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32,32,32)
	C_ARD_ID_ARRAY = (101,102,103,104,105,106,107)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (0)
	C_DMA_INTR_COALESCE_ARRAY = (0)
	C_DMA_LENGTH_WIDTH_ARRAY = (0)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = 1
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" line 1188: Unconnected output port 'Addr_Match' of component 'address_decoder'.
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <master_attachment> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DMA_ONLY = false
	C_IP_MSTR_ONLY = true
	C_MA2SA_NUM_WIDTH = 5
	C_MASTER_ARB_MODEL = 0
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
    Set user-defined property "INIT =  AAAE" for instance <I_LUT4> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate_0[30].I_FDRE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Mn_ABus_byte_bits_vector_Generate_1[31].I_FDRE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_RDRE_CE_D1> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[0].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[1].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[2].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[3].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[4].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[5].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[6].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[7].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[8].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[9].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[10].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[11].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[12].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[13].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[14].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[15].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[16].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[17].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[18].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[19].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[20].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[21].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[22].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[23].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[24].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[25].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[26].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[27].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[28].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[29].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <INCLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I> in unit <master_attachment>.
    Set user-defined property "INIT =  E" for instance <I_SeqAddr_BusLock_LUT2> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_BusLock> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_SeqAddr> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <I_FDRE_Mn_RNW> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> in unit <master_attachment>.
    Set user-defined property "INIT =  0" for instance <Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> in unit <master_attachment>.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'FIFO_Full' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'FIFO_Empty' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Addr' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Underflow' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" line 604: Unconnected output port 'Overflow' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <master_attachment> analyzed. Unit <master_attachment> generated.

Analyzing generic Entity <addr_load_and_incr> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_BUS_WIDTH = 30
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[0].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[1].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[2].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[3].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[4].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[5].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[6].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[7].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[8].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[9].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[10].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[11].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[12].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[13].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[14].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[15].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[16].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[17].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[18].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[19].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[20].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[21].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[22].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[23].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[24].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[25].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[26].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[27].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 120: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <Load_and_increment_vector_Generate[28].I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 132: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 139: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 148: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 157: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  1BE4" for instance <I_LUT4_add_incr> in unit <addr_load_and_incr>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 169: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 176: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" line 185: Instantiating black box module <MUXCY_L>.
Entity <addr_load_and_incr> analyzed. Unit <addr_load_and_incr> generated.

Analyzing generic Entity <srl_fifo_rbu.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 4
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
Entity <srl_fifo_rbu.1> analyzed. Unit <srl_fifo_rbu.1> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <address_decoder> in library <opb_ipif_v2_00_h> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,32,32,32)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1)
	C_BUS_AWIDTH = 19
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[0].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[1].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[2].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[3].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[4].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[5].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[6].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[1].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[2].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[3].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[4].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[4].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[4].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[5].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[5].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[5].REGWRCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[6].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[6].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[6].REGWRCE_FF_I> in unit <address_decoder>.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "0000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "0010000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "0100000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "0110000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "1000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <pselect.6> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "1010000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.6> analyzed. Unit <pselect.6> generated.

Analyzing generic Entity <pselect.7> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 3
	C_AW = 19
	C_BAR = "1100000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.7> analyzed. Unit <pselect.7> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing Entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux_blk> analyzed. Unit <ip2bus_srmux_blk> generated.

Analyzing Entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux> analyzed. Unit <ip2bus_srmux> generated.

Analyzing generic Entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
    Set user-defined property "KEEP =  TRUE" for signal <reg_addr_plus1>.
Entity <bus2ip_amux> analyzed. Unit <bus2ip_amux> generated.

Analyzing generic Entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux_blk> analyzed. Unit <ip2bus_dmux_blk> generated.

Analyzing generic Entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux> analyzed. Unit <ip2bus_dmux> generated.

Analyzing generic Entity <slave_attachment> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010011000000000000000000000000",
	                          "0000000000000000000000000000000000010011000000001111111111111100",
	                          "0000000000000000000000000000000000010011000000010000000000000000",
	                          "0000000000000000000000000000000000010011000000011111111111111100",
	                          "0000000000000000000000000000000000010011000000100000000000000000",
	                          "0000000000000000000000000000000000010011000000101111111111111100",
	                          "0000000000000000000000000000000000010011000000110000000000000000",
	                          "0000000000000000000000000000000000010011000000111111111111111100",
	                          "0000000000000000000000000000000000010011000001000000000000000000",
	                          "0000000000000000000000000000000000010011000001001111111111111100",
	                          "0000000000000000000000000000000000010011000001010000000000000000",
	                          "0000000000000000000000000000000000010011000001011111111111111100",
	                          "0000000000000000000000000000000000010011000001100000000000000000",
	                          "0000000000000000000000000000000000010011000001101111111111111100")
	C_DEV_ADDR_DECODE_WIDTH = 13
	C_DEV_BASEADDR = "00010011000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'FIFO_Full' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'Underflow' of component 'srl_fifo_rbu'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" line 1714: Unconnected output port 'Overflow' of component 'srl_fifo_rbu'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <pselect.8> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.8> analyzed. Unit <pselect.8> generated.

Analyzing generic Entity <pselect.9> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000010000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.9> analyzed. Unit <pselect.9> generated.

Analyzing generic Entity <pselect.10> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000100000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.10> analyzed. Unit <pselect.10> generated.

Analyzing generic Entity <pselect.11> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000000110000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.11> analyzed. Unit <pselect.11> generated.

Analyzing generic Entity <pselect.12> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.12> analyzed. Unit <pselect.12> generated.

Analyzing generic Entity <pselect.13> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001010000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.13> analyzed. Unit <pselect.13> generated.

Analyzing generic Entity <pselect.14> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00010011000001100000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.14> analyzed. Unit <pselect.14> generated.

Analyzing generic Entity <ld_arith_reg2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 310: Instantiating black box module <FDRE>.
Entity <ld_arith_reg2> analyzed. Unit <ld_arith_reg2> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <srl_fifo_rbu.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 32
	C_XON = false
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 279: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 286: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 292: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" line 310: Instantiating black box module <SRL16E>.
Entity <srl_fifo_rbu.2> analyzed. Unit <srl_fifo_rbu.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <ipif_common_v1_00_d> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <slave> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_MAX_AR_DWIDTH = 32
	C_NUM_ADDR_RNG = 7
	C_NUM_CE = 1
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256
Entity <slave> analyzed. Unit <slave> generated.

Analyzing generic Entity <mutex_store> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <mutex_store> analyzed. Unit <mutex_store> generated.

Analyzing generic Entity <thread_store> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <thread_store> analyzed. Unit <thread_store> generated.

Analyzing generic Entity <send_store> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <send_store> analyzed. Unit <send_store> generated.

Analyzing generic Entity <lock_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <lock_fsm> analyzed. Unit <lock_fsm> generated.

Analyzing generic Entity <unlock_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <unlock_fsm> analyzed. Unit <unlock_fsm> generated.

Analyzing generic Entity <trylock_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <trylock_fsm> analyzed. Unit <trylock_fsm> generated.

Analyzing generic Entity <count_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <count_fsm> analyzed. Unit <count_fsm> generated.

Analyzing generic Entity <kind_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <kind_fsm> analyzed. Unit <kind_fsm> generated.

Analyzing generic Entity <owner_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <owner_fsm> analyzed. Unit <owner_fsm> generated.

Analyzing generic Entity <result_fsm> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_CWIDTH = 8
	C_DWIDTH = 32
	C_MWIDTH = 6
	C_TWIDTH = 8
Entity <result_fsm> analyzed. Unit <result_fsm> generated.

Analyzing generic Entity <master> in library <opb_SynchManager_v1_00_c> (Architecture <behavioral>).
	C_AWIDTH = 32
	C_BASEADDR = "00010011000000000000000000000000"
	C_DWIDTH = 32
	C_HIGHADDR = "00010011111111111111111111111111"
	C_MAX_AR_DWIDTH = 32
	C_NUM_ADDR_RNG = 7
	C_NUM_CE = 1
	C_NUM_MUTEXES = 64
	C_NUM_THREADS = 256
	C_RESULT_BASEADDR = "00010011000001100000000000000000"
	C_SCHED_BASEADDR = "00010001000000000000000000000000"
INFO:Xst:2679 - Register <send_ack> in unit <master> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <master> analyzed. Unit <master> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <master>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/master.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstTimeOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <queue_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | queue_cs$or0000 (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x32-bit ROM for signal <IP2IP_Addr>.
    Found 8-bit register for signal <send_count>.
    Found 8-bit addsub for signal <send_countn$share0000> created at line 166.
    Found 1-bit register for signal <send_cs<0>>.
    Found 8-bit register for signal <send_cur>.
    Found 8-bit register for signal <send_first>.
    Found 8-bit register for signal <send_last>.
    Found 1-bit register for signal <send_valid>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <master> synthesized.


Synthesizing Unit <bus2ip_amux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd".
    Found 32-bit adder for signal <addr_plus1>.
    Found 32-bit register for signal <reg_addr_plus1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bus2ip_amux> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ip2bus_srmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd".
Unit <ip2bus_srmux> synthesized.


Synthesizing Unit <ip2bus_dmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd".
Unit <ip2bus_dmux> synthesized.


Synthesizing Unit <mutex_store>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/mutex_store.vhd".
    Found 64x34-bit single-port RAM <Mram_store> for signal <store>.
    Found 6-bit register for signal <maddr>.
    Found 1-bit register for signal <mena>.
    Found 34-bit register for signal <minput>.
    Found 34-bit register for signal <moutput>.
    Found 1-bit register for signal <mwea>.
    Found 6-bit register for signal <raddr>.
    Found 6-bit adder for signal <raddrn$addsub0000> created at line 176.
    Found 1-bit register for signal <rst_cs<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mutex_store> synthesized.


Synthesizing Unit <thread_store>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/thread_store.vhd".
    Found 256x8-bit single-port RAM <Mram_store> for signal <store>.
    Found 8-bit register for signal <raddr>.
    Found 8-bit adder for signal <raddrn$addsub0000> created at line 142.
    Found 1-bit register for signal <rst_cs<0>>.
    Found 8-bit register for signal <taddr>.
    Found 1-bit register for signal <tena>.
    Found 8-bit register for signal <tinput>.
    Found 8-bit register for signal <toutput>.
    Found 1-bit register for signal <twea>.
    Summary:
	inferred   1 RAM(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <thread_store> synthesized.


Synthesizing Unit <send_store>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/send_store.vhd".
    Found 256x8-bit single-port RAM <Mram_store> for signal <store>.
    Found 8-bit register for signal <raddr>.
    Found 8-bit adder for signal <raddrn$addsub0000> created at line 142.
    Found 1-bit register for signal <rst_cs<0>>.
    Found 8-bit register for signal <saddr>.
    Found 1-bit register for signal <sena>.
    Found 8-bit register for signal <sinput>.
    Found 8-bit register for signal <soutput>.
    Found 1-bit register for signal <swea>.
    Summary:
	inferred   1 RAM(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <send_store> synthesized.


Synthesizing Unit <lock_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/lock_fsm.vhd".
WARNING:Xst:647 - Input <tinext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <lock_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | lock_cs$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit comparator equal for signal <lock_cs$cmp_eq0002> created at line 155.
    Found 8-bit comparator equal for signal <lock_cs$cmp_eq0004> created at line 169.
    Found 8-bit adder for signal <mocount$addsub0000> created at line 166.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <lock_fsm> synthesized.


Synthesizing Unit <unlock_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/unlock_fsm.vhd".
WARNING:Xst:647 - Input <sack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <thread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <unlock_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | unlock_cs$or0000 (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <hold_minext>.
    Found 8-bit subtractor for signal <mocount$addsub0000> created at line 161.
    Found 8-bit comparator equal for signal <unlock_cs$cmp_eq0002> created at line 168.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <unlock_fsm> synthesized.


Synthesizing Unit <trylock_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/trylock_fsm.vhd".
WARNING:Xst:647 - Input <tinext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_3> for signal <try_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | try_cs$or0000 (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <mocount$addsub0000> created at line 157.
    Found 8-bit comparator equal for signal <mocount$cmp_eq0002> created at line 149.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <trylock_fsm> synthesized.


Synthesizing Unit <count_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/count_fsm.vhd".
WARNING:Xst:647 - Input <miowner> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <minext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <thread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <milast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mikind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tinext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_4> for signal <count_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | count_cs$or0000 (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <count_fsm> synthesized.


Synthesizing Unit <kind_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/kind_fsm.vhd".
WARNING:Xst:647 - Input <thread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <datain<0:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tinext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_5> for signal <kind_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | kind_cs$or0000 (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <kind_fsm> synthesized.


Synthesizing Unit <owner_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/owner_fsm.vhd".
WARNING:Xst:647 - Input <minext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <thread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <milast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <micount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mikind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tinext> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_6> for signal <owner_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | owner_cs$or0000 (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <owner_fsm> synthesized.


Synthesizing Unit <result_fsm>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/result_fsm.vhd".
    Found 1-bit register for signal <finish>.
    Found 32-bit register for signal <data>.
    Found 32-bit register for signal <results>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <result_fsm> synthesized.


Synthesizing Unit <slave>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/slave.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_ArBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_ArData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <slave> synthesized.


Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd".
Unit <ip2bus_srmux_blk> synthesized.


Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd".
Unit <ip2bus_dmux_blk> synthesized.


Synthesizing Unit <addr_load_and_incr>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd".
WARNING:Xst:646 - Signal <Bus_cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_load_and_incr> synthesized.


Synthesizing Unit <srl_fifo_rbu_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
WARNING:Xst:646 - Signal <addr_cy<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit xor2 for signal <hsum_A>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 362.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_1> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_4> synthesized.


Synthesizing Unit <pselect_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_5> synthesized.


Synthesizing Unit <pselect_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_6> synthesized.


Synthesizing Unit <pselect_7>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<3:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_7> synthesized.


Synthesizing Unit <pselect_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_8> synthesized.


Synthesizing Unit <pselect_9>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_9> synthesized.


Synthesizing Unit <pselect_10>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_10> synthesized.


Synthesizing Unit <pselect_11>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_11> synthesized.


Synthesizing Unit <pselect_12>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_12> synthesized.


Synthesizing Unit <pselect_13>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_13> synthesized.


Synthesizing Unit <pselect_14>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_14> synthesized.


Synthesizing Unit <ld_arith_reg2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg2> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <srl_fifo_rbu_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd".
WARNING:Xst:646 - Signal <addr_cy<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit xor2 for signal <hsum_A>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 362.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_2> synthesized.


Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd".
WARNING:Xst:647 - Input <DMA2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstNum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <toggle_priority> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loadable_Bus_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mst_SM_cs_EQ_Wait_For_Req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA_Request_HasPriority> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <Mst_SM_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset_withNotReqs (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_state                                     |
    | Power Up State     | wait_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma>.
    Found 1-bit register for signal <Bus2IP_MstWrAck_ma>.
    Found 1-bit register for signal <all_buffered_data_written>.
    Found 1-bit register for signal <Bus2IP_MstError_Flag>.
    Found 1-bit register for signal <Bus2IP_MstLastAck_i>.
    Found 1-bit register for signal <Bus2IP_MstRdAck_ma_p1_d1>.
    Found 1-bit register for signal <bus2ip_mstretry_i>.
    Found 1-bit register for signal <bus2ip_msttimeout_i>.
    Found 1-bit register for signal <ipic_rd_was_retried>.
    Found 1-bit register for signal <last_mstrd_burst_ack_d1>.
    Found 1-bit register for signal <ma2sa_rd_i>.
    Found 1-bit register for signal <Mn_Select_i>.
    Found 1-bit register for signal <multiple_beats>.
    Found 1-bit register for signal <retained_state_retry_active>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
Unit <master_attachment> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd".
    Found 1-bit register for signal <decode_hit_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:646 - Signal <rd_or_wr_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma2sa_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipic_timeout_cnt<1:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <devicesel_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_wrreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_rdreq_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_burst_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_Burst_rd_gateoff_needed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <slv_mstrsm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 21                                             |
    | Inputs             | 14                                             |
    | Outputs            | 3                                              |
    | Clock              | OPB_Clk (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | mstr_idle                                      |
    | Power Up State     | mstr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <SA2MA_WrAck>.
    Found 1-bit register for signal <SA2MA_TimeOut>.
    Found 32-bit register for signal <Bus2IP_Addr_sa>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 1-bit register for signal <SA2MA_Error>.
    Found 1-bit register for signal <SA2MA_Retry>.
    Found 4-bit register for signal <Bus2IP_BE_sa>.
    Found 2-bit register for signal <addr_sel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_mstr>.
    Found 1-bit register for signal <bus2ip_devicesel_opb>.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 1-bit register for signal <Bus2IP_WrReq_i>.
    Found 1-bit register for signal <bus2ip_wrreq_opb>.
    Found 1-bit register for signal <eff_seqaddr_d1>.
    Found 1-bit register for signal <ma2sa_rd_d1>.
    Found 1-bit register for signal <ma2sa_rd_flag>.
    Found 1-bit register for signal <ma2sa_rd_re>.
    Found 1-bit register for signal <ma2sa_select_d1>.
    Found 1-bit register for signal <ma2sa_select_d2>.
    Found 1-bit register for signal <ma2sa_xferack_d1>.
    Found 1-bit register for signal <mstr_burst>.
    Found 5-bit comparator greater for signal <mstr_burst_set$cmp_gt0000> created at line 1554.
    Found 1-bit register for signal <mstr_busy>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 1-bit register for signal <opb_burst>.
    Found 1-bit register for signal <opb_busy_reg>.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_rnw_d2>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 1-bit register for signal <opb_seqaddr_d1>.
    Found 1-bit register for signal <sa2ma_rdrdy_i>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_xferack_i>.
    Found 7-bit register for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <valid_decode_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 207 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bus2ip_rdreq_rfifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_vacancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DMA2Bus_MstNum> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <CONST_ALL_IP_BYTES_ENABLED> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_synchmanager>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_SynchManager_v1_00_c/hdl/vhdl/opb_SynchManager.vhd".
WARNING:Xst:646 - Signal <uIP2Bus_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_WrCE<1:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iBus2IP_RdCE<1:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ZERO_IP2RFIFO_Data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_IntrEvent<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <opb_synchmanager> synthesized.


Synthesizing Unit <synch_manager_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/synch_manager_wrapper.vhd".
Unit <synch_manager_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port RAM                             : 2
 64x34-bit single-port RAM                             : 1
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 92
 1-bit register                                        : 63
 2-bit register                                        : 1
 32-bit register                                       : 8
 34-bit register                                       : 2
 4-bit register                                        : 2
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 13
# Comparators                                          : 7
 31-bit comparator greatequal                          : 2
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 4
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/slv_mstrsm_cs/FSM> on signal <slv_mstrsm_cs[1:2]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 mstr_idle       | 00
 mstr_device_sel | 01
 mstr_set_req    | 10
-----------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mst_SM_cs/FSM> on signal <Mst_SM_cs[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 wait_state       | 000
 wait_for_req     | 001
 wait_for_rdrdy   | 010
 mn_req           | 011
 burst_count_acks | 100
 check_retry_type | 101
------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/owner_i/owner_cs/FSM> on signal <owner_cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 read  | 01
 done  | 11
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/kind_i/kind_cs/FSM> on signal <kind_cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 read  | 01
 done  | 11
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/count_i/count_cs/FSM> on signal <count_cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 read  | 01
 done  | 11
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/trylock_i/try_cs/FSM> on signal <try_cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 read  | 01
 done  | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/unlock_i/unlock_cs/FSM> on signal <unlock_cs[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 read_mutex  | 001
 done_mutex  | 011
 read_thread | 010
 done_thread | 110
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <synch_manager/slave_logic_i/lock_i/lock_cs/FSM> on signal <lock_cs[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 read   | 01
 done   | 11
 update | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <synch_manager/master_logic_i/queue_cs/FSM> on signal <queue_cs[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 done    | 01
 getwait | 11
 getdone | 10
---------------------
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <mutex_store>.
INFO:Xst - The RAM <Mram_store> will be implemented as a BLOCK RAM, absorbing the following register(s): <moutput>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 34-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <mena>          | high     |
    |     weA            | connected to signal <mwea>          | high     |
    |     addrA          | connected to signal <maddr>         |          |
    |     diA            | connected to signal <minput>        |          |
    |     doA            | connected to signal <moutput>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mutex_store> synthesized (advanced).

Synthesizing (advanced) Unit <send_store>.
INFO:Xst - The RAM <Mram_store> will be implemented as a BLOCK RAM, absorbing the following register(s): <soutput>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <sena>          | high     |
    |     weA            | connected to signal <swea>          | high     |
    |     addrA          | connected to signal <saddr>         |          |
    |     diA            | connected to signal <sinput>        |          |
    |     doA            | connected to signal <sonext>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <send_store> synthesized (advanced).

Synthesizing (advanced) Unit <thread_store>.
INFO:Xst - The RAM <Mram_store> will be implemented as a BLOCK RAM, absorbing the following register(s): <toutput>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <tena>          | high     |
    |     weA            | connected to signal <twea>          | high     |
    |     addrA          | connected to signal <taddr>         |          |
    |     diA            | connected to signal <tinput>        |          |
    |     doA            | connected to signal <tonext>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <thread_store> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 9
# RAMs                                                 : 3
 256x8-bit single-port block RAM                       : 2
 64x34-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 598
 Flip-Flops                                            : 598
# Comparators                                          : 7
 31-bit comparator greatequal                          : 2
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 4
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <synch_manager_wrapper> ...

Optimizing unit <master> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <mutex_store> ...

Optimizing unit <thread_store> ...

Optimizing unit <send_store> ...

Optimizing unit <lock_fsm> ...

Optimizing unit <unlock_fsm> ...

Optimizing unit <trylock_fsm> ...

Optimizing unit <kind_fsm> ...

Optimizing unit <result_fsm> ...

Optimizing unit <addr_load_and_incr> ...

Optimizing unit <srl_fifo_rbu_1> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg2> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <srl_fifo_rbu_2> ...

Optimizing unit <slave> ...

Optimizing unit <master_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/ma2sa_rd_i> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/last_mstrd_burst_ack_d1> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/sln_errack_i> has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/mstr_burst> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/SA2MA_Retry> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/ipic_rd_was_retried> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstWrAck_ma> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstError_Flag> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstRdAck_ma> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Bus2IP_MstRdAck_ma_p1_d1> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_ADDRESS_DECODER/decode_hit_reg> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/underflow_i> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/FIFO_Full> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/GEN_INCLUDE_MSTR_STUFF.SLN_DBUS_FIFO/overflow_i> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_0> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_1> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_2> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_3> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/SA2MA_Error> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_seqaddr_d1> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_be_d1_0> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_be_d1_1> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_be_d1_2> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_be_d1_3> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/bus2ip_rdreq_dec> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:1293 - FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/ma2sa_rd_re> has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/SA2MA_TimeOut> (without init value) has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/ma2sa_rd_d1> has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/ma2sa_rd_flag> has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/sa2ma_rdrdy_i> has a constant value of 0 in block <synch_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/ma2sa_select_d2> of sequential type is unconnected in block <synch_manager_wrapper>.
WARNING:Xst:2677 - Node <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/all_buffered_data_written> of sequential type is unconnected in block <synch_manager_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <synch_manager/slave_logic_i/send_i/rst_cs_0> in Unit <synch_manager_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <synch_manager/slave_logic_i/thread_i/rst_cs_0> <synch_manager/slave_logic_i/mutex_i/rst_cs_0> 
INFO:Xst:2260 - The FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <synch_manager_wrapper> is equivalent to the following FF/Latch : <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 580
 Flip-Flops                                            : 580

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/synch_manager_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 157

Cell Usage :
# BELS                             : 853
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 14
#      LUT2                        : 75
#      LUT3                        : 46
#      LUT4                        : 172
#      LUT5                        : 75
#      LUT6                        : 244
#      MULT_AND                    : 15
#      MUXCY                       : 79
#      MUXCY_L                     : 40
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 85
# FlipFlops/Latches                : 580
#      FD                          : 87
#      FDCE                        : 32
#      FDE                         : 55
#      FDR                         : 220
#      FDRE                        : 137
#      FDRS                        : 30
#      FDRSE                       : 2
#      FDS                         : 17
# RAMS                             : 3
#      RAMB18                      : 2
#      RAMB36_EXP                  : 1
# Shift Registers                  : 36
#      SRL16E                      : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             580  out of  44800     1%  
 Number of Slice LUTs:                  663  out of  44800     1%  
    Number used as Logic:               627  out of  44800     1%  
    Number used as Memory:               36  out of  13120     0%  
       Number used as SRL:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    902
   Number with an unused Flip Flop:     322  out of    902    35%  
   Number with an unused LUT:           239  out of    902    26%  
   Number of fully used LUT-FF pairs:   341  out of    902    37%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                         157
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    148     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                               | Load  |
-----------------------------------+-----------------------------------------------------+-------+
OPB_Clk                            | NONE(synch_manager/master_logic_i/queue_cs_FSM_FFd2)| 619   |
-----------------------------------+-----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
OPB_Rst                            | NONE                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.853ns (Maximum Frequency: 145.922MHz)
   Minimum input arrival time before clock: 3.817ns
   Maximum output required time after clock: 3.959ns
   Maximum combinational path delay: 0.334ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 6.853ns (frequency: 145.921MHz)
  Total number of paths / destination ports: 50179 / 1129
-------------------------------------------------------------------------
Delay:               6.853ns (Levels of Logic = 5)
  Source:            synch_manager/slave_logic_i/mutex_i/Mram_store (RAM)
  Destination:       synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[6].REGCE_FF_I (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: synch_manager/slave_logic_i/mutex_i/Mram_store to synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[6].REGCE_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA17    3   2.180   1.080  synch_manager/slave_logic_i/mutex_i/Mram_store (synch_manager/slave_logic_i/molast<0>)
     LUT6:I0->O            1   0.094   0.576  synch_manager/slave_logic_i/unlock_i/unlock_cs_cmp_eq00028142_SW0 (N168)
     LUT6:I4->O            5   0.094   0.502  synch_manager/slave_logic_i/unlock_i/unlock_cs_cmp_eq00028142 (synch_manager/slave_logic_i/unlock_i/unlock_cs_cmp_eq0002)
     LUT6:I5->O            3   0.094   0.491  synch_manager/slave_logic_i/IP2Bus_WrAck28 (synch_manager/slave_logic_i/IP2Bus_WrAck28)
     LUT6:I5->O           15   0.094   0.557  synch_manager/slave_logic_i/IP2Bus_WrAck68 (synch_manager/iIP2Bus_RdAck)
     LUT6:I5->O           17   0.094   0.424  synch_manager/opb_ipif_i/I_ADDRESS_DECODER/ff_reset_or00011 (synch_manager/opb_ipif_i/I_ADDRESS_DECODER/ff_reset)
     FDR:R                     0.573          synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[0].REGCS_FF_I
    ----------------------------------------
    Total                      6.853ns (3.223ns logic, 3.630ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 1835 / 617
-------------------------------------------------------------------------
Offset:              3.817ns (Levels of Logic = 4)
  Source:            OPB_timeout (PAD)
  Destination:       synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_timeout to synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.789  synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1_SW1 (N272)
     LUT6:I2->O            2   0.094   0.581  synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1 (synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_p1)
     LUT2:I0->O           38   0.094   0.704  synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset1 (synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_Reset)
     LUT2:I0->O            2   0.094   0.341  synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_SeqAddr_BusLock_LUT2 (synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/FDRE_SeqAddr_BusLock_Reset)
     FDRE:R                    0.573          synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock
    ----------------------------------------
    Total                      3.817ns (1.402ns logic, 2.415ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 222 / 77
-------------------------------------------------------------------------
Offset:              3.959ns (Levels of Logic = 8)
  Source:            synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_abus_d1_0 (FF)
  Destination:       Sl_toutSup (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_abus_d1_0 to Sl_toutSup
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.471   0.827  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_abus_d1_0 (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_abus_d1_0)
     LUT4:I0->O            1   0.094   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[0].AR_HIT_PSELECT_I/lut_out<0>1_4 (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[0].AR_HIT_PSELECT_I/lut_out<0>1_4)
     MUXCY:S->O            1   0.372   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/XST_WA.GEN_DECODE[0].MUXCY_I (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/carry_chain<1>)
     MUXCY:CI->O           1   0.026   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/XST_WA.GEN_DECODE[1].MUXCY_I (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/carry_chain<2>)
     MUXCY:CI->O           1   0.026   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/XST_WA.GEN_DECODE[2].MUXCY_I (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/carry_chain<3>)
     MUXCY:CI->O           1   0.254   0.576  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/VALID_DECODE_BLOCK.AR_HIT_GEN[3].AR_HIT_PSELECT_I/XST_WA.GEN_DECODE[3].MUXCY_I (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/psel_out2)
     LUT2:I0->O            2   0.094   0.485  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/or_chain_7_or0000_SW0 (N59)
     LUT6:I5->O           13   0.094   0.546  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/or_chain_7_or0000 (synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/or_chain<7>)
     LUT4:I3->O            5   0.094   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/opb_busy1 (Sl_toutSup)
    ----------------------------------------
    Total                      3.959ns (1.525ns logic, 2.434ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.334ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sl_retry (PAD)

  Data Path: OPB_select to Sl_retry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.094   0.000  synch_manager/opb_ipif_i/I_SLAVE_ATTACHMENT/Sln_retry1 (Sl_retry)
    ----------------------------------------
    Total                      0.334ns (0.334ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.01 secs
 
--> 


Total memory usage is 763004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  574 (   0 filtered)
Number of infos    :    8 (   0 filtered)

