

================================================================
== Vitis HLS Report for 'kernel_mvt_Pipeline_L23'
================================================================
* Date:           Thu Dec 12 13:08:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_mvt
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10004|    10004|  40.016 us|  40.016 us|  10004|  10004|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L2      |    10002|    10002|         4|          1|          1|  10000|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      590|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      590|      200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_14s_5ns_14ns_14_4_1_U112  |mac_muladd_14s_5ns_14ns_14_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_405_p2              |         +|   0|  0|  21|          14|           1|
    |index2_1_fu_429_p2         |         +|   0|  0|  21|          14|           1|
    |index3_1_fu_423_p2         |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1705_fu_399_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln1723_fu_417_p2      |      icmp|   0|  0|  21|          14|           5|
    |index2_2_fu_443_p3         |    select|   0|  0|  14|           1|           1|
    |index3_2_fu_435_p3         |    select|   0|  0|  14|           1|          14|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 137|          74|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |i_fu_146                              |   9|          2|   14|         28|
    |index2_fu_154                         |   9|          2|   14|         28|
    |index3_fu_150                         |   9|          2|   14|         28|
    |merlin_gmem_kernel_mvt_512_0_blk_n_R  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   46|         92|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_fu_146                           |  14|   0|   14|          0|
    |index2_fu_154                      |  14|   0|   14|          0|
    |index2_load_reg_752                |  14|   0|   14|          0|
    |index2_load_reg_752_pp0_iter2_reg  |  14|   0|   14|          0|
    |index3_fu_150                      |  14|   0|   14|          0|
    |raw_bits_31_reg_762                |  32|   0|   32|          0|
    |raw_bits_32_reg_767                |  32|   0|   32|          0|
    |raw_bits_33_reg_772                |  32|   0|   32|          0|
    |raw_bits_34_reg_777                |  32|   0|   32|          0|
    |raw_bits_35_reg_782                |  32|   0|   32|          0|
    |raw_bits_36_reg_787                |  32|   0|   32|          0|
    |raw_bits_37_reg_792                |  32|   0|   32|          0|
    |raw_bits_38_reg_797                |  32|   0|   32|          0|
    |raw_bits_39_reg_802                |  32|   0|   32|          0|
    |raw_bits_40_reg_807                |  32|   0|   32|          0|
    |raw_bits_41_reg_812                |  32|   0|   32|          0|
    |raw_bits_42_reg_817                |  32|   0|   32|          0|
    |raw_bits_43_reg_822                |  32|   0|   32|          0|
    |raw_bits_44_reg_827                |  32|   0|   32|          0|
    |raw_bits_45_reg_832                |  32|   0|   32|          0|
    |raw_bits_reg_757                   |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 590|   0|  590|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|       kernel_mvt_Pipeline_L23|  return value|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_mvt_512_0|       pointer|
|sext_ln1705                                  |   in|   58|     ap_none|                   sext_ln1705|        scalar|
|A_7_0_buf_address0                           |  out|   14|   ap_memory|                     A_7_0_buf|         array|
|A_7_0_buf_ce0                                |  out|    1|   ap_memory|                     A_7_0_buf|         array|
|A_7_0_buf_we0                                |  out|    1|   ap_memory|                     A_7_0_buf|         array|
|A_7_0_buf_d0                                 |  out|   32|   ap_memory|                     A_7_0_buf|         array|
|A_7_0_buf_16_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_16|         array|
|A_7_0_buf_16_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_16|         array|
|A_7_0_buf_16_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_16|         array|
|A_7_0_buf_16_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_16|         array|
|A_7_0_buf_17_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_17|         array|
|A_7_0_buf_17_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_17|         array|
|A_7_0_buf_17_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_17|         array|
|A_7_0_buf_17_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_17|         array|
|A_7_0_buf_18_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_18|         array|
|A_7_0_buf_18_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_18|         array|
|A_7_0_buf_18_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_18|         array|
|A_7_0_buf_18_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_18|         array|
|A_7_0_buf_19_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_19|         array|
|A_7_0_buf_19_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_19|         array|
|A_7_0_buf_19_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_19|         array|
|A_7_0_buf_19_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_19|         array|
|A_7_0_buf_20_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_20|         array|
|A_7_0_buf_20_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_20|         array|
|A_7_0_buf_20_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_20|         array|
|A_7_0_buf_20_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_20|         array|
|A_7_0_buf_21_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_21|         array|
|A_7_0_buf_21_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_21|         array|
|A_7_0_buf_21_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_21|         array|
|A_7_0_buf_21_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_21|         array|
|A_7_0_buf_22_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_22|         array|
|A_7_0_buf_22_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_22|         array|
|A_7_0_buf_22_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_22|         array|
|A_7_0_buf_22_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_22|         array|
|A_7_0_buf_23_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_23|         array|
|A_7_0_buf_23_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_23|         array|
|A_7_0_buf_23_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_23|         array|
|A_7_0_buf_23_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_23|         array|
|A_7_0_buf_24_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_24|         array|
|A_7_0_buf_24_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_24|         array|
|A_7_0_buf_24_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_24|         array|
|A_7_0_buf_24_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_24|         array|
|A_7_0_buf_25_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_25|         array|
|A_7_0_buf_25_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_25|         array|
|A_7_0_buf_25_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_25|         array|
|A_7_0_buf_25_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_25|         array|
|A_7_0_buf_26_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_26|         array|
|A_7_0_buf_26_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_26|         array|
|A_7_0_buf_26_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_26|         array|
|A_7_0_buf_26_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_26|         array|
|A_7_0_buf_27_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_27|         array|
|A_7_0_buf_27_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_27|         array|
|A_7_0_buf_27_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_27|         array|
|A_7_0_buf_27_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_27|         array|
|A_7_0_buf_28_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_28|         array|
|A_7_0_buf_28_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_28|         array|
|A_7_0_buf_28_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_28|         array|
|A_7_0_buf_28_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_28|         array|
|A_7_0_buf_29_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_29|         array|
|A_7_0_buf_29_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_29|         array|
|A_7_0_buf_29_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_29|         array|
|A_7_0_buf_29_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_29|         array|
|A_7_0_buf_30_address0                        |  out|   14|   ap_memory|                  A_7_0_buf_30|         array|
|A_7_0_buf_30_ce0                             |  out|    1|   ap_memory|                  A_7_0_buf_30|         array|
|A_7_0_buf_30_we0                             |  out|    1|   ap_memory|                  A_7_0_buf_30|         array|
|A_7_0_buf_30_d0                              |  out|   32|   ap_memory|                  A_7_0_buf_30|         array|
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+

