From 711b9bf0a7c88a792548cbbf81873e40802ec479 Mon Sep 17 00:00:00 2001
From: Rabeeh Khoury <rabeeh@solid-run.com>
Date: Thu, 15 Feb 2018 23:20:33 +0200
Subject: [PATCH 2/2] mvebu: add clearfog gt 8k device tree

Signed-off-by: Rabeeh Khoury <rabeeh@solid-run.com>
---
 .../dts/marvell/armada-8040-clearfog-gt-8k.dts     |  344 ++++++++++++++++++++
 1 file changed, 344 insertions(+)
 create mode 100644 arch/arm64/boot/dts/marvell/armada-8040-clearfog-gt-8k.dts

diff --git a/arch/arm64/boot/dts/marvell/armada-8040-clearfog-gt-8k.dts b/arch/arm64/boot/dts/marvell/armada-8040-clearfog-gt-8k.dts
new file mode 100644
index 0000000..9285065
--- /dev/null
+++ b/arch/arm64/boot/dts/marvell/armada-8040-clearfog-gt-8k.dts
@@ -0,0 +1,344 @@
+/*
+ * Copyright (C) 2018 SolidRun ltd.
+ * Based on Marvell MACCHIATOBin board
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/*
+ * Device Tree file for SolidRun's ClearFog GT 8K
+ */
+
+#include "armada-8040.dtsi"
+
+/ {
+	model = "SolidRun ClearFog GT 8K";
+	compatible = "solidrun,clearfog-gt-8k", "marvell,armada8040",
+			"marvell,armada-ap806-quad", "marvell,armada-ap806";
+
+	memory@00000000 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x80000000>;
+	};
+
+	aliases {
+		ethernet0 = &emac0_0;
+		ethernet1 = &emac2_1;
+		ethernet2 = &emac3_1;
+	};
+
+	ap806 {
+		config-space {
+			serial@512000 {
+				status = "okay";
+			};
+			sdhci@6e0000 {
+				vqmmc-supply = <&vccq_mmc_reg>;
+				bus-width = <8>;
+				no-1-8-v;
+				non-removable;
+				marvell,xenon-emmc;
+				status = "okay";
+			};
+			vccq_mmc_reg: regulator@0 {
+				compatible = "regulator-fixed";
+				regulator-name = "vccq-mmc-reg";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+				status = "okay";
+			};
+		};
+	};
+
+	cpn-110-master {
+		config-space {
+			pinctrl@440000 {
+				/*
+				 * MPP Bus:
+				 * [0-31] = 0xff: Keep default CP0_shared_pins:
+				 * [11] CLKOUT_MPP_11 (out)
+				 * [23] LINK_RD_IN_CP2CP (in)
+				 * [25] CLKOUT_MPP_25 (out)
+				 * [29] AVS_FB_IN_CP2CP (in)
+				 * [32, 33, 34] pci0/1/2 reset
+				 * [35-38] CP0 I2C1 and I2C0
+				 * [39] GPIO reset button
+				 * [40,41] LED0 and LED1
+				 * [47] USB VBUS EN (active low)
+				 * [48] FAN PWM
+				 * [49] SFP+ present signal
+				 * [50] TPM interrupt
+				 * [51] WLAN0 disable
+				 * [52] WLAN1 disable
+				 * [53] LTE disable
+				 * [54] NFC reset
+				 * [55] Micro SD card detect
+				 * [56-61] Micro SD
+				 * [62] 1512 phy reset
+				 */
+
+				gpio_reset_pins: gpio-reset-pins {
+					marvell,pins = "mpp39";
+					marvell,function = "gpio";
+				};
+				gpio_reset_pins: gpio-reset-pins {
+					marvell,pins = "mpp39";
+					marvell,function = "gpio";
+				};
+				led0_pins: led0-pins {
+					marvell,pins = "mpp40";
+					marvell,function = "gpio";
+				};
+				led1_pins: led1-pins {
+					marvell,pins = "mpp41";
+					marvell,function = "gpio";
+				};
+				xhci0_vbus_pins: xhci0-vbus-pins {
+					marvell,pins = "mpp47";
+					marvell,function = "gpio";
+				};
+				sfp_present_pins: sfp-present-pins {
+					marvell,pins = "mpp49";
+					marvell,function = "gpio";
+				};
+				copper_phy_reset: copper-phy-reset {
+					marvell,pins = "mpp62";
+					marvell,function = "gpio";
+				};
+			};
+			comphy0: comphy {
+				status = "okay";
+			};
+			sdhci@780000 {
+				vqmmc-supply = <&vccq_sdio_reg>;
+				bus-width = <4>;
+				no-1-8-v;
+				broken-cd;
+				pinctrl-names = "default";
+				pinctrl-0 = <&cpm_sdhci_pins>;
+				status = "okay";
+			};
+			i2c@701000 {
+				clock-frequency = <100000>;
+				pinctrl-names = "default";
+				pinctrl-0 = <&cpm_i2c0_pins>;
+				status = "okay";
+			};
+			gop {
+				emac0_0: mac0 {
+					phy-mode = "sfi"; /* lane-4 */
+					phys = <&comphy0 2 COMPHY_SFI>;
+					phy-names = "comphy";
+				};
+			};
+			ppv22@000000 {
+				l4_chksum_jumbo_port = <0>;
+				pinctrl-names = "default";
+				eth0_0: eth0@010000 {
+					status = "okay";
+				};
+			};
+		};
+		reg_usb3h0_vbus: usb3-vbus0 {
+			compatible = "regulator-fixed";
+			pinctrl-names = "default";
+			pinctrl-0 = <&xhci0_vbus_pins>;
+			regulator-name = "reg-usb3h0-vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-low;
+			gpio = <&cpm_gpio1 15 GPIO_ACTIVE_HIGH>;
+			status = "okay";
+		};
+		vccq_sdio_reg: regulator@1 {
+			compatible = "regulator-fixed";
+			regulator-name = "vccq-sdio-reg";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+			status = "okay";
+		};
+	};
+
+	cpn-110-slave {
+		config-space {
+			comphy1: comphy {
+				status = "okay";
+			};
+			usb3h0_1: usb3@500000 {
+				usb-phy = <&usb3h0_phy>;
+				separated-phys-for-usb2-usb3;
+				phys = <&utmi0_1>,
+				       <&comphy1 2 COMPHY_USB3H0>;
+				phy-names = "usb2", "usb3";
+				status = "okay";
+			};
+			usb3h0_phy: usb3_phy0 {
+				compatible = "usb-nop-xceiv";
+				vcc-supply = <&reg_usb3h0_vbus>;
+			};
+			sata@540000 {
+				status = "okay";
+
+				sata-port@1 {
+					phys = <&comphy1 0 COMPHY_SATA1>;
+					phy-names = "comphy";
+					status = "okay";
+				};
+			};
+			cps_mdio: mdio@12a200 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				smi_phy0: ethernet-phy@0 {
+					marvell,reg-init = <3 16 0 0x1017>;
+					reg = <0>;
+				};
+				switch0phy0: switch0phy0@11 {
+					reg = <0x11>;
+				};
+				switch0phy1: switch0phy1@12 {
+					reg = <0x12>;
+				};
+				switch0phy2: switch0phy2@13 {
+					reg = <0x13>;
+				};
+				switch0phy3: switch0phy3@14 {
+					reg = <0x14>;
+				};
+				switch0: switch@0 {
+					compatible = "marvell,mv88e6085";
+					reg = <1>;
+
+					mdio@0 {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						phy1: phy1@1 {
+							reg = <17>;
+						};
+						phy2: phy2@2 {
+							reg = <18>;
+						};
+						phy3: phy3@3 {
+							reg = <19>;
+						};
+					};
+				};
+			};
+			gop {
+				emac2_1: mac2 {
+					phy-mode = "sgmii"; /* lane-0 */
+					phys = <&comphy1 3 COMPHY_SGMII1>;
+					phy-names = "comphy";
+					phy = <&smi_phy0>;
+				};
+				emac3_1: mac3 {
+					phy-mode = "sgmii"; /* lane-5 */
+					phys = <&comphy1 5 COMPHY_HS_SGMII2>;
+					phy-names = "comphy";
+					phy-speed = <2500>;
+				};
+			};
+			ppv22@000000 {
+				l4_chksum_jumbo_port = <2>;
+				pinctrl-names = "default";
+				eth1_1: eth1@020000 {
+					status = "okay";
+				};
+				eth2_1: eth2@030000 {
+					status = "okay";
+					fixed-link {
+						speed = <2500>;
+						full-duplex;
+					};
+				};
+			};
+			utmi0_1: utmi@580000 {
+				status = "okay";
+			};
+		};
+	};
+	dsa@0 {
+		compatible = "marvell,mv88e6xxx";
+		dsa,ethernet = <&eth2>;
+		dsa,mii-bus = <&cps_mdio>;
+		pinctrl-names = "default";
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		switch@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <4 0>;
+
+			port@1 {
+				reg = <1>;
+				label = "lan2";
+				phy-handle = <&switch0phy0>;
+			};
+
+			port@2 {
+				reg = <2>;
+				label = "lan1";
+				phy-handle = <&switch0phy1>;
+			};
+
+			port@3 {
+				reg = <3>;
+				label = "lan4";
+				phy-handle = <&switch0phy2>;
+			};
+
+			port@4 {
+				reg = <4>;
+				label = "lan3";
+				phy-handle = <&switch0phy3>;
+			};
+
+			port@5 {
+				reg = <5>;
+				label = "cpu";
+			};
+		};
+	};
+
+
+};
+
-- 
1.7.9.5

