# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Appello1118.srcs/sources_1/new/Reg4.vhd" \
"../../../../Appello1118.srcs/sim_1/new/SimReg4.vhd" \

# Do not sort compile order
nosort
