Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Apr 18 23:14:08 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           26 |
| Yes          | No                    | No                     |              21 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             317 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | game/diceroll/edge_rng/M_last_q_reg_0   | resetbutton_IBUF                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_4[0] | resetbutton_IBUF                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_5[0] | resetbutton_IBUF                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_9[0] | resetbutton_IBUF                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_7[0] | resetbutton_IBUF                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_6[0] | resetbutton_IBUF                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q_reg[1]_8[0] | resetbutton_IBUF                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | game/cu/FSM_onehot_M_game_q[16]_i_1_n_0 | resetbutton_IBUF                  |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG | game/cu/E[0]                            | resetbutton_IBUF                  |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG |                                         |                                   |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | con_p1hold/M_ctr_q_reg[3]_0             | con_p1hold/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | con_p1roll/sel                          | con_p1roll/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | con_p2hold/M_ctr_q_reg[3]_0             | con_p2hold/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | con_p2roll/M_ctr_q_reg[3]_0             | con_p2roll/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/diceroll/edge_rng/M_last_q_reg_0   |                                   |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                         | resetbutton_IBUF                  |               26 |             94 |         3.62 |
|  clk_IBUF_BUFG | game/diceroll/slowerclock/E[0]          | resetbutton_IBUF                  |               19 |             96 |         5.05 |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+


