<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><componentInstances/><component name="test1::work"/><component name="test2::work"/><component name="PF_TPSRAM_C0::work"/><component name="test3::work"/><component name="test4::work"/><SmartGen version="8.0"/></workspace>