$date
	Fri Jun  9 22:16:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module s1 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 ! out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1$
#4
0$
1#
#6
1$
#8
0$
0#
1"
#10
1$
#12
0$
1#
#14
1!
1$
#16
0!
0$
0#
0"
#18
1$
#20
0$
1#
#22
1$
#24
0$
0#
1"
#26
1$
#28
0$
1#
#30
1!
1$
