
*** Running vivado
    with args -log design_1_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_v_tpg_0_0.tcl -notrace
compile_c: Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1412.969 ; gain = 5.516 ; free physical = 1001 ; free virtual = 14043
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1412.973 ; gain = 0.004 ; free physical = 1004 ; free virtual = 14046
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:02:08 . Memory (MB): peak = 1486.969 ; gain = 556.488 ; free physical = 829 ; free virtual = 13968
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom' (2#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternRainbowvdy' (3#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (4#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI' (5#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (6#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS' (7#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (8#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2' (9#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (10#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_zec' (11#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (12#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem' (13#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (14#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew' (15#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (17#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternZonePlaLf8' (18#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (19#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' (20#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi' (21#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' (22#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs' (23#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' (24#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC' (25#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' (26#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' (27#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom' (29#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorbkb' (30#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud_rom' (31#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorcud' (32#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe_rom' (33#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColordEe' (34#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom' (35#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoreOg' (36#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom' (37#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorfYi' (38#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom' (39#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorg8j' (40#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi_rom' (41#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorhbi' (42#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs_rom' (43#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColoribs' (44#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom' (45#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorjbC' (46#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom' (47#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorkbM' (48#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom' (49#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorlbW' (50#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6_rom' (51#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColormb6' (52#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg_rom' (53#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorncg' (54#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq_rom' (56#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerocq' (57#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom' (58#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerqcK' (59#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4_rom' (60#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckersc4' (61#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde_rom' (62#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckertde' (63#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom' (65#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanCEe0' (66#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (68#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaCeG' (69#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (70#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHaDeQ' (71#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom' (77#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlYie' (78#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom' (80#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidGrZio' (81#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom' (83#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidRe0iy' (84#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom' (94#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHa1iI' (95#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (99#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' (100#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_shiftReg' (101#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS' (102#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2_shiftReg' (103#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2' (104#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc_shiftReg' (105#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc' (106#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_bckgndYUV_V4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm_shiftReg' (107#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm' (108#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw_shiftReg' (109#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw' (110#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG_shiftReg' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG_shiftReg' (111#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG' (112#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_ovrlayYUV_V7jG.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (114#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1561.438 ; gain = 630.957 ; free physical = 828 ; free virtual = 13896
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1561.438 ; gain = 630.957 ; free physical = 828 ; free virtual = 13896
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2243.555 ; gain = 1.000 ; free physical = 250 ; free virtual = 13294
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:02:21 . Memory (MB): peak = 2243.555 ; gain = 1313.074 ; free physical = 214 ; free virtual = 13260
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:02:21 . Memory (MB): peak = 2243.555 ; gain = 1313.074 ; free physical = 214 ; free virtual = 13260
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:22 . Memory (MB): peak = 2243.555 ; gain = 1313.074 ; free physical = 214 ; free virtual = 13260
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:02:25 . Memory (MB): peak = 2243.555 ; gain = 1313.074 ; free physical = 189 ; free virtual = 13236
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:51 . Memory (MB): peak = 2243.555 ; gain = 1313.074 ; free physical = 152 ; free virtual = 12987
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:03:04 . Memory (MB): peak = 2911.156 ; gain = 1980.676 ; free physical = 152 ; free virtual = 12353
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:13 . Memory (MB): peak = 2986.094 ; gain = 2055.613 ; free physical = 263 ; free virtual = 12033
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:03:16 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 247 ; free virtual = 12017
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 247 ; free virtual = 12017
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 247 ; free virtual = 12017
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 246 ; free virtual = 12017
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 246 ; free virtual = 12017
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 246 ; free virtual = 12017
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 246 ; free virtual = 12017

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |    71|
|2     |DSP_ALU           |     3|
|3     |DSP_ALU_1         |     9|
|4     |DSP_A_B_DATA      |     5|
|5     |DSP_A_B_DATA_1    |     4|
|6     |DSP_A_B_DATA_3    |     3|
|7     |DSP_C_DATA        |     8|
|8     |DSP_C_DATA_1      |     4|
|9     |DSP_MULTIPLIER    |    11|
|10    |DSP_MULTIPLIER_1  |     1|
|11    |DSP_M_DATA        |     3|
|12    |DSP_M_DATA_1      |     9|
|13    |DSP_OUTPUT        |    11|
|14    |DSP_OUTPUT_1      |     1|
|15    |DSP_PREADD        |    12|
|16    |DSP_PREADD_DATA   |    11|
|17    |DSP_PREADD_DATA_1 |     1|
|18    |LUT1              |   110|
|19    |LUT2              |   306|
|20    |LUT3              |   518|
|21    |LUT4              |   370|
|22    |LUT5              |   431|
|23    |LUT6              |  1152|
|24    |MUXF7             |   276|
|25    |MUXF8             |   118|
|26    |RAMB18E2          |     2|
|27    |SRL16E            |     4|
|28    |SRLC32E           |     3|
|29    |FDRE              |  1451|
|30    |FDSE              |    50|
+------+------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:03:17 . Memory (MB): peak = 3002.109 ; gain = 2071.629 ; free physical = 246 ; free virtual = 12017
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 3034.125 ; gain = 1621.152 ; free physical = 2440 ; free virtual = 14236
