xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../tools/Xilinx19/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../tools/Xilinx19/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../tools/Xilinx19/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
ten_gig_eth_mac_v15_1_rfs.v,verilog,ten_gig_eth_mac_v15_1_7,../../../ipstatic/hdl/ten_gig_eth_mac_v15_1_rfs.v,
ten_gig_eth_mac_0_core.v,verilog,xil_defaultlib,../../../../project_1_testxaui.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_v15_1_1/hdl/ten_gig_eth_mac_0_core.v,
ten_gig_eth_mac_0_block.vhd,vhdl,xil_defaultlib,../../../../project_1_testxaui.srcs/sources_1/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0_block.vhd,
ten_gig_eth_mac_0.vhd,vhdl,xil_defaultlib,../../../../project_1_testxaui.srcs/sources_1/ip/ten_gig_eth_mac_0/synth/ten_gig_eth_mac_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
