/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  reg [7:0] celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [31:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [17:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [11:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_77z;
  reg [2:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~celloutsig_0_8z[2];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[5] | celloutsig_0_1z[0]) & (celloutsig_0_2z | in_data[3]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[1] | celloutsig_0_5z) & (celloutsig_0_5z | celloutsig_0_0z[1]));
  assign celloutsig_0_3z = in_data[42] | celloutsig_0_1z[13];
  assign celloutsig_0_44z = celloutsig_0_30z | celloutsig_0_21z;
  assign celloutsig_0_7z = in_data[51] | celloutsig_0_1z[8];
  assign celloutsig_0_22z = celloutsig_0_3z | celloutsig_0_4z[2];
  assign celloutsig_0_6z = celloutsig_0_5z ^ in_data[85];
  assign celloutsig_1_18z = celloutsig_1_11z ^ celloutsig_1_4z[4];
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_9z[2];
  assign celloutsig_0_32z = celloutsig_0_19z[4:0] + { celloutsig_0_31z[6:3], celloutsig_0_22z };
  assign celloutsig_0_9z = celloutsig_0_1z[18:13] + { in_data[73:72], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_4z[3:0] / { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_24z[4:1], celloutsig_0_31z } / { 1'h1, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[91:87] / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_48z = { celloutsig_0_33z[4:2], celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_17z } / { 1'h1, celloutsig_0_20z[5:2], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_11z };
  assign celloutsig_0_65z = { celloutsig_0_18z[9:4], celloutsig_0_16z, celloutsig_0_47z, celloutsig_0_7z, celloutsig_0_55z } === { celloutsig_0_34z[4:3], celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_22z };
  assign celloutsig_0_55z = { celloutsig_0_41z[5:2], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_42z, celloutsig_0_35z } > { celloutsig_0_54z[9:1], celloutsig_0_38z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_51z };
  assign celloutsig_0_11z = { celloutsig_0_4z[3:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } > { in_data[62:60], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_18z[5:0], celloutsig_0_22z, celloutsig_0_16z } <= { in_data[9:5], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_20z[5:2], celloutsig_0_25z, celloutsig_0_39z } || celloutsig_0_17z[5:0];
  assign celloutsig_0_47z = { celloutsig_0_41z[7:2], celloutsig_0_40z, celloutsig_0_22z } || celloutsig_0_45z[10:3];
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z } || { celloutsig_1_5z[1:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] || in_data[70:68];
  assign celloutsig_0_26z = { celloutsig_0_17z[5:4], celloutsig_0_3z } || celloutsig_0_9z[4:2];
  assign celloutsig_1_6z = in_data[130] & ~(celloutsig_1_0z);
  assign celloutsig_0_15z = celloutsig_0_3z & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_21z = celloutsig_0_10z & ~(celloutsig_0_7z);
  assign celloutsig_0_27z = celloutsig_0_8z[0] & ~(celloutsig_0_4z[1]);
  assign celloutsig_0_29z = celloutsig_0_12z[8] & ~(in_data[42]);
  assign celloutsig_0_33z = { celloutsig_0_1z[12:11], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_15z } % { 1'h1, celloutsig_0_28z[9:3], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_1_1z = { in_data[152:149], celloutsig_1_0z } % { 1'h1, in_data[106:103] };
  assign celloutsig_1_13z = celloutsig_1_1z[2:0] % { 1'h1, celloutsig_1_1z[0], celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[43:20] };
  assign celloutsig_0_12z = { in_data[57:55], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } * { celloutsig_0_4z[3:0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_0z[5:2], celloutsig_0_21z, celloutsig_0_7z } * { in_data[33:29], celloutsig_0_10z };
  assign celloutsig_0_45z = celloutsig_0_34z[3] ? { celloutsig_0_0z[4:0], celloutsig_0_12z } : celloutsig_0_33z[14:1];
  assign celloutsig_0_46z = celloutsig_0_40z ? { in_data[90:87], celloutsig_0_38z } : { celloutsig_0_42z[5:2], celloutsig_0_6z };
  assign celloutsig_0_51z = in_data[7] ? { celloutsig_0_32z[4:1], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_10z } : { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_43z };
  assign celloutsig_0_31z = celloutsig_0_15z ? { celloutsig_0_12z[8:4], celloutsig_0_27z, 1'h1 } : { celloutsig_0_8z[1:0], celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_31z[4], celloutsig_0_4z } | { celloutsig_0_14z, celloutsig_0_26z };
  assign celloutsig_0_54z = { celloutsig_0_18z[5:1], celloutsig_0_46z, celloutsig_0_39z } | { celloutsig_0_4z[3:1], celloutsig_0_19z };
  assign celloutsig_0_77z = { celloutsig_0_4z[3:2], celloutsig_0_68z, celloutsig_0_38z, celloutsig_0_65z, celloutsig_0_30z, celloutsig_0_16z } | { celloutsig_0_18z[10:1], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_65z, celloutsig_0_46z };
  assign celloutsig_0_20z = { celloutsig_0_1z[3:2], celloutsig_0_0z } | { celloutsig_0_8z[0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_0z = & in_data[183:178];
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_4z[4:3], celloutsig_1_2z, in_data[183:178] };
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_5z[2:1], celloutsig_1_4z[4:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[183:178] };
  assign celloutsig_0_23z = & { celloutsig_0_12z[7:1], celloutsig_0_10z };
  assign celloutsig_0_30z = & { celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z[2] };
  assign celloutsig_0_39z = ~^ { celloutsig_0_32z[3:1], celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_0_53z = ~^ { celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_21z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_4z[5:2], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_35z = ^ { celloutsig_0_9z[4:3], celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_8z };
  assign celloutsig_0_13z = ^ in_data[27:12];
  assign celloutsig_0_41z = { celloutsig_0_4z[2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_30z } >> { celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[46:41] << in_data[54:49];
  assign celloutsig_0_42z = celloutsig_0_20z[5:0] << { celloutsig_0_1z[0], celloutsig_0_32z };
  assign celloutsig_1_3z = celloutsig_1_1z[3:1] << { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[144:140], celloutsig_1_2z } << { celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_12z << { in_data[89:82], celloutsig_0_16z };
  assign celloutsig_0_18z = celloutsig_0_1z[16:6] << { in_data[80:76], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[105], celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[179:178], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z } <<< in_data[146:144];
  assign celloutsig_0_68z = { celloutsig_0_38z, celloutsig_0_54z } ~^ celloutsig_0_48z[11:0];
  assign celloutsig_1_19z = celloutsig_1_1z ^ { celloutsig_1_13z[1:0], celloutsig_1_8z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_78z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_78z = { celloutsig_0_44z, celloutsig_0_53z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_12z[4:1], celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_17z[6:0], celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_28z = 32'd0;
    else if (celloutsig_1_18z) celloutsig_0_28z = { in_data[90:70], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_20z };
  assign { out_data[128], out_data[100:96], out_data[49:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
