set ::env(PROJECT_NAME) a_vhdl_can_controller
set ::env(DESIGN_TOP) can_parts
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/a_vhdl_can_controller/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/a_vhdl_can_controller/rtl/can_parts.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
