<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/memory_map.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>memory_map.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
</pre><pre class="rust"><code><span class="attribute">#![<span class="ident">allow</span>(<span class="ident">clippy::identity_op</span>)]</span>
<span class="doccomment">//! Unified Tegra X1 Memory Address Map constants.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See Chapter 2 in the Tegra X1 Technical Reference Manual for details.</span>

<span class="doccomment">/// Memory mappings of the PCIe Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">pcie</span> {
    <span class="doccomment">/// Base address of the PCIe registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0100_0000</span>;

    <span class="doccomment">/// Start address of the PCIe A1 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PCIE_A1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x000000000</span>;
    <span class="doccomment">/// Start address of the PCIe A2 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PCIE_A2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x001000000</span>;
    <span class="doccomment">/// Start address of the PCIe A3 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PCIE_A3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1F00_0000</span>;
}

<span class="comment">// TODO: IRAM</span>

<span class="doccomment">/// Start address of the Host1x register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">HOST1X</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5000_0000</span>;

<span class="doccomment">/// Memory mappings of the ARM registers.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">arm</span> {
    <span class="doccomment">/// Base address of the ARM registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5004_0000</span>;

    <span class="doccomment">/// Start address of the ARM PERIPHBASE register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PERIPHBASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span>;
    <span class="doccomment">/// Start address of the ARM Interrupt Distributor register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">INTERRUPT_DISTRIBUTOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1000</span>;
}

<span class="doccomment">/// Start address of the BPMP-Lite CACHE register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BPMP_CACHE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5004_0000</span>;

<span class="comment">// TODO: Interrupt Controllers.</span>

<span class="doccomment">/// Start address of the MSelect register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSELECT</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5006_0000</span>;

<span class="doccomment">/// Start address of the Graphics Host register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GRAPHICS_HOST</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5400_0000</span>;

<span class="doccomment">/// Start of the VI register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5408_0000</span>;

<span class="doccomment">/// Start of the CSI register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CSI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5408_0000</span>;

<span class="doccomment">/// Start of the ISP register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ISP</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5460_0000</span>;

<span class="doccomment">/// Start of the ISPB register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ISPB</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5468_0000</span>;

<span class="doccomment">/// Start of the VII2C register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VII2C</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x546C_0000</span>;

<span class="doccomment">/// Start of the Display A register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DISPLAY_A</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5420_0000</span>;

<span class="doccomment">/// Start of the Display B register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DISPLAY_B</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5424_0000</span>;

<span class="doccomment">/// Start of the DSIA register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DSIA</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5430_0000</span>;

<span class="doccomment">/// Start of the VIC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">VIC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5434_0000</span>;

<span class="doccomment">/// Start of the NVENC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">NVENC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x544C_0000</span>;

<span class="doccomment">/// Start of the NVDEC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">NVDEC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5448_0000</span>;

<span class="doccomment">/// Start of the NVJPG register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">NVJPG</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5438_0000</span>;

<span class="doccomment">/// Start of the DSIB register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DSIB</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5440_0000</span>;

<span class="doccomment">/// Start of the TSEC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSEC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5450_0000</span>;

<span class="doccomment">/// Start of the TSEC2 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TSEC2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5410_0000</span>;

<span class="doccomment">/// Start of the SOR register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SOR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5454_0000</span>;

<span class="doccomment">/// Start of the SOR1 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SOR1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5458_0000</span>;

<span class="doccomment">/// Start of the DPAUX register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DPAUX</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x545C_0000</span>;

<span class="doccomment">/// Start of the DPAUX1 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DPAUX1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5404_0000</span>;

<span class="doccomment">/// Memory mappings of the GPU Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">gpu</span> {
    <span class="doccomment">/// Base address of the GPU registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5700_0000</span>;

    <span class="doccomment">/// Start address of the GPU GART register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GART</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span>;
}

<span class="doccomment">/// Start of the TMR register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TMR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_5000</span>;

<span class="doccomment">/// Start of the Clock and Reset Controller register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CAR</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_6000</span>;

<span class="doccomment">/// Start of the Flow Controller register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FLOW</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_7000</span>;

<span class="doccomment">/// Start of the System Registers block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SYSREG</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_C000</span>;

<span class="doccomment">/// Start of the Secure Boot registers.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SB</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">SYSREG</span> <span class="op">+</span> <span class="number">0x200</span>;

<span class="doccomment">/// Start of the Activity Monitor register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ACTMON</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_C800</span>;

<span class="doccomment">/// Memory mappings of the GPIO Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">gpio</span> {
    <span class="doccomment">/// Base address of the GPIO registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_D000</span>;

    <span class="doccomment">/// Start address of the GPIO 1 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x000</span>;
    <span class="doccomment">/// Start address of the GPIO 2 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x100</span>;
    <span class="doccomment">/// Start address of the GPIO 3 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x200</span>;
    <span class="doccomment">/// Start address of the GPIO 4 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x300</span>;
    <span class="doccomment">/// Start address of the GPIO 5 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_5</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x400</span>;
    <span class="doccomment">/// Start address of the GPIO 6 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_6</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x500</span>;
    <span class="doccomment">/// Start address of the GPIO 7 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_7</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x600</span>;
    <span class="doccomment">/// Start address of the GPIO 8 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIO_8</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x700</span>;
}

<span class="doccomment">/// Start of the Exception Vectors register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EXCEPTION_VECTORS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6000_F000</span>;

<span class="doccomment">/// Start of the IPATCH register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IPATCH</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6001_DC00</span>;

<span class="doccomment">/// Start of the APB register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">APB</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_0000</span>;

<span class="doccomment">/// Memory mappings of the APB DMA Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">apb_dma</span> {
    <span class="doccomment">/// Base address of the APB DMA registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x6002_0000</span>;

    <span class="doccomment">/// Start address of the APB DMA CH0 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1000</span>;
    <span class="doccomment">/// Start address of the APB DMA CH1 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1040</span>;
    <span class="doccomment">/// Start address of the APB DMA CH2 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1080</span>;
    <span class="doccomment">/// Start address of the APB DMA CH3 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x10C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH4 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1100</span>;
    <span class="doccomment">/// Start address of the APB DMA CH5 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH5</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1140</span>;
    <span class="doccomment">/// Start address of the APB DMA CH6 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH6</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1180</span>;
    <span class="doccomment">/// Start address of the APB DMA CH7 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH7</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x11C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH8 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH8</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1200</span>;
    <span class="doccomment">/// Start address of the APB DMA CH9 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH9</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1240</span>;
    <span class="doccomment">/// Start address of the APB DMA CH10 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH10</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1280</span>;
    <span class="doccomment">/// Start address of the APB DMA CH11 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH11</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x12C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH12 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH12</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1300</span>;
    <span class="doccomment">/// Start address of the APB DMA CH13 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH13</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1340</span>;
    <span class="doccomment">/// Start address of the APB DMA CH14 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH14</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1380</span>;
    <span class="doccomment">/// Start address of the APB DMA CH15 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH15</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x13C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH16 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH16</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1400</span>;
    <span class="doccomment">/// Start address of the APB DMA CH17 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH17</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1440</span>;
    <span class="doccomment">/// Start address of the APB DMA CH18 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH18</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1480</span>;
    <span class="doccomment">/// Start address of the APB DMA CH19 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH19</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x14C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH20 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH20</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1500</span>;
    <span class="doccomment">/// Start address of the APB DMA CH21 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH21</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1540</span>;
    <span class="doccomment">/// Start address of the APB DMA CH22 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH22</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1580</span>;
    <span class="doccomment">/// Start address of the APB DMA CH23 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH23</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x15C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH24 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH24</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1600</span>;
    <span class="doccomment">/// Start address of the APB DMA CH25 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH25</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1640</span>;
    <span class="doccomment">/// Start address of the APB DMA CH26 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH26</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1680</span>;
    <span class="doccomment">/// Start address of the APB DMA CH27 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH27</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x16C0</span>;
    <span class="doccomment">/// Start address of the APB DMA CH28 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH28</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1700</span>;
    <span class="doccomment">/// Start address of the APB DMA CH29 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH29</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1740</span>;
    <span class="doccomment">/// Start address of the APB DMA CH30 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH30</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1780</span>;
    <span class="doccomment">/// Start address of the APB DMA CH31 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CH31</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x17C0</span>;
}

<span class="doccomment">/// Start of the MISC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MISC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_0000</span>;

<span class="doccomment">/// Memory mappings of the UART Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">uart</span> {
    <span class="doccomment">/// Base address of the UART registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_6000</span>;

    <span class="doccomment">/// Start address of the UART A register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_A</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x000</span>;
    <span class="doccomment">/// Start address of the UART B register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_B</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x040</span>;
    <span class="doccomment">/// Start address of the UART C register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_C</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x200</span>;
    <span class="doccomment">/// Start address of the UART D register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_D</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x300</span>;
    <span class="doccomment">/// Start address of the UART E register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UART_E</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x400</span>;
}

<span class="doccomment">/// Start of the PWM register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PWM</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_A000</span>;

<span class="doccomment">/// Memory mappings of the I2C Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">i2c</span> {
    <span class="doccomment">/// Base address of the I2C registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_C000</span>;

    <span class="doccomment">/// Start address of the I2C 1 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x0000</span>;
    <span class="doccomment">/// Start address of the I2C 2 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x0400</span>;
    <span class="doccomment">/// Start address of the I2C 3 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x0500</span>;
    <span class="doccomment">/// Start address of the I2C 4 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x0700</span>;
    <span class="doccomment">/// Start address of the I2C 5 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_5</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1000</span>;
    <span class="doccomment">/// Start address of the I2C 6 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">I2C_6</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x1100</span>;
}

<span class="doccomment">/// Memory mappings of the SPI Controller.</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">spi</span> {
    <span class="doccomment">/// Base address of the SPI registers.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BASE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_D400</span>;

    <span class="doccomment">/// Start address of the SPI 2B-1 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x000</span>;
    <span class="doccomment">/// Start address of the SPI 2B-2 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x200</span>;
    <span class="doccomment">/// Start address of the SPI 2B-3 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_3</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x400</span>;
    <span class="doccomment">/// Start address of the SPI 2B-4 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_4</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x600</span>;
    <span class="doccomment">/// Start address of the SPI 2B-5 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_5</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0x800</span>;
    <span class="doccomment">/// Start address of the SPI 2B-6 register block.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPI_6</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">BASE</span> <span class="op">+</span> <span class="number">0xA00</span>;
}

<span class="doccomment">/// Start of the QSPI register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">QSPI</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7041_0000</span>;

<span class="doccomment">/// Start of the RTC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RTC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_E000</span>;

<span class="doccomment">/// Start of the PMC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PMC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_E400</span>;

<span class="doccomment">/// Start of the FUSE register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FUSE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_F800</span>;

<span class="doccomment">/// Start of the KFUSE register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">KFUSE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7000_FC00</span>;

<span class="doccomment">/// Start of the SE1 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SE1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7001_2000</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;mariko&quot;</span>)]</span>
<span class="doccomment">/// Start of the SE2 register block.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// NOTE: Only available with the `mariko` feature enabled.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SE2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7041_2000</span>;

<span class="doccomment">/// Start of the Atomics register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ATOMICS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7001_6000</span>;

<span class="doccomment">/// Start of the MC register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MC</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7001_9000</span>;

<span class="doccomment">/// Start of the SATA register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SATA</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7002_0000</span>;

<span class="doccomment">/// Start of the SYSCTR0 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SYSCTR0</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x700F_0000</span>;

<span class="doccomment">/// Start of the SYSCTR1 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SYSCTR1</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7010_0000</span>;

<span class="doccomment">/// Start of the MIPI CAL register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MIPI_CAL</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x700E_3000</span>;

<span class="doccomment">/// Start of the DVFS register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DVFS</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7011_0000</span>;

<span class="doccomment">/// Start of the CSITE register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CSITE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7200_0000</span>;

<span class="doccomment">/// Start of the TZRAM register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TZRAM</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7C01_0000</span>;

<span class="doccomment">/// Start of the USB register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">USB</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7D00_0000</span>;

<span class="doccomment">/// Start of the USB2 register block.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">USB2</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7D00_4000</span>;

<span class="doccomment">/// Start of the boot code.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IROM</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0010_0000</span>;
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>